
;; Function int main(int, char**) (main, funcdef_no=2, decl_uid=5399, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 51 n_edges 68 count 80 (  1.6)
scanning new insn with uid = 758.
scanning new insn with uid = 759.
scanning new insn with uid = 760.
scanning new insn with uid = 761.
scanning new insn with uid = 764.
scanning new insn with uid = 765.
scanning new insn with uid = 766.
verify found no changes in insn with uid = 18.
verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 26.
verify found no changes in insn with uid = 28.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 32.
verify found no changes in insn with uid = 34.
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 38.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 65.
verify found no changes in insn with uid = 70.
verify found no changes in insn with uid = 84.
verify found no changes in insn with uid = 95.
verify found no changes in insn with uid = 277.
verify found no changes in insn with uid = 283.
verify found no changes in insn with uid = 294.
verify found no changes in insn with uid = 298.
verify found no changes in insn with uid = 299.
verify found no changes in insn with uid = 307.
verify found no changes in insn with uid = 313.
verify found no changes in insn with uid = 339.
verify found no changes in insn with uid = 470.
verify found no changes in insn with uid = 481.
verify found no changes in insn with uid = 483.
verify found no changes in insn with uid = 531.
verify found no changes in insn with uid = 544.
verify found no changes in insn with uid = 550.
verify found no changes in insn with uid = 556.
verify found no changes in insn with uid = 558.
verify found no changes in insn with uid = 573.
verify found no changes in insn with uid = 587.
verify found no changes in insn with uid = 590.
verify found no changes in insn with uid = 597.
verify found no changes in insn with uid = 600.
verify found no changes in insn with uid = 605.
verify found no changes in insn with uid = 608.
verify found no changes in insn with uid = 615.
verify found no changes in insn with uid = 618.
verify found no changes in insn with uid = 623.
verify found no changes in insn with uid = 626.
verify found no changes in insn with uid = 637.


try_optimize_cfg iteration 1

Forwarding edge 25->26 to 33 failed.
Merging block 37 into block 36...
changing bb of uid 534
  from 37 to 36
Merged blocks 36 and 37.
Merged 36 and 37 without moving.


try_optimize_cfg iteration 2

Forwarding edge 25->26 to 33 failed.


try_optimize_cfg iteration 1

Forwarding edge 25->26 to 33 failed.
starting the processing of deferred insns
ending the processing of deferred insns


int main(int, char**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={267d,230u} r1={94d,47u,9e} r2={62d,13u} r3={17d,17u} r4={64d,17u} r5={100d,53u} r6={3d,224u} r7={15d,116u} r8={47d} r9={47d} r10={47d} r11={47d} r12={47d} r13={47d} r14={47d} r15={47d} r17={155d,22u} r18={47d} r19={47d} r20={1d,1u,8e} r21={50d,2u} r22={48d} r23={48d} r24={48d} r25={48d} r26={48d} r27={48d} r28={48d} r29={47d} r30={47d} r31={47d} r32={47d} r33={47d} r34={47d} r35={47d} r36={47d} r37={57d,9u} r38={51d,3u} r39={47d} r40={47d} r45={47d} r46={47d} r47={47d} r48={47d} r49={47d} r50={47d} r51={47d} r52={47d} r53={47d} r54={47d} r55={47d} r56={47d} r57={47d} r58={47d} r59={47d} r60={47d} r61={47d} r62={47d} r63={47d} r64={47d} r65={47d} r66={47d} r67={47d} r68={47d} r69={47d} r70={47d} r71={47d} r72={47d} r73={47d} r74={47d} r75={47d} r76={47d} 
;;    total ref usage 4487{3716d,754u,17e} in 547{500 regular + 47 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 6 1 758 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 758 6 759 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 759 758 760 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 760 759 761 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 761 760 762 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -2856 [0xfffffffffffff4d8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:36 -1
     (nil))
(note 762 761 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 762 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) 4t_cv.cpp:36 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2864 [0xfffffffffffff4d0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) 4t_cv.cpp:36 89 {*movdi_internal}
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 D.5612+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [386])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:36 964 {stack_tls_protect_set_di}
     (nil))
(insn 8 5 9 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2824 [0xfffffffffffff4f8])) [0 maxval+0 S8 A64])
        (const_int 16384 [0x4000])) 4t_cv.cpp:50 89 {*movdi_internal}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:52 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2768 [0xfffffffffffff530])) [0 in_file+0 S8 A64])
        (const_int 0 [0])) 4t_cv.cpp:61 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2760 [0xfffffffffffff538])) [0 in_file+8 S8 A64])
        (const_int 0 [0])) 4t_cv.cpp:62 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])
            (const_int 2 [0x2]))) 4t_cv.cpp:65 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) 4t_cv.cpp:65 596 {*jcc_1}
     (nil)
 -> 46)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b3c10213d10 *.LC0>)) 4t_cv.cpp:66 89 {*movdi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b3c10213da8 *.LC1>)) 4t_cv.cpp:66 89 {*movdi_internal}
     (nil))
(insn 17 16 18 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:66 93 {*movqi_internal}
     (nil))
(call_insn 18 17 19 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x2b3c0fee0e00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:66 649 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 19 18 20 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b3c10213e40 *.LC2>)) 4t_cv.cpp:67 89 {*movdi_internal}
     (nil))
(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:67 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x2b3c10213ed8 *.LC3>)) 4t_cv.cpp:68 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:68 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 23 22 24 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2b3c1021a000 *.LC4>)) 4t_cv.cpp:69 89 {*movdi_internal}
     (nil))
(call_insn 24 23 25 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:69 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 25 24 26 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x2b3c1021a098 *.LC5>)) 4t_cv.cpp:70 89 {*movdi_internal}
     (nil))
(call_insn 26 25 27 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:70 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 27 26 28 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2b3c1021a130 *.LC6>)) 4t_cv.cpp:71 89 {*movdi_internal}
     (nil))
(call_insn 28 27 29 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:71 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2b3c1021a1c8 *.LC7>)) 4t_cv.cpp:72 89 {*movdi_internal}
     (nil))
(call_insn 30 29 31 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:72 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 31 30 32 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2b3c1021a260 *.LC8>)) 4t_cv.cpp:73 89 {*movdi_internal}
     (nil))
(call_insn 32 31 33 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:73 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 33 32 34 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2b3c1021a2f8 *.LC9>)) 4t_cv.cpp:74 89 {*movdi_internal}
     (nil))
(call_insn 34 33 35 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:74 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 35 34 36 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2b3c1021a390 *.LC10>)) 4t_cv.cpp:75 89 {*movdi_internal}
     (nil))
(call_insn 36 35 37 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:75 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x2b3c1021a428 *.LC11>)) 4t_cv.cpp:76 89 {*movdi_internal}
     (nil))
(call_insn 38 37 39 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:76 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 38 40 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2b3c1021a4c0 *.LC12>)) 4t_cv.cpp:77 89 {*movdi_internal}
     (nil))
(call_insn 40 39 41 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:77 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x2b3c1021a558 *.LC13>)) 4t_cv.cpp:78 89 {*movdi_internal}
     (nil))
(call_insn 42 41 43 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:78 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 43 42 44 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 4t_cv.cpp:79 90 {*movsi_internal}
     (nil))
(call_insn 44 43 45 3 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b3c0fefe900 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:79 642 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 45 44 46)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 46 45 47 4 2 "" [1 uses])
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 48 47 50 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11IsBigEndianv") [flags 0x3]  <function_decl 0x2b3c101d9500 IsBigEndian>) [0 IsBigEndian S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:83 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 50 48 51 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 D.5593 ] [83])
            (const_int 0 [0]))) 4t_cv.cpp:83 3 {*cmpsi_ccno_1}
     (nil))
(insn 51 50 52 4 (set (reg:QI 0 ax [orig:84 D.5594 ] [84])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 4t_cv.cpp:83 592 {*setcc_qi}
     (nil))
(insn 52 51 53 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:84 D.5594 ] [84])
            (const_int 0 [0]))) 4t_cv.cpp:83 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) 4t_cv.cpp:83 596 {*jcc_1}
     (nil)
 -> 58)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 644 5 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2832 [0xfffffffffffff4f0])) [0 endianCheck.systemStruct+0 S4 A64])
        (const_int 1 [0x1])) 4t_cv.cpp:84 90 {*movsi_internal}
     (nil))
(jump_insn 644 55 645 5 (set (pc)
        (label_ref 61)) 636 {jump}
     (nil)
 -> 61)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 645 644 58)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 58 645 59 6 3 "" [1 uses])
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 6 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2832 [0xfffffffffffff4f0])) [0 endianCheck.systemStruct+0 S4 A64])
        (const_int 0 [0])) 4t_cv.cpp:87 90 {*movsi_internal}
     (nil))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 61 60 62 7 4 "" [1 uses])
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 7 (set (reg:DI 0 ax [orig:85 D.5595 ] [85])
        (const_int 16 [0x10])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(insn 64 63 65 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:85 D.5595 ] [85])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(call_insn 65 64 67 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b3c0ff0c200 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:91 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 67 65 68 7 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])
        (reg/f:DI 0 ax [183])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(insn 68 67 69 7 (set (reg:DI 0 ax [orig:86 D.5595 ] [86])
        (const_int 16 [0x10])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(insn 69 68 70 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:86 D.5595 ] [86])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(call_insn 70 69 72 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b3c0ff0c200 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:92 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 72 70 73 7 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])
        (reg/f:DI 0 ax [184])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(insn 73 72 646 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:94 90 {*movsi_internal}
     (nil))
(jump_insn 646 73 647 7 (set (pc)
        (label_ref 100)) 4t_cv.cpp:94 636 {jump}
     (nil)
 -> 100)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 647 646 102)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 102 647 76 8 6 "" [1 uses])
(note 76 102 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 8 (set (reg:SI 0 ax [185])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:95 90 {*movsi_internal}
     (nil))
(insn 78 77 754 8 (set (reg:DI 0 ax [orig:87 D.5595 ] [87])
        (sign_extend:DI (reg:SI 0 ax [185]))) 4t_cv.cpp:95 142 {*extendsidi2_rex64}
     (nil))
(insn 754 78 80 8 (set (reg:DI 1 dx [orig:88 D.5595 ] [88])
        (mult:DI (reg:DI 0 ax [orig:87 D.5595 ] [87])
            (const_int 8 [0x8]))) 4t_cv.cpp:95 214 {*leadi}
     (nil))
(insn 80 754 755 8 (set (reg/f:DI 0 ax [186])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 755 80 82 8 (set (reg/f:DI 3 bx [orig:89 D.5596 ] [89])
        (plus:DI (reg:DI 1 dx [orig:88 D.5595 ] [88])
            (reg/f:DI 0 ax [186]))) 4t_cv.cpp:95 214 {*leadi}
     (nil))
(insn 82 755 83 8 (set (reg:DI 0 ax [orig:90 D.5595 ] [90])
        (const_int 64 [0x40])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 83 82 84 8 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:90 D.5595 ] [90])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(call_insn 84 83 87 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b3c0ff0c200 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:95 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 87 84 88 8 (set (mem/f:DI (reg/f:DI 3 bx [orig:89 D.5596 ] [89]) [0 *_20+0 S8 A64])
        (reg/f:DI 0 ax [orig:91 D.5597 ] [91])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 88 87 89 8 (set (reg:SI 0 ax [188])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:96 90 {*movsi_internal}
     (nil))
(insn 89 88 756 8 (set (reg:DI 0 ax [orig:92 D.5595 ] [92])
        (sign_extend:DI (reg:SI 0 ax [188]))) 4t_cv.cpp:96 142 {*extendsidi2_rex64}
     (nil))
(insn 756 89 91 8 (set (reg:DI 1 dx [orig:93 D.5595 ] [93])
        (mult:DI (reg:DI 0 ax [orig:92 D.5595 ] [92])
            (const_int 8 [0x8]))) 4t_cv.cpp:96 214 {*leadi}
     (nil))
(insn 91 756 757 8 (set (reg/f:DI 0 ax [189])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 757 91 93 8 (set (reg/f:DI 3 bx [orig:94 D.5598 ] [94])
        (plus:DI (reg:DI 1 dx [orig:93 D.5595 ] [93])
            (reg/f:DI 0 ax [189]))) 4t_cv.cpp:96 214 {*leadi}
     (nil))
(insn 93 757 94 8 (set (reg:DI 0 ax [orig:95 D.5595 ] [95])
        (const_int 56 [0x38])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 94 93 95 8 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:95 D.5595 ] [95])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(call_insn 95 94 98 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b3c0ff0c200 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:96 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 98 95 99 8 (set (mem/f:DI (reg/f:DI 3 bx [orig:94 D.5598 ] [94]) [0 *_25+0 S8 A64])
        (reg/f:DI 0 ax [orig:96 D.5597 ] [96])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 99 98 100 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:94 220 {*addsi_1}
     (nil))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 100 99 101 9 5 "" [1 uses])
(note 101 100 103 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 103 101 104 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:94 7 {*cmpsi_1}
     (nil))
(jump_insn 104 103 105 9 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) 4t_cv.cpp:94 596 {*jcc_1}
     (nil)
 -> 102)
;;  succ:       8
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 648 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:101 90 {*movsi_internal}
     (nil))
(jump_insn 648 106 649 10 (set (pc)
        (label_ref 228)) 4t_cv.cpp:101 636 {jump}
     (nil)
 -> 228)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 649 648 230)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
(code_label 230 649 109 11 8 "" [1 uses])
(note 109 230 110 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 11 (set (reg:SI 0 ax [192])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:102 90 {*movsi_internal}
     (nil))
(insn 111 110 112 11 (set (reg:DI 0 ax [191])
        (sign_extend:DI (reg:SI 0 ax [192]))) 4t_cv.cpp:102 142 {*extendsidi2_rex64}
     (nil))
(insn 112 111 668 11 (parallel [
            (set (reg:DI 0 ax [193])
                (mult:DI (reg:DI 0 ax [191])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:102 307 {*muldi3_1}
     (nil))
(insn 668 112 113 11 (set (reg:DI 3 bx [388])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:102 214 {*leadi}
     (nil))
(insn 113 668 733 11 (parallel [
            (set (reg:DI 0 ax [194])
                (plus:DI (reg:DI 0 ax [193])
                    (reg:DI 3 bx [388])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:102 221 {*adddi_1}
     (nil))
(insn 733 113 115 11 (set (reg/f:DI 1 dx [195])
        (plus:DI (reg:DI 0 ax [194])
            (const_int -2560 [0xfffffffffffff600]))) 4t_cv.cpp:102 214 {*leadi}
     (nil))
(insn 115 733 116 11 (set (reg:SF 0 ax [196])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:102 129 {*movsf_internal}
     (nil))
(insn 116 115 117 11 (set (mem/j:SF (reg/f:DI 1 dx [195]) [0 procpar_info[i_2].acquision_time+0 S4 A64])
        (reg:SF 0 ax [196])) 4t_cv.cpp:102 129 {*movsf_internal}
     (nil))
(insn 117 116 118 11 (set (reg:SI 0 ax [198])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:103 90 {*movsi_internal}
     (nil))
(insn 118 117 119 11 (set (reg:DI 0 ax [197])
        (sign_extend:DI (reg:SI 0 ax [198]))) 4t_cv.cpp:103 142 {*extendsidi2_rex64}
     (nil))
(insn 119 118 669 11 (parallel [
            (set (reg:DI 0 ax [199])
                (mult:DI (reg:DI 0 ax [197])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:103 307 {*muldi3_1}
     (nil))
(insn 669 119 120 11 (set (reg:DI 3 bx [389])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:103 214 {*leadi}
     (nil))
(insn 120 669 734 11 (parallel [
            (set (reg:DI 0 ax [200])
                (plus:DI (reg:DI 0 ax [199])
                    (reg:DI 3 bx [389])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:103 221 {*adddi_1}
     (nil))
(insn 734 120 122 11 (set (reg/f:DI 1 dx [201])
        (plus:DI (reg:DI 0 ax [200])
            (const_int -2272 [0xfffffffffffff720]))) 4t_cv.cpp:103 214 {*leadi}
     (nil))
(insn 122 734 123 11 (set (reg:SF 0 ax [202])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:103 129 {*movsf_internal}
     (nil))
(insn 123 122 124 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [201])
                (const_int 4 [0x4])) [0 procpar_info[i_2].filter+0 S4 A32])
        (reg:SF 0 ax [202])) 4t_cv.cpp:103 129 {*movsf_internal}
     (nil))
(insn 124 123 125 11 (set (reg:SI 0 ax [204])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:104 90 {*movsi_internal}
     (nil))
(insn 125 124 126 11 (set (reg:DI 0 ax [203])
        (sign_extend:DI (reg:SI 0 ax [204]))) 4t_cv.cpp:104 142 {*extendsidi2_rex64}
     (nil))
(insn 126 125 670 11 (parallel [
            (set (reg:DI 0 ax [205])
                (mult:DI (reg:DI 0 ax [203])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 307 {*muldi3_1}
     (nil))
(insn 670 126 127 11 (set (reg:DI 3 bx [390])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:104 214 {*leadi}
     (nil))
(insn 127 670 128 11 (parallel [
            (set (reg:DI 0 ax [206])
                (plus:DI (reg:DI 0 ax [205])
                    (reg:DI 3 bx [390])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 221 {*adddi_1}
     (nil))
(insn 128 127 129 11 (parallel [
            (set (reg/f:DI 0 ax [207])
                (plus:DI (reg:DI 0 ax [206])
                    (const_int -2272 [0xfffffffffffff720])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 221 {*adddi_1}
     (nil))
(insn 129 128 130 11 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [207])
                (const_int 8 [0x8])) [0 procpar_info[i_2].num_transients+0 S4 A64])
        (const_int 1 [0x1])) 4t_cv.cpp:104 90 {*movsi_internal}
     (nil))
(insn 130 129 131 11 (set (reg:SI 0 ax [209])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:105 90 {*movsi_internal}
     (nil))
(insn 131 130 132 11 (set (reg:DI 0 ax [208])
        (sign_extend:DI (reg:SI 0 ax [209]))) 4t_cv.cpp:105 142 {*extendsidi2_rex64}
     (nil))
(insn 132 131 671 11 (parallel [
            (set (reg:DI 0 ax [210])
                (mult:DI (reg:DI 0 ax [208])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 307 {*muldi3_1}
     (nil))
(insn 671 132 133 11 (set (reg:DI 3 bx [391])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:105 214 {*leadi}
     (nil))
(insn 133 671 134 11 (parallel [
            (set (reg:DI 0 ax [211])
                (plus:DI (reg:DI 0 ax [210])
                    (reg:DI 3 bx [391])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 221 {*adddi_1}
     (nil))
(insn 134 133 135 11 (parallel [
            (set (reg/f:DI 0 ax [212])
                (plus:DI (reg:DI 0 ax [211])
                    (const_int -2272 [0xfffffffffffff720])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 221 {*adddi_1}
     (nil))
(insn 135 134 136 11 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [212])
                (const_int 12 [0xc])) [0 procpar_info[i_2].num_points+0 S4 A32])
        (const_int 1024 [0x400])) 4t_cv.cpp:105 90 {*movsi_internal}
     (nil))
(insn 136 135 137 11 (set (reg:SI 0 ax [214])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:106 90 {*movsi_internal}
     (nil))
(insn 137 136 138 11 (set (reg:DI 0 ax [213])
        (sign_extend:DI (reg:SI 0 ax [214]))) 4t_cv.cpp:106 142 {*extendsidi2_rex64}
     (nil))
(insn 138 137 672 11 (parallel [
            (set (reg:DI 0 ax [215])
                (mult:DI (reg:DI 0 ax [213])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:106 307 {*muldi3_1}
     (nil))
(insn 672 138 139 11 (set (reg:DI 3 bx [392])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:106 214 {*leadi}
     (nil))
(insn 139 672 735 11 (parallel [
            (set (reg:DI 0 ax [216])
                (plus:DI (reg:DI 0 ax [215])
                    (reg:DI 3 bx [392])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:106 221 {*adddi_1}
     (nil))
(insn 735 139 736 11 (set (reg/f:DI 1 dx [217])
        (plus:DI (reg:DI 0 ax [216])
            (const_int -2256 [0xfffffffffffff730]))) 4t_cv.cpp:106 214 {*leadi}
     (nil))
(insn 736 735 737 11 (set (reg:DI 0 ax [218])
        (const_int 0 [0])) 4t_cv.cpp:106 89 {*movdi_internal}
     (nil))
(insn 737 736 143 11 (set (mem/j:DI (reg/f:DI 1 dx [217]) [0 procpar_info[i_2].main_frequency+0 S8 A64])
        (reg:DI 0 ax [218])) 4t_cv.cpp:106 89 {*movdi_internal}
     (nil))
(insn 143 737 144 11 (set (reg:SI 0 ax [220])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:107 90 {*movsi_internal}
     (nil))
(insn 144 143 145 11 (set (reg:DI 0 ax [219])
        (sign_extend:DI (reg:SI 0 ax [220]))) 4t_cv.cpp:107 142 {*extendsidi2_rex64}
     (nil))
(insn 145 144 673 11 (parallel [
            (set (reg:DI 0 ax [221])
                (mult:DI (reg:DI 0 ax [219])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:107 307 {*muldi3_1}
     (nil))
(insn 673 145 146 11 (set (reg:DI 3 bx [393])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:107 214 {*leadi}
     (nil))
(insn 146 673 738 11 (parallel [
            (set (reg:DI 0 ax [222])
                (plus:DI (reg:DI 0 ax [221])
                    (reg:DI 3 bx [393])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:107 221 {*adddi_1}
     (nil))
(insn 738 146 739 11 (set (reg/f:DI 1 dx [223])
        (plus:DI (reg:DI 0 ax [222])
            (const_int -2256 [0xfffffffffffff730]))) 4t_cv.cpp:107 214 {*leadi}
     (nil))
(insn 739 738 740 11 (set (reg:DI 0 ax [224])
        (const_int 0 [0])) 4t_cv.cpp:107 89 {*movdi_internal}
     (nil))
(insn 740 739 150 11 (set (mem/j:DI (plus:DI (reg/f:DI 1 dx [223])
                (const_int 8 [0x8])) [0 procpar_info[i_2].offset_frequency+0 S8 A64])
        (reg:DI 0 ax [224])) 4t_cv.cpp:107 89 {*movdi_internal}
     (nil))
(insn 150 740 151 11 (set (reg:SI 0 ax [226])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:108 90 {*movsi_internal}
     (nil))
(insn 151 150 152 11 (set (reg:DI 0 ax [225])
        (sign_extend:DI (reg:SI 0 ax [226]))) 4t_cv.cpp:108 142 {*extendsidi2_rex64}
     (nil))
(insn 152 151 674 11 (parallel [
            (set (reg:DI 0 ax [227])
                (mult:DI (reg:DI 0 ax [225])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:108 307 {*muldi3_1}
     (nil))
(insn 674 152 153 11 (set (reg:DI 3 bx [394])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:108 214 {*leadi}
     (nil))
(insn 153 674 741 11 (parallel [
            (set (reg:DI 0 ax [228])
                (plus:DI (reg:DI 0 ax [227])
                    (reg:DI 3 bx [394])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:108 221 {*adddi_1}
     (nil))
(insn 741 153 155 11 (set (reg/f:DI 1 dx [229])
        (plus:DI (reg:DI 0 ax [228])
            (const_int -2240 [0xfffffffffffff740]))) 4t_cv.cpp:108 214 {*leadi}
     (nil))
(insn 155 741 156 11 (set (reg:SF 0 ax [230])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:108 129 {*movsf_internal}
     (nil))
(insn 156 155 157 11 (set (mem/j:SF (reg/f:DI 1 dx [229]) [0 procpar_info[i_2].te+0 S4 A64])
        (reg:SF 0 ax [230])) 4t_cv.cpp:108 129 {*movsf_internal}
     (nil))
(insn 157 156 158 11 (set (reg:SI 0 ax [232])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:109 90 {*movsi_internal}
     (nil))
(insn 158 157 159 11 (set (reg:DI 0 ax [231])
        (sign_extend:DI (reg:SI 0 ax [232]))) 4t_cv.cpp:109 142 {*extendsidi2_rex64}
     (nil))
(insn 159 158 675 11 (parallel [
            (set (reg:DI 0 ax [233])
                (mult:DI (reg:DI 0 ax [231])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:109 307 {*muldi3_1}
     (nil))
(insn 675 159 160 11 (set (reg:DI 4 si [395])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:109 214 {*leadi}
     (nil))
(insn 160 675 742 11 (parallel [
            (set (reg:DI 0 ax [234])
                (plus:DI (reg:DI 0 ax [233])
                    (reg:DI 4 si [395])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:109 221 {*adddi_1}
     (nil))
(insn 742 160 162 11 (set (reg/f:DI 1 dx [235])
        (plus:DI (reg:DI 0 ax [234])
            (const_int -2240 [0xfffffffffffff740]))) 4t_cv.cpp:109 214 {*leadi}
     (nil))
(insn 162 742 163 11 (set (reg:SF 0 ax [236])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:109 129 {*movsf_internal}
     (nil))
(insn 163 162 164 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [235])
                (const_int 4 [0x4])) [0 procpar_info[i_2].tm+0 S4 A32])
        (reg:SF 0 ax [236])) 4t_cv.cpp:109 129 {*movsf_internal}
     (nil))
(insn 164 163 165 11 (set (reg:SI 0 ax [238])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:110 90 {*movsi_internal}
     (nil))
(insn 165 164 166 11 (set (reg:DI 0 ax [237])
        (sign_extend:DI (reg:SI 0 ax [238]))) 4t_cv.cpp:110 142 {*extendsidi2_rex64}
     (nil))
(insn 166 165 676 11 (parallel [
            (set (reg:DI 0 ax [239])
                (mult:DI (reg:DI 0 ax [237])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:110 307 {*muldi3_1}
     (nil))
(insn 676 166 167 11 (set (reg:DI 3 bx [396])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:110 214 {*leadi}
     (nil))
(insn 167 676 743 11 (parallel [
            (set (reg:DI 0 ax [240])
                (plus:DI (reg:DI 0 ax [239])
                    (reg:DI 3 bx [396])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:110 221 {*adddi_1}
     (nil))
(insn 743 167 169 11 (set (reg/f:DI 1 dx [241])
        (plus:DI (reg:DI 0 ax [240])
            (const_int -2240 [0xfffffffffffff740]))) 4t_cv.cpp:110 214 {*leadi}
     (nil))
(insn 169 743 170 11 (set (reg:SF 0 ax [242])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:110 129 {*movsf_internal}
     (nil))
(insn 170 169 171 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [241])
                (const_int 8 [0x8])) [0 procpar_info[i_2].gain+0 S4 A64])
        (reg:SF 0 ax [242])) 4t_cv.cpp:110 129 {*movsf_internal}
     (nil))
(insn 171 170 172 11 (set (reg:SI 0 ax [244])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:111 90 {*movsi_internal}
     (nil))
(insn 172 171 173 11 (set (reg:DI 0 ax [243])
        (sign_extend:DI (reg:SI 0 ax [244]))) 4t_cv.cpp:111 142 {*extendsidi2_rex64}
     (nil))
(insn 173 172 677 11 (parallel [
            (set (reg:DI 0 ax [245])
                (mult:DI (reg:DI 0 ax [243])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:111 307 {*muldi3_1}
     (nil))
(insn 677 173 174 11 (set (reg:DI 4 si [397])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:111 214 {*leadi}
     (nil))
(insn 174 677 744 11 (parallel [
            (set (reg:DI 0 ax [246])
                (plus:DI (reg:DI 0 ax [245])
                    (reg:DI 4 si [397])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:111 221 {*adddi_1}
     (nil))
(insn 744 174 176 11 (set (reg/f:DI 1 dx [247])
        (plus:DI (reg:DI 0 ax [246])
            (const_int -2240 [0xfffffffffffff740]))) 4t_cv.cpp:111 214 {*leadi}
     (nil))
(insn 176 744 177 11 (set (reg:SF 0 ax [248])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:111 129 {*movsf_internal}
     (nil))
(insn 177 176 178 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [247])
                (const_int 12 [0xc])) [0 procpar_info[i_2].pos1+0 S4 A32])
        (reg:SF 0 ax [248])) 4t_cv.cpp:111 129 {*movsf_internal}
     (nil))
(insn 178 177 179 11 (set (reg:SI 0 ax [250])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:112 90 {*movsi_internal}
     (nil))
(insn 179 178 180 11 (set (reg:DI 0 ax [249])
        (sign_extend:DI (reg:SI 0 ax [250]))) 4t_cv.cpp:112 142 {*extendsidi2_rex64}
     (nil))
(insn 180 179 678 11 (parallel [
            (set (reg:DI 0 ax [251])
                (mult:DI (reg:DI 0 ax [249])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:112 307 {*muldi3_1}
     (nil))
(insn 678 180 181 11 (set (reg:DI 3 bx [398])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:112 214 {*leadi}
     (nil))
(insn 181 678 745 11 (parallel [
            (set (reg:DI 0 ax [252])
                (plus:DI (reg:DI 0 ax [251])
                    (reg:DI 3 bx [398])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:112 221 {*adddi_1}
     (nil))
(insn 745 181 183 11 (set (reg/f:DI 1 dx [253])
        (plus:DI (reg:DI 0 ax [252])
            (const_int -2224 [0xfffffffffffff750]))) 4t_cv.cpp:112 214 {*leadi}
     (nil))
(insn 183 745 184 11 (set (reg:SF 0 ax [254])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:112 129 {*movsf_internal}
     (nil))
(insn 184 183 185 11 (set (mem/j:SF (reg/f:DI 1 dx [253]) [0 procpar_info[i_2].pos2+0 S4 A64])
        (reg:SF 0 ax [254])) 4t_cv.cpp:112 129 {*movsf_internal}
     (nil))
(insn 185 184 186 11 (set (reg:SI 0 ax [256])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:113 90 {*movsi_internal}
     (nil))
(insn 186 185 187 11 (set (reg:DI 0 ax [255])
        (sign_extend:DI (reg:SI 0 ax [256]))) 4t_cv.cpp:113 142 {*extendsidi2_rex64}
     (nil))
(insn 187 186 679 11 (parallel [
            (set (reg:DI 0 ax [257])
                (mult:DI (reg:DI 0 ax [255])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:113 307 {*muldi3_1}
     (nil))
(insn 679 187 188 11 (set (reg:DI 4 si [399])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:113 214 {*leadi}
     (nil))
(insn 188 679 746 11 (parallel [
            (set (reg:DI 0 ax [258])
                (plus:DI (reg:DI 0 ax [257])
                    (reg:DI 4 si [399])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:113 221 {*adddi_1}
     (nil))
(insn 746 188 190 11 (set (reg/f:DI 1 dx [259])
        (plus:DI (reg:DI 0 ax [258])
            (const_int -2224 [0xfffffffffffff750]))) 4t_cv.cpp:113 214 {*leadi}
     (nil))
(insn 190 746 191 11 (set (reg:SF 0 ax [260])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:113 129 {*movsf_internal}
     (nil))
(insn 191 190 192 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [259])
                (const_int 4 [0x4])) [0 procpar_info[i_2].pos3+0 S4 A32])
        (reg:SF 0 ax [260])) 4t_cv.cpp:113 129 {*movsf_internal}
     (nil))
(insn 192 191 193 11 (set (reg:SI 0 ax [262])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:114 90 {*movsi_internal}
     (nil))
(insn 193 192 194 11 (set (reg:DI 0 ax [261])
        (sign_extend:DI (reg:SI 0 ax [262]))) 4t_cv.cpp:114 142 {*extendsidi2_rex64}
     (nil))
(insn 194 193 680 11 (parallel [
            (set (reg:DI 0 ax [263])
                (mult:DI (reg:DI 0 ax [261])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:114 307 {*muldi3_1}
     (nil))
(insn 680 194 195 11 (set (reg:DI 3 bx [400])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:114 214 {*leadi}
     (nil))
(insn 195 680 747 11 (parallel [
            (set (reg:DI 0 ax [264])
                (plus:DI (reg:DI 0 ax [263])
                    (reg:DI 3 bx [400])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:114 221 {*adddi_1}
     (nil))
(insn 747 195 197 11 (set (reg/f:DI 1 dx [265])
        (plus:DI (reg:DI 0 ax [264])
            (const_int -2224 [0xfffffffffffff750]))) 4t_cv.cpp:114 214 {*leadi}
     (nil))
(insn 197 747 198 11 (set (reg:SF 0 ax [266])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:114 129 {*movsf_internal}
     (nil))
(insn 198 197 199 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [265])
                (const_int 8 [0x8])) [0 procpar_info[i_2].vox1+0 S4 A64])
        (reg:SF 0 ax [266])) 4t_cv.cpp:114 129 {*movsf_internal}
     (nil))
(insn 199 198 200 11 (set (reg:SI 0 ax [268])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:115 90 {*movsi_internal}
     (nil))
(insn 200 199 201 11 (set (reg:DI 0 ax [267])
        (sign_extend:DI (reg:SI 0 ax [268]))) 4t_cv.cpp:115 142 {*extendsidi2_rex64}
     (nil))
(insn 201 200 681 11 (parallel [
            (set (reg:DI 0 ax [269])
                (mult:DI (reg:DI 0 ax [267])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:115 307 {*muldi3_1}
     (nil))
(insn 681 201 202 11 (set (reg:DI 4 si [401])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:115 214 {*leadi}
     (nil))
(insn 202 681 748 11 (parallel [
            (set (reg:DI 0 ax [270])
                (plus:DI (reg:DI 0 ax [269])
                    (reg:DI 4 si [401])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:115 221 {*adddi_1}
     (nil))
(insn 748 202 204 11 (set (reg/f:DI 1 dx [271])
        (plus:DI (reg:DI 0 ax [270])
            (const_int -2224 [0xfffffffffffff750]))) 4t_cv.cpp:115 214 {*leadi}
     (nil))
(insn 204 748 205 11 (set (reg:SF 0 ax [272])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:115 129 {*movsf_internal}
     (nil))
(insn 205 204 206 11 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [271])
                (const_int 12 [0xc])) [0 procpar_info[i_2].vox2+0 S4 A32])
        (reg:SF 0 ax [272])) 4t_cv.cpp:115 129 {*movsf_internal}
     (nil))
(insn 206 205 207 11 (set (reg:SI 0 ax [274])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:116 90 {*movsi_internal}
     (nil))
(insn 207 206 208 11 (set (reg:DI 0 ax [273])
        (sign_extend:DI (reg:SI 0 ax [274]))) 4t_cv.cpp:116 142 {*extendsidi2_rex64}
     (nil))
(insn 208 207 682 11 (parallel [
            (set (reg:DI 0 ax [275])
                (mult:DI (reg:DI 0 ax [273])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:116 307 {*muldi3_1}
     (nil))
(insn 682 208 209 11 (set (reg:DI 3 bx [402])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:116 214 {*leadi}
     (nil))
(insn 209 682 749 11 (parallel [
            (set (reg:DI 0 ax [276])
                (plus:DI (reg:DI 0 ax [275])
                    (reg:DI 3 bx [402])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:116 221 {*adddi_1}
     (nil))
(insn 749 209 211 11 (set (reg/f:DI 1 dx [277])
        (plus:DI (reg:DI 0 ax [276])
            (const_int -2208 [0xfffffffffffff760]))) 4t_cv.cpp:116 214 {*leadi}
     (nil))
(insn 211 749 212 11 (set (reg:SF 0 ax [278])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:116 129 {*movsf_internal}
     (nil))
(insn 212 211 213 11 (set (mem/j:SF (reg/f:DI 1 dx [277]) [0 procpar_info[i_2].vox3+0 S4 A64])
        (reg:SF 0 ax [278])) 4t_cv.cpp:116 129 {*movsf_internal}
     (nil))
(insn 213 212 214 11 (set (reg:SI 0 ax [280])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:117 90 {*movsi_internal}
     (nil))
(insn 214 213 215 11 (set (reg:DI 0 ax [279])
        (sign_extend:DI (reg:SI 0 ax [280]))) 4t_cv.cpp:117 142 {*extendsidi2_rex64}
     (nil))
(insn 215 214 683 11 (parallel [
            (set (reg:DI 0 ax [281])
                (mult:DI (reg:DI 0 ax [279])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:117 307 {*muldi3_1}
     (nil))
(insn 683 215 216 11 (set (reg:DI 2 cx [403])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:117 214 {*leadi}
     (nil))
(insn 216 683 750 11 (parallel [
            (set (reg:DI 0 ax [282])
                (plus:DI (reg:DI 0 ax [281])
                    (reg:DI 2 cx [403])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:117 221 {*adddi_1}
     (nil))
(insn 750 216 751 11 (set (reg/f:DI 1 dx [283])
        (plus:DI (reg:DI 0 ax [282])
            (const_int -2208 [0xfffffffffffff760]))) 4t_cv.cpp:117 214 {*leadi}
     (nil))
(insn 751 750 752 11 (set (reg:DI 0 ax [284])
        (const_int 0 [0])) 4t_cv.cpp:117 89 {*movdi_internal}
     (nil))
(insn 752 751 220 11 (set (mem/j:DI (plus:DI (reg/f:DI 1 dx [283])
                (const_int 8 [0x8])) [0 procpar_info[i_2].span+0 S8 A64])
        (reg:DI 0 ax [284])) 4t_cv.cpp:117 89 {*movdi_internal}
     (nil))
(insn 220 752 221 11 (set (reg:SI 0 ax [286])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:118 90 {*movsi_internal}
     (nil))
(insn 221 220 222 11 (set (reg:DI 0 ax [285])
        (sign_extend:DI (reg:SI 0 ax [286]))) 4t_cv.cpp:118 142 {*extendsidi2_rex64}
     (nil))
(insn 222 221 684 11 (parallel [
            (set (reg:DI 0 ax [287])
                (mult:DI (reg:DI 0 ax [285])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:118 307 {*muldi3_1}
     (nil))
(insn 684 222 223 11 (set (reg:DI 4 si [404])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:118 214 {*leadi}
     (nil))
(insn 223 684 753 11 (parallel [
            (set (reg:DI 0 ax [288])
                (plus:DI (reg:DI 0 ax [287])
                    (reg:DI 4 si [404])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:118 221 {*adddi_1}
     (nil))
(insn 753 223 225 11 (set (reg/f:DI 1 dx [289])
        (plus:DI (reg:DI 0 ax [288])
            (const_int -2192 [0xfffffffffffff770]))) 4t_cv.cpp:118 214 {*leadi}
     (nil))
(insn 225 753 226 11 (set (reg:SF 0 ax [290])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0  S4 A32])) 4t_cv.cpp:118 129 {*movsf_internal}
     (nil))
(insn 226 225 227 11 (set (mem/j:SF (reg/f:DI 1 dx [289]) [0 procpar_info[i_2].vtheta+0 S4 A64])
        (reg:SF 0 ax [290])) 4t_cv.cpp:118 129 {*movsf_internal}
     (nil))
(insn 227 226 228 11 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:101 220 {*addsi_1}
     (nil))
;;  succ:       12 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 228 227 229 12 7 "" [1 uses])
(note 229 228 231 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 231 229 232 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:101 7 {*cmpsi_1}
     (nil))
(jump_insn 232 231 233 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 230)
            (pc))) 4t_cv.cpp:101 596 {*jcc_1}
     (nil)
 -> 230)
;;  succ:       11
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 233 232 234 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 650 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:121 90 {*movsi_internal}
     (nil))
(jump_insn 650 234 651 13 (set (pc)
        (label_ref 259)) 4t_cv.cpp:121 636 {jump}
     (nil)
 -> 259)
;;  succ:       15 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 651 650 261)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
(code_label 261 651 237 14 10 "" [1 uses])
(note 237 261 731 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 731 237 239 14 (set (reg:DI 1 dx [291])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:122 214 {*leadi}
     (nil))
(insn 239 731 240 14 (set (reg:SI 0 ax [293])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:122 90 {*movsi_internal}
     (nil))
(insn 240 239 241 14 (set (reg:DI 0 ax [292])
        (sign_extend:DI (reg:SI 0 ax [293]))) 4t_cv.cpp:122 142 {*extendsidi2_rex64}
     (nil))
(insn 241 240 242 14 (parallel [
            (set (reg:DI 0 ax [294])
                (mult:DI (reg:DI 0 ax [292])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 307 {*muldi3_1}
     (nil))
(insn 242 241 243 14 (parallel [
            (set (reg:DI 0 ax [295])
                (plus:DI (reg:DI 0 ax [294])
                    (reg:DI 1 dx [291])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 221 {*adddi_1}
     (nil))
(insn 243 242 244 14 (parallel [
            (set (reg/f:DI 0 ax [orig:97 D.5599 ] [97])
                (plus:DI (reg:DI 0 ax [295])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 221 {*adddi_1}
     (nil))
(insn 244 243 685 14 (set (reg:DI 3 bx [405])
        (const_int 2334399942965096270 [0x2065746144206f4e])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 685 244 245 14 (set (mem:DI (reg/f:DI 0 ax [orig:97 D.5599 ] [97]) [0 MEM[(void *)_32]+0 S8 A8])
        (reg:DI 3 bx [405])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 245 685 686 14 (set (reg:DI 2 cx [406])
        (const_int 7809911822066218561 [0x6c62616c69617641])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 686 245 246 14 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:97 D.5599 ] [97])
                (const_int 8 [0x8])) [0 MEM[(void *)_32]+8 S8 A8])
        (reg:DI 2 cx [406])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 246 686 732 14 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:97 D.5599 ] [97])
                (const_int 16 [0x10])) [0 MEM[(void *)_32]+16 S2 A8])
        (const_int 101 [0x65])) 4t_cv.cpp:122 92 {*movhi_internal}
     (nil))
(insn 732 246 248 14 (set (reg:DI 0 ax [296])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:123 214 {*leadi}
     (nil))
(insn 248 732 249 14 (set (reg:SI 1 dx [298])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:123 90 {*movsi_internal}
     (nil))
(insn 249 248 250 14 (set (reg:DI 1 dx [297])
        (sign_extend:DI (reg:SI 1 dx [298]))) 4t_cv.cpp:123 142 {*extendsidi2_rex64}
     (nil))
(insn 250 249 251 14 (parallel [
            (set (reg:DI 1 dx [299])
                (mult:DI (reg:DI 1 dx [297])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 307 {*muldi3_1}
     (nil))
(insn 251 250 252 14 (parallel [
            (set (reg:DI 1 dx [300])
                (plus:DI (reg:DI 1 dx [299])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 221 {*adddi_1}
     (nil))
(insn 252 251 253 14 (parallel [
            (set (reg:DI 0 ax [301])
                (plus:DI (reg:DI 0 ax [296])
                    (reg:DI 1 dx [300])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 221 {*adddi_1}
     (nil))
(insn 253 252 254 14 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.5600 ] [98])
                (plus:DI (reg:DI 0 ax [301])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 221 {*adddi_1}
     (nil))
(insn 254 253 687 14 (set (reg:DI 4 si [407])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 687 254 255 14 (set (mem:DI (reg/f:DI 0 ax [orig:98 D.5600 ] [98]) [0 MEM[(void *)_33]+0 S8 A8])
        (reg:DI 4 si [407])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 255 687 688 14 (set (reg:DI 3 bx [408])
        (const_int 7593480468811836769 [0x6961764120656d61])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 688 255 256 14 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:98 D.5600 ] [98])
                (const_int 8 [0x8])) [0 MEM[(void *)_33]+8 S8 A8])
        (reg:DI 3 bx [408])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 256 688 257 14 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:98 D.5600 ] [98])
                (const_int 16 [0x10])) [0 MEM[(void *)_33]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) 4t_cv.cpp:123 90 {*movsi_internal}
     (nil))
(insn 257 256 258 14 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:98 D.5600 ] [98])
                (const_int 20 [0x14])) [0 MEM[(void *)_33]+20 S2 A8])
        (const_int 101 [0x65])) 4t_cv.cpp:123 92 {*movhi_internal}
     (nil))
(insn 258 257 259 14 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:121 220 {*addsi_1}
     (nil))
;;  succ:       15 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU,DFS_BACK)
;;              13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 259 258 260 15 9 "" [1 uses])
(note 260 259 262 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 262 260 263 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:121 7 {*cmpsi_1}
     (nil))
(jump_insn 263 262 264 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 4t_cv.cpp:121 596 {*jcc_1}
     (nil)
 -> 261)
;;  succ:       14
;;              16 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 264 263 724 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 724 264 266 16 (set (reg:DI 37 r8 [302])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 266 724 267 16 (set (reg:DI 5 di [303])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2864 [0xfffffffffffff4d0])) [0 argv+0 S8 A64])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 267 266 725 16 (set (reg:SI 2 cx [304])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])) 4t_cv.cpp:253 90 {*movsi_internal}
     (nil))
(insn 725 267 726 16 (set (reg:DI 1 dx [305])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 726 725 727 16 (set (reg:DI 4 si [306])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 727 726 271 16 (set (reg:DI 0 ax [307])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 271 727 272 16 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [302])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 272 271 276 16 (set (reg:DI 37 r8)
        (reg:DI 5 di [303])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 276 272 277 16 (set (reg:DI 5 di)
        (reg:DI 0 ax [307])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(call_insn 277 276 728 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12command_lineP10PreprocessP7IOFilesP12Procpar_infoiPPcPi") [flags 0x41]  <function_decl 0x2b3c101b4100 command_line>) [0 command_line S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:253 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 728 277 729 16 (set (reg:DI 0 ax [308])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 729 728 730 16 (set (reg:DI 1 dx [309])
        (plus:DI (reg:DI 0 ax [308])
            (const_int 1024 [0x400]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 730 729 281 16 (set (reg:DI 0 ax [310])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 281 730 282 16 (set (reg:DI 4 si)
        (reg:DI 1 dx [309])) 4t_cv.cpp:263 89 {*movdi_internal}
     (nil))
(insn 282 281 283 16 (set (reg:DI 5 di)
        (reg:DI 0 ax [310])) 4t_cv.cpp:263 89 {*movdi_internal}
     (nil))
(call_insn 283 282 284 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPc") [flags 0x41]  <function_decl 0x2b3c101b4200 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:263 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 284 283 285 16 (set (reg:SI 0 ax [orig:99 D.5593 ] [99])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:270 90 {*movsi_internal}
     (nil))
(insn 285 284 286 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:99 D.5593 ] [99])
            (const_int 1 [0x1]))) 4t_cv.cpp:270 7 {*cmpsi_1}
     (nil))
(jump_insn 286 285 287 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 295)
            (pc))) 4t_cv.cpp:270 596 {*jcc_1}
     (nil)
 -> 295)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 287 286 721 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 721 287 722 17 (set (reg:DI 0 ax [311])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 722 721 723 17 (set (reg:DI 1 dx [312])
        (plus:DI (reg:DI 0 ax [311])
            (const_int 1280 [0x500]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 723 722 291 17 (set (reg:DI 0 ax [313])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 291 723 292 17 (parallel [
            (set (reg:DI 0 ax [314])
                (plus:DI (reg:DI 0 ax [313])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:271 221 {*adddi_1}
     (nil))
(insn 292 291 293 17 (set (reg:DI 4 si)
        (reg:DI 1 dx [312])) 4t_cv.cpp:271 89 {*movdi_internal}
     (nil))
(insn 293 292 294 17 (set (reg:DI 5 di)
        (reg:DI 0 ax [314])) 4t_cv.cpp:271 89 {*movdi_internal}
     (nil))
(call_insn 294 293 295 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPc") [flags 0x41]  <function_decl 0x2b3c101b4200 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:271 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;;              17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 295 294 296 18 11 "" [1 uses])
(note 296 295 297 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 18 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x2b3c1021a5f0 *.LC16>)) 4t_cv.cpp:275 89 {*movdi_internal}
     (nil))
(call_insn 298 297 299 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:275 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 299 298 301 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11IsBigEndianv") [flags 0x3]  <function_decl 0x2b3c101d9500 IsBigEndian>) [0 IsBigEndian S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:277 649 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 301 299 302 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:100 D.5593 ] [100])
            (const_int 0 [0]))) 4t_cv.cpp:277 3 {*cmpsi_ccno_1}
     (nil))
(insn 302 301 303 18 (set (reg:QI 0 ax [orig:101 D.5594 ] [101])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 4t_cv.cpp:277 592 {*setcc_qi}
     (nil))
(insn 303 302 304 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:101 D.5594 ] [101])
            (const_int 0 [0]))) 4t_cv.cpp:277 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 304 303 305 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 310)
            (pc))) 4t_cv.cpp:277 596 {*jcc_1}
     (nil)
 -> 310)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 305 304 306 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 306 305 307 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x2b3c1021a688 *.LC17>)) 4t_cv.cpp:278 89 {*movdi_internal}
     (nil))
(call_insn 307 306 652 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:278 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 652 307 653 19 (set (pc)
        (label_ref 314)) 636 {jump}
     (nil)
 -> 314)
;;  succ:       21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 653 652 310)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 310 653 311 20 12 "" [1 uses])
(note 311 310 312 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 313 20 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2b3c1021a720 *.LC18>)) 4t_cv.cpp:281 89 {*movdi_internal}
     (nil))
(call_insn 313 312 314 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:281 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;;              19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 314 313 315 21 13 "" [1 uses])
(note 315 314 316 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 316 315 712 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:284 221 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 712 316 318 21 (set (reg:DI 38 r9 [315])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2784 [0xfffffffffffff520]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 318 712 319 21 (set (reg:DI 37 r8 [316])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(insn 319 318 713 21 (set (reg:DI 2 cx [317])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(insn 713 319 714 21 (set (reg:DI 1 dx [318])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 714 713 715 21 (set (reg:DI 4 si [319])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 715 714 716 21 (set (reg:DI 0 ax [320])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 716 715 324 21 (set (reg:DI 5 di [321])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2832 [0xfffffffffffff4f0]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 324 716 717 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [321])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 717 324 326 21 (set (reg:DI 5 di [322])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2736 [0xfffffffffffff550]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 326 717 718 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [322])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 718 326 328 21 (set (reg:DI 5 di [323])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2752 [0xfffffffffffff540]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 328 718 719 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [323])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 719 328 330 21 (set (reg:DI 5 di [324])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2800 [0xfffffffffffff510]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 330 719 720 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [324])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 720 330 332 21 (set (reg:DI 5 di [325])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2768 [0xfffffffffffff530]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 332 720 338 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [325])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 338 332 339 21 (set (reg:DI 5 di)
        (reg:DI 0 ax [320])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(call_insn 339 338 340 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9read_dataPiP10PreprocessP7IOFilesPP16Data_file_headerPP17Data_block_headerP10Precision2PP8_IO_FILEP10Precision1PPfSI_P12Endian_Check") [flags 0x41]  <function_decl 0x2b3c101b4300 read_data>) [0 read_data S1 A8])
            (const_int 48 [0x30]))) 4t_cv.cpp:284 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 340 339 341 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:284 221 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 341 340 654 21 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:289 90 {*movsi_internal}
     (nil))
(jump_insn 654 341 655 21 (set (pc)
        (label_ref 461)) 4t_cv.cpp:289 636 {jump}
     (nil)
 -> 461)
;;  succ:       34 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 655 654 465)
;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 465 655 344 22 22 "" [1 uses])
(note 344 465 345 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 345 344 346 22 (set (reg:SI 0 ax [326])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:295 90 {*movsi_internal}
     (nil))
(insn 346 345 711 22 (set (reg:DI 0 ax [orig:104 D.5595 ] [104])
        (sign_extend:DI (reg:SI 0 ax [326]))) 4t_cv.cpp:295 142 {*extendsidi2_rex64}
     (nil))
(insn 711 346 348 22 (set (reg:DI 1 dx [orig:105 D.5595 ] [105])
        (mult:DI (reg:DI 0 ax [orig:104 D.5595 ] [104])
            (const_int 8 [0x8]))) 4t_cv.cpp:295 214 {*leadi}
     (nil))
(insn 348 711 349 22 (set (reg/f:DI 0 ax [327])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:295 89 {*movdi_internal}
     (nil))
(insn 349 348 350 22 (parallel [
            (set (reg/f:DI 0 ax [orig:106 D.5596 ] [106])
                (plus:DI (reg/f:DI 0 ax [327])
                    (reg:DI 1 dx [orig:105 D.5595 ] [105])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:295 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:105 D.5595 ] [105]))
        (nil)))
(insn 350 349 351 22 (set (reg/f:DI 0 ax [orig:107 D.5601 ] [107])
        (mem/f:DI (reg/f:DI 0 ax [orig:106 D.5596 ] [106]) [0 *_44+0 S8 A64])) 4t_cv.cpp:295 89 {*movdi_internal}
     (nil))
(insn 351 350 352 22 (set (reg:HI 0 ax [orig:108 D.5602 ] [108])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:107 D.5601 ] [107])
                (const_int 26 [0x1a])) [0 _45->status.number+0 S2 A16])) 4t_cv.cpp:295 92 {*movhi_internal}
     (nil))
(insn 352 351 353 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:108 D.5602 ] [108])
            (const_int 69 [0x45]))) 4t_cv.cpp:295 6 {*cmphi_1}
     (nil))
(jump_insn 353 352 354 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 392)
            (pc))) 4t_cv.cpp:295 596 {*jcc_1}
     (nil)
 -> 392)
;;  succ:       23 (FALLTHRU)
;;              27
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 354 353 355 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 656 23 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
(jump_insn 656 355 657 23 (set (pc)
        (label_ref 377)) 4t_cv.cpp:296 636 {jump}
     (nil)
 -> 377)
;;  succ:       25 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 657 656 386)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags] 21 [xmm0]
(code_label 386 657 358 24 17 "" [1 uses])
(note 358 386 359 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 359 358 360 24 (set (reg:SI 0 ax [329])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 360 359 361 24 (set (reg:DI 0 ax [328])
        (sign_extend:DI (reg:SI 0 ax [329]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 361 360 362 24 (set (reg/f:DI 0 ax [orig:114 D.5603 ] [114])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [328])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 362 361 363 24 (set (reg:SI 1 dx [330])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 363 362 364 24 (set (reg:DI 1 dx [orig:115 D.5595 ] [115])
        (sign_extend:DI (reg:SI 1 dx [330]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 364 363 365 24 (parallel [
            (set (reg:DI 1 dx [orig:116 D.5595 ] [116])
                (ashift:DI (reg:DI 1 dx [orig:115 D.5595 ] [115])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 497 {*ashldi3_1}
     (nil))
(insn 365 364 366 24 (parallel [
            (set (reg/f:DI 1 dx [orig:117 D.5603 ] [117])
                (plus:DI (reg:DI 1 dx [orig:116 D.5595 ] [116])
                    (reg/f:DI 0 ax [orig:114 D.5603 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 221 {*adddi_1}
     (nil))
(insn 366 365 367 24 (set (reg:SI 0 ax [332])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 367 366 368 24 (set (reg:DI 0 ax [331])
        (sign_extend:DI (reg:SI 0 ax [332]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 368 367 369 24 (set (reg/f:DI 0 ax [orig:118 D.5604 ] [118])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [331])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[i_4].lo+0 S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 369 368 370 24 (set (reg:SI 2 cx [333])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 370 369 371 24 (set (reg:DI 2 cx [orig:119 D.5595 ] [119])
        (sign_extend:DI (reg:SI 2 cx [333]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 371 370 372 24 (parallel [
            (set (reg:DI 2 cx [orig:120 D.5595 ] [120])
                (ashift:DI (reg:DI 2 cx [orig:119 D.5595 ] [119])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 497 {*ashldi3_1}
     (nil))
(insn 372 371 373 24 (parallel [
            (set (reg/f:DI 0 ax [orig:121 D.5604 ] [121])
                (plus:DI (reg/f:DI 0 ax [orig:118 D.5604 ] [118])
                    (reg:DI 2 cx [orig:120 D.5595 ] [120])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 221 {*adddi_1}
     (nil))
(insn 373 372 709 24 (set (reg:DI 0 ax [orig:122 D.5605 ] [122])
        (mem:DI (reg/f:DI 0 ax [orig:121 D.5604 ] [121]) [0 *_60+0 S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 709 373 710 24 (set (reg:V4SF 21 xmm0 [orig:123 D.5606 ] [123])
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) 4t_cv.cpp:298 1151 {*movv4sf_internal}
     (nil))
(insn 710 709 689 24 (set (reg:V4SF 21 xmm0 [orig:123 D.5606 ] [123])
        (vec_merge:V4SF (vec_duplicate:V4SF (float:SF (reg:DI 0 ax [orig:122 D.5605 ] [122])))
            (reg:V4SF 21 xmm0 [orig:123 D.5606 ] [123])
            (const_int 1 [0x1]))) 4t_cv.cpp:298 1707 {sse_cvtsi2ssq}
     (nil))
(insn 689 710 375 24 (set (reg:SF 0 ax [orig:123 D.5606 ] [123])
        (reg:SF 21 xmm0 [orig:123 D.5606 ] [123])) 4t_cv.cpp:298 129 {*movsf_internal}
     (nil))
(insn 375 689 376 24 (set (mem:SF (reg/f:DI 1 dx [orig:117 D.5603 ] [117]) [0 *_56+0 S4 A32])
        (reg:SF 0 ax [orig:123 D.5606 ] [123])) 4t_cv.cpp:298 129 {*movsf_internal}
     (nil))
(insn 376 375 377 24 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:296 220 {*addsi_1}
     (nil))
;;  succ:       25 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU,DFS_BACK)
;;              23 [100.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 377 376 378 25 16 "" [1 uses])
(note 378 377 379 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 25 (set (reg:SI 0 ax [334])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
(insn 380 379 708 25 (set (reg:DI 0 ax [orig:109 D.5595 ] [109])
        (sign_extend:DI (reg:SI 0 ax [334]))) 4t_cv.cpp:296 142 {*extendsidi2_rex64}
     (nil))
(insn 708 380 382 25 (set (reg:DI 1 dx [orig:110 D.5595 ] [110])
        (mult:DI (reg:DI 0 ax [orig:109 D.5595 ] [109])
            (const_int 8 [0x8]))) 4t_cv.cpp:296 214 {*leadi}
     (nil))
(insn 382 708 383 25 (set (reg/f:DI 0 ax [335])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:296 89 {*movdi_internal}
     (nil))
(insn 383 382 384 25 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.5596 ] [111])
                (plus:DI (reg/f:DI 0 ax [335])
                    (reg:DI 1 dx [orig:110 D.5595 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:296 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:110 D.5595 ] [110]))
        (nil)))
(insn 384 383 385 25 (set (reg/f:DI 0 ax [orig:112 D.5601 ] [112])
        (mem/f:DI (reg/f:DI 0 ax [orig:111 D.5596 ] [111]) [0 *_50+0 S8 A64])) 4t_cv.cpp:296 89 {*movdi_internal}
     (nil))
(insn 385 384 387 25 (set (reg:SI 0 ax [orig:113 D.5593 ] [113])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:112 D.5601 ] [112])
                (const_int 8 [0x8])) [0 _51->np.number+0 S4 A32])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
(insn 387 385 388 25 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:113 D.5593 ] [113])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32]))) 4t_cv.cpp:296 7 {*cmpsi_1}
     (nil))
(jump_insn 388 387 658 25 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) 4t_cv.cpp:296 596 {*jcc_1}
     (nil)
 -> 386)
;;  succ:       24
;;              26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 658 388 659 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(jump_insn 659 658 660 26 (set (pc)
        (label_ref 458)) 636 {jump}
     (nil)
 -> 458)
;;  succ:       33 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 660 659 392)
;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 392 660 393 27 15 "" [1 uses])
(note 393 392 394 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 27 (set (reg:SI 0 ax [336])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:305 90 {*movsi_internal}
     (nil))
(insn 395 394 707 27 (set (reg:DI 0 ax [orig:124 D.5595 ] [124])
        (sign_extend:DI (reg:SI 0 ax [336]))) 4t_cv.cpp:305 142 {*extendsidi2_rex64}
     (nil))
(insn 707 395 397 27 (set (reg:DI 1 dx [orig:125 D.5595 ] [125])
        (mult:DI (reg:DI 0 ax [orig:124 D.5595 ] [124])
            (const_int 8 [0x8]))) 4t_cv.cpp:305 214 {*leadi}
     (nil))
(insn 397 707 398 27 (set (reg/f:DI 0 ax [337])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 398 397 399 27 (parallel [
            (set (reg/f:DI 0 ax [orig:126 D.5596 ] [126])
                (plus:DI (reg/f:DI 0 ax [337])
                    (reg:DI 1 dx [orig:125 D.5595 ] [125])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:305 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:125 D.5595 ] [125]))
        (nil)))
(insn 399 398 400 27 (set (reg/f:DI 0 ax [orig:127 D.5601 ] [127])
        (mem/f:DI (reg/f:DI 0 ax [orig:126 D.5596 ] [126]) [0 *_66+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 400 399 401 27 (set (reg:HI 0 ax [orig:128 D.5602 ] [128])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:127 D.5601 ] [127])
                (const_int 26 [0x1a])) [0 _67->status.number+0 S2 A16])) 4t_cv.cpp:305 92 {*movhi_internal}
     (nil))
(insn 401 400 402 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:128 D.5602 ] [128])
            (const_int 73 [0x49]))) 4t_cv.cpp:305 6 {*cmphi_1}
     (nil))
(jump_insn 402 401 403 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 423)
            (pc))) 4t_cv.cpp:305 596 {*jcc_1}
     (nil)
 -> 423)
;;  succ:       30
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 403 402 404 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 404 403 405 28 (set (reg:SI 0 ax [338])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:305 90 {*movsi_internal}
     (nil))
(insn 405 404 706 28 (set (reg:DI 0 ax [orig:129 D.5595 ] [129])
        (sign_extend:DI (reg:SI 0 ax [338]))) 4t_cv.cpp:305 142 {*extendsidi2_rex64}
     (nil))
(insn 706 405 407 28 (set (reg:DI 1 dx [orig:130 D.5595 ] [130])
        (mult:DI (reg:DI 0 ax [orig:129 D.5595 ] [129])
            (const_int 8 [0x8]))) 4t_cv.cpp:305 214 {*leadi}
     (nil))
(insn 407 706 408 28 (set (reg/f:DI 0 ax [339])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 408 407 409 28 (parallel [
            (set (reg/f:DI 0 ax [orig:131 D.5596 ] [131])
                (plus:DI (reg/f:DI 0 ax [339])
                    (reg:DI 1 dx [orig:130 D.5595 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:305 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:130 D.5595 ] [130]))
        (nil)))
(insn 409 408 410 28 (set (reg/f:DI 0 ax [orig:132 D.5601 ] [132])
        (mem/f:DI (reg/f:DI 0 ax [orig:131 D.5596 ] [131]) [0 *_71+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 410 409 411 28 (set (reg:HI 0 ax [orig:133 D.5602 ] [133])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:132 D.5601 ] [132])
                (const_int 26 [0x1a])) [0 _72->status.number+0 S2 A16])) 4t_cv.cpp:305 92 {*movhi_internal}
     (nil))
(insn 411 410 412 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:133 D.5602 ] [133])
            (const_int 2073 [0x819]))) 4t_cv.cpp:305 6 {*cmphi_1}
     (nil))
(jump_insn 412 411 413 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 423)
            (pc))) 4t_cv.cpp:305 596 {*jcc_1}
     (nil)
 -> 423)
;;  succ:       30
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 413 412 414 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 414 413 415 29 (set (reg:SI 0 ax [340])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:306 90 {*movsi_internal}
     (nil))
(insn 415 414 705 29 (set (reg:DI 0 ax [orig:134 D.5595 ] [134])
        (sign_extend:DI (reg:SI 0 ax [340]))) 4t_cv.cpp:306 142 {*extendsidi2_rex64}
     (nil))
(insn 705 415 417 29 (set (reg:DI 1 dx [orig:135 D.5595 ] [135])
        (mult:DI (reg:DI 0 ax [orig:134 D.5595 ] [134])
            (const_int 8 [0x8]))) 4t_cv.cpp:306 214 {*leadi}
     (nil))
(insn 417 705 418 29 (set (reg/f:DI 0 ax [341])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:306 89 {*movdi_internal}
     (nil))
(insn 418 417 419 29 (parallel [
            (set (reg/f:DI 0 ax [orig:136 D.5596 ] [136])
                (plus:DI (reg/f:DI 0 ax [341])
                    (reg:DI 1 dx [orig:135 D.5595 ] [135])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:306 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:135 D.5595 ] [135]))
        (nil)))
(insn 419 418 420 29 (set (reg/f:DI 0 ax [orig:137 D.5601 ] [137])
        (mem/f:DI (reg/f:DI 0 ax [orig:136 D.5596 ] [136]) [0 *_76+0 S8 A64])) 4t_cv.cpp:306 89 {*movdi_internal}
     (nil))
(insn 420 419 421 29 (set (reg:HI 0 ax [orig:138 D.5602 ] [138])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:137 D.5601 ] [137])
                (const_int 26 [0x1a])) [0 _77->status.number+0 S2 A16])) 4t_cv.cpp:306 92 {*movhi_internal}
     (nil))
(insn 421 420 422 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:138 D.5602 ] [138])
            (const_int 201 [0xc9]))) 4t_cv.cpp:306 6 {*cmphi_1}
     (nil))
(jump_insn 422 421 423 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 458)
            (pc))) 4t_cv.cpp:306 596 {*jcc_1}
     (nil)
 -> 458)
;;  succ:       30 (FALLTHRU)
;;              33
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27
;;              28
;;              29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 423 422 424 30 19 "" [2 uses])
(note 424 423 425 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 425 424 661 30 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
(jump_insn 661 425 662 30 (set (pc)
        (label_ref 446)) 4t_cv.cpp:307 636 {jump}
     (nil)
 -> 446)
;;  succ:       32 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 662 661 455)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
(code_label 455 662 428 31 21 "" [1 uses])
(note 428 455 429 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 429 428 430 31 (set (reg:SI 0 ax [343])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 430 429 431 31 (set (reg:DI 0 ax [342])
        (sign_extend:DI (reg:SI 0 ax [343]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 431 430 432 31 (set (reg/f:DI 0 ax [orig:144 D.5603 ] [144])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [342])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:309 89 {*movdi_internal}
     (nil))
(insn 432 431 433 31 (set (reg:SI 1 dx [344])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 433 432 434 31 (set (reg:DI 1 dx [orig:145 D.5595 ] [145])
        (sign_extend:DI (reg:SI 1 dx [344]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 434 433 435 31 (parallel [
            (set (reg:DI 1 dx [orig:146 D.5595 ] [146])
                (ashift:DI (reg:DI 1 dx [orig:145 D.5595 ] [145])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 497 {*ashldi3_1}
     (nil))
(insn 435 434 436 31 (parallel [
            (set (reg/f:DI 1 dx [orig:147 D.5603 ] [147])
                (plus:DI (reg:DI 1 dx [orig:146 D.5595 ] [146])
                    (reg/f:DI 0 ax [orig:144 D.5603 ] [144])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 221 {*adddi_1}
     (nil))
(insn 436 435 437 31 (set (reg:SI 0 ax [346])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 437 436 438 31 (set (reg:DI 0 ax [345])
        (sign_extend:DI (reg:SI 0 ax [346]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 438 437 439 31 (set (reg/f:DI 0 ax [orig:148 D.5603 ] [148])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [345])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[i_4].fl+0 S8 A64])) 4t_cv.cpp:309 89 {*movdi_internal}
     (nil))
(insn 439 438 440 31 (set (reg:SI 2 cx [347])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 440 439 441 31 (set (reg:DI 2 cx [orig:149 D.5595 ] [149])
        (sign_extend:DI (reg:SI 2 cx [347]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 441 440 442 31 (parallel [
            (set (reg:DI 2 cx [orig:150 D.5595 ] [150])
                (ashift:DI (reg:DI 2 cx [orig:149 D.5595 ] [149])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 497 {*ashldi3_1}
     (nil))
(insn 442 441 443 31 (parallel [
            (set (reg/f:DI 0 ax [orig:151 D.5603 ] [151])
                (plus:DI (reg/f:DI 0 ax [orig:148 D.5603 ] [148])
                    (reg:DI 2 cx [orig:150 D.5595 ] [150])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 221 {*adddi_1}
     (nil))
(insn 443 442 444 31 (set (reg:SF 0 ax [orig:152 D.5606 ] [152])
        (mem:SF (reg/f:DI 0 ax [orig:151 D.5603 ] [151]) [0 *_92+0 S4 A32])) 4t_cv.cpp:309 129 {*movsf_internal}
     (nil))
(insn 444 443 445 31 (set (mem:SF (reg/f:DI 1 dx [orig:147 D.5603 ] [147]) [0 *_88+0 S4 A32])
        (reg:SF 0 ax [orig:152 D.5606 ] [152])) 4t_cv.cpp:309 129 {*movsf_internal}
     (nil))
(insn 445 444 446 31 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:307 220 {*addsi_1}
     (nil))
;;  succ:       32 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU,DFS_BACK)
;;              30 [100.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 446 445 447 32 20 "" [1 uses])
(note 447 446 448 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 448 447 449 32 (set (reg:SI 0 ax [348])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
(insn 449 448 704 32 (set (reg:DI 0 ax [orig:139 D.5595 ] [139])
        (sign_extend:DI (reg:SI 0 ax [348]))) 4t_cv.cpp:307 142 {*extendsidi2_rex64}
     (nil))
(insn 704 449 451 32 (set (reg:DI 1 dx [orig:140 D.5595 ] [140])
        (mult:DI (reg:DI 0 ax [orig:139 D.5595 ] [139])
            (const_int 8 [0x8]))) 4t_cv.cpp:307 214 {*leadi}
     (nil))
(insn 451 704 452 32 (set (reg/f:DI 0 ax [349])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:307 89 {*movdi_internal}
     (nil))
(insn 452 451 453 32 (parallel [
            (set (reg/f:DI 0 ax [orig:141 D.5596 ] [141])
                (plus:DI (reg/f:DI 0 ax [349])
                    (reg:DI 1 dx [orig:140 D.5595 ] [140])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:307 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:140 D.5595 ] [140]))
        (nil)))
(insn 453 452 454 32 (set (reg/f:DI 0 ax [orig:142 D.5601 ] [142])
        (mem/f:DI (reg/f:DI 0 ax [orig:141 D.5596 ] [141]) [0 *_82+0 S8 A64])) 4t_cv.cpp:307 89 {*movdi_internal}
     (nil))
(insn 454 453 456 32 (set (reg:SI 0 ax [orig:143 D.5593 ] [143])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:142 D.5601 ] [142])
                (const_int 8 [0x8])) [0 _83->np.number+0 S4 A32])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
(insn 456 454 457 32 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:143 D.5593 ] [143])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32]))) 4t_cv.cpp:307 7 {*cmpsi_1}
     (nil))
(jump_insn 457 456 458 32 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 455)
            (pc))) 4t_cv.cpp:307 596 {*jcc_1}
     (nil)
 -> 455)
;;  succ:       31
;;              33 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;;              29
;;              26 [100.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 458 457 459 33 18 "" [2 uses])
(note 459 458 460 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 460 459 461 33 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:289 220 {*addsi_1}
     (nil))
;;  succ:       34 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU,DFS_BACK)
;;              21 [100.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 461 460 462 34 14 "" [1 uses])
(note 462 461 463 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 463 462 464 34 (set (reg:SI 0 ax [orig:102 D.5593 ] [102])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:289 90 {*movsi_internal}
     (nil))
(insn 464 463 466 34 (parallel [
            (set (reg:SI 0 ax [orig:103 D.5593 ] [103])
                (plus:SI (reg:SI 0 ax [orig:102 D.5593 ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:289 220 {*addsi_1}
     (nil))
(insn 466 464 467 34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:103 D.5593 ] [103])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:289 7 {*cmpsi_1}
     (nil))
(jump_insn 467 466 468 34 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 465)
            (pc))) 4t_cv.cpp:289 596 {*jcc_1}
     (nil)
 -> 465)
;;  succ:       22
;;              35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 468 467 469 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 469 468 470 35 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x2b3c1021a850 *.LC19>)) 4t_cv.cpp:320 89 {*movdi_internal}
     (nil))
(call_insn 470 469 699 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:320 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 699 470 700 35 (set (reg:DI 5 di [350])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2736 [0xfffffffffffff550]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 700 699 701 35 (set (reg:DI 2 cx [351])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2752 [0xfffffffffffff540]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 701 700 702 35 (set (reg:DI 1 dx [352])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 702 701 703 35 (set (reg:DI 4 si [353])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 703 702 476 35 (set (reg:DI 0 ax [354])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 476 703 480 35 (set (reg:DI 37 r8)
        (reg:DI 5 di [350])) 4t_cv.cpp:321 89 {*movdi_internal}
     (nil))
(insn 480 476 481 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [354])) 4t_cv.cpp:321 89 {*movdi_internal}
     (nil))
(call_insn 481 480 482 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_") [flags 0x41]  <function_decl 0x2b3c101b4a00 pre_process>) [0 pre_process S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:321 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 482 481 483 35 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x2b3c1021a8e8 *.LC20>)) 4t_cv.cpp:324 89 {*movdi_internal}
     (nil))
(call_insn 483 482 484 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:324 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 484 483 663 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:325 90 {*movsi_internal}
     (nil))
(jump_insn 663 484 664 35 (set (pc)
        (label_ref 535)) 4t_cv.cpp:325 636 {jump}
     (nil)
 -> 535)
;;  succ:       38 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 664 663 539)
;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 539 664 487 36 24 "" [1 uses])
(note 487 539 692 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 692 487 489 36 (set (reg:DI 2 cx [355])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:327 214 {*leadi}
     (nil))
(insn 489 692 490 36 (set (reg:SI 0 ax [357])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 490 489 491 36 (set (reg:DI 1 dx [356])
        (sign_extend:DI (reg:SI 0 ax [357]))) 4t_cv.cpp:327 142 {*extendsidi2_rex64}
     (nil))
(insn 491 490 492 36 (set (reg:DI 0 ax [358])
        (reg:DI 1 dx [356])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(insn 492 491 493 36 (parallel [
            (set (reg:DI 0 ax [358])
                (ashift:DI (reg:DI 0 ax [358])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 497 {*ashldi3_1}
     (nil))
(insn 493 492 494 36 (parallel [
            (set (reg:DI 0 ax [358])
                (plus:DI (reg:DI 0 ax [358])
                    (reg:DI 1 dx [356])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 221 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [356])
            (const_int 9 [0x9]))
        (nil)))
(insn 494 493 693 36 (parallel [
            (set (reg:DI 0 ax [359])
                (ashift:DI (reg:DI 0 ax [358])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 497 {*ashldi3_1}
     (nil))
(insn 693 494 694 36 (set (reg/f:DI 4 si [orig:155 D.5607 ] [155])
        (plus:DI (reg:DI 2 cx [355])
            (reg:DI 0 ax [358]))) 4t_cv.cpp:327 214 {*leadi}
     (nil))
(insn 694 693 498 36 (set (reg:DI 1 dx [360])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:327 214 {*leadi}
     (nil))
(insn 498 694 499 36 (set (reg:SI 0 ax [362])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 499 498 500 36 (set (reg:DI 0 ax [361])
        (sign_extend:DI (reg:SI 0 ax [362]))) 4t_cv.cpp:327 142 {*extendsidi2_rex64}
     (nil))
(insn 500 499 695 36 (parallel [
            (set (reg:DI 0 ax [363])
                (mult:DI (reg:DI 0 ax [361])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 307 {*muldi3_1}
     (nil))
(insn 695 500 502 36 (set (reg/f:DI 38 r9 [orig:156 D.5608 ] [156])
        (plus:DI (reg:DI 1 dx [360])
            (reg:DI 0 ax [363]))) 4t_cv.cpp:327 214 {*leadi}
     (nil))
(insn 502 695 503 36 (set (reg:SI 0 ax [364])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 503 502 696 36 (set (reg:DI 0 ax [orig:157 D.5595 ] [157])
        (sign_extend:DI (reg:SI 0 ax [364]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 696 503 505 36 (set (reg:DI 1 dx [orig:158 D.5595 ] [158])
        (mult:DI (reg:DI 0 ax [orig:157 D.5595 ] [157])
            (const_int 8 [0x8]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 505 696 506 36 (set (reg/f:DI 0 ax [365])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 506 505 507 36 (parallel [
            (set (reg/f:DI 0 ax [orig:159 D.5598 ] [159])
                (plus:DI (reg/f:DI 0 ax [365])
                    (reg:DI 1 dx [orig:158 D.5595 ] [158])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2792 [0xfffffffffffff518])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:158 D.5595 ] [158]))
        (nil)))
(insn 507 506 508 36 (set (reg/f:DI 2 cx [orig:160 D.5609 ] [160])
        (mem/f:DI (reg/f:DI 0 ax [orig:159 D.5598 ] [159]) [0 *_103+0 S8 A64])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(insn 508 507 509 36 (set (reg:SI 0 ax [366])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 509 508 697 36 (set (reg:DI 0 ax [orig:161 D.5595 ] [161])
        (sign_extend:DI (reg:SI 0 ax [366]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 697 509 511 36 (set (reg:DI 1 dx [orig:162 D.5595 ] [162])
        (mult:DI (reg:DI 0 ax [orig:161 D.5595 ] [161])
            (const_int 8 [0x8]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 511 697 512 36 (set (reg/f:DI 0 ax [367])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 512 511 513 36 (parallel [
            (set (reg/f:DI 0 ax [orig:163 D.5596 ] [163])
                (plus:DI (reg/f:DI 0 ax [367])
                    (reg:DI 1 dx [orig:162 D.5595 ] [162])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 221 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:162 D.5595 ] [162]))
        (nil)))
(insn 513 512 514 36 (set (reg/f:DI 1 dx [orig:164 D.5601 ] [164])
        (mem/f:DI (reg/f:DI 0 ax [orig:163 D.5596 ] [163]) [0 *_107+0 S8 A64])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(insn 514 513 515 36 (set (reg:SI 0 ax [369])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 515 514 516 36 (set (reg:DI 0 ax [368])
        (sign_extend:DI (reg:SI 0 ax [369]))) 4t_cv.cpp:327 142 {*extendsidi2_rex64}
     (nil))
(insn 516 515 698 36 (set (reg/f:DI 0 ax [orig:165 D.5603 ] [165])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [368])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(insn 698 516 518 36 (set (reg:DI 5 di [370])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:327 214 {*leadi}
     (nil))
(insn 518 698 519 36 (set (reg:SI 37 r8 [372])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 519 518 520 36 (set (reg:DI 37 r8 [371])
        (sign_extend:DI (reg:SI 37 r8 [372]))) 4t_cv.cpp:327 142 {*extendsidi2_rex64}
     (nil))
(insn 520 519 521 36 (parallel [
            (set (reg:DI 37 r8 [373])
                (plus:DI (reg:DI 37 r8 [371])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 221 {*adddi_1}
     (nil))
(insn 521 520 522 36 (parallel [
            (set (reg:DI 37 r8 [374])
                (ashift:DI (reg:DI 37 r8 [373])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 497 {*ashldi3_1}
     (nil))
(insn 522 521 523 36 (parallel [
            (set (reg/f:DI 5 di [orig:166 D.5600 ] [166])
                (plus:DI (reg:DI 5 di [370])
                    (reg:DI 37 r8 [374])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 221 {*adddi_1}
     (nil))
(insn 523 522 524 36 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 221 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 524 523 526 36 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg/f:DI 4 si [orig:155 D.5607 ] [155])) 4t_cv.cpp:327 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 526 524 529 36 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 529 526 531 36 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:165 D.5603 ] [165])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(call_insn 531 529 532 36 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x2b3c101b4800 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 16 [0x10])) 4t_cv.cpp:327 642 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 532 531 534 36 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 221 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 534 532 535 36 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:325 220 {*addsi_1}
     (nil))
;;  succ:       38 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU,DFS_BACK)
;;              35 [100.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 535 534 536 38 23 "" [1 uses])
(note 536 535 537 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 38 (set (reg:SI 0 ax [orig:153 D.5593 ] [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:325 90 {*movsi_internal}
     (nil))
(insn 538 537 540 38 (parallel [
            (set (reg:SI 0 ax [orig:154 D.5593 ] [154])
                (plus:SI (reg:SI 0 ax [orig:153 D.5593 ] [153])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:325 220 {*addsi_1}
     (nil))
(insn 540 538 541 38 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:154 D.5593 ] [154])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:325 7 {*cmpsi_1}
     (nil))
(jump_insn 541 540 542 38 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 539)
            (pc))) 4t_cv.cpp:325 596 {*jcc_1}
     (nil)
 -> 539)
;;  succ:       36
;;              39 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 542 541 543 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 543 542 544 39 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2b3c1021a980 *.LC21>)) 4t_cv.cpp:331 89 {*movdi_internal}
     (nil))
(call_insn 544 543 690 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:331 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 690 544 546 39 (set (reg:DI 0 ax [375])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:332 214 {*leadi}
     (nil))
(insn 546 690 547 39 (parallel [
            (set (reg:DI 0 ax [376])
                (plus:DI (reg:DI 0 ax [375])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:332 221 {*adddi_1}
     (nil))
(insn 547 546 548 39 (set (reg:DI 4 si)
        (reg:DI 0 ax [376])) 4t_cv.cpp:332 89 {*movdi_internal}
     (nil))
(insn 548 547 549 39 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2b3c1021aa18 *.LC22>)) 4t_cv.cpp:332 89 {*movdi_internal}
     (nil))
(insn 549 548 550 39 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:332 93 {*movqi_internal}
     (nil))
(call_insn 550 549 691 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x2b3c0fee0e00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:332 649 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 691 550 552 39 (set (reg:DI 0 ax [377])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:333 214 {*leadi}
     (nil))
(insn 552 691 553 39 (parallel [
            (set (reg:DI 0 ax [378])
                (plus:DI (reg:DI 0 ax [377])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:333 221 {*adddi_1}
     (nil))
(insn 553 552 554 39 (set (reg:DI 4 si)
        (reg:DI 0 ax [378])) 4t_cv.cpp:333 89 {*movdi_internal}
     (nil))
(insn 554 553 555 39 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2b3c1021aab0 *.LC23>)) 4t_cv.cpp:333 89 {*movdi_internal}
     (nil))
(insn 555 554 556 39 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:333 93 {*movqi_internal}
     (nil))
(call_insn 556 555 557 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x2b3c0fee0e00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:333 649 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 557 556 558 39 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x2b3c1021ab48 *.LC24>)) 4t_cv.cpp:334 89 {*movdi_internal}
     (nil))
(call_insn 558 557 559 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b3c0fee3900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:334 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 559 558 665 39 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:336 90 {*movsi_internal}
     (nil))
(jump_insn 665 559 666 39 (set (pc)
        (label_ref 577)) 4t_cv.cpp:336 636 {jump}
     (nil)
 -> 577)
;;  succ:       43 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 666 665 581)
;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 581 666 562 40 27 "" [1 uses])
(note 562 581 563 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 564 40 (set (reg:SI 0 ax [380])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:337 90 {*movsi_internal}
     (nil))
(insn 564 563 565 40 (set (reg:DI 0 ax [379])
        (sign_extend:DI (reg:SI 0 ax [380]))) 4t_cv.cpp:337 142 {*extendsidi2_rex64}
     (nil))
(insn 565 564 566 40 (set (reg/f:DI 0 ax [orig:169 D.5610 ] [169])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [379])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2768 [0xfffffffffffff530])) [0 in_file S8 A64])) 4t_cv.cpp:337 89 {*movdi_internal}
     (nil))
(insn 566 565 567 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:169 D.5610 ] [169])
            (const_int 0 [0]))) 4t_cv.cpp:337 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 567 566 568 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 574)
            (pc))) 4t_cv.cpp:337 596 {*jcc_1}
     (nil)
 -> 574)
;;  succ:       41 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 568 567 569 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 569 568 570 41 (set (reg:SI 0 ax [382])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:338 90 {*movsi_internal}
     (nil))
(insn 570 569 571 41 (set (reg:DI 0 ax [381])
        (sign_extend:DI (reg:SI 0 ax [382]))) 4t_cv.cpp:338 142 {*extendsidi2_rex64}
     (nil))
(insn 571 570 572 41 (set (reg/f:DI 0 ax [orig:170 D.5610 ] [170])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [381])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2768 [0xfffffffffffff530])) [0 in_file S8 A64])) 4t_cv.cpp:338 89 {*movdi_internal}
     (nil))
(insn 572 571 573 41 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:170 D.5610 ] [170])) 4t_cv.cpp:338 89 {*movdi_internal}
     (nil))
(call_insn 573 572 574 41 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x2b3c10093900 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:338 649 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40
;;              41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 574 573 575 42 26 "" [1 uses])
(note 575 574 576 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 576 575 577 42 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:336 220 {*addsi_1}
     (nil))
;;  succ:       43 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU,DFS_BACK)
;;              39 [100.0%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 577 576 578 43 25 "" [1 uses])
(note 578 577 579 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 579 578 580 43 (set (reg:SI 0 ax [orig:167 D.5593 ] [167])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:336 90 {*movsi_internal}
     (nil))
(insn 580 579 582 43 (parallel [
            (set (reg:SI 0 ax [orig:168 D.5593 ] [168])
                (plus:SI (reg:SI 0 ax [orig:167 D.5593 ] [167])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:336 220 {*addsi_1}
     (nil))
(insn 582 580 583 43 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:168 D.5593 ] [168])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:336 7 {*cmpsi_1}
     (nil))
(jump_insn 583 582 584 43 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 581)
            (pc))) 4t_cv.cpp:336 596 {*jcc_1}
     (nil)
 -> 581)
;;  succ:       40
;;              44 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 584 583 585 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 585 584 586 44 (set (reg/f:DI 0 ax [orig:171 D.5604 ] [171])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2800 [0xfffffffffffff510])) [0 in_data[0].lo+0 S8 A64])) 4t_cv.cpp:342 89 {*movdi_internal}
     (nil))
(insn 586 585 587 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:171 D.5604 ] [171])) 4t_cv.cpp:342 89 {*movdi_internal}
     (nil))
(call_insn 587 586 588 44 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:342 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 588 587 589 44 (set (reg/f:DI 0 ax [orig:172 D.5604 ] [172])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[0].lo+0 S8 A64])) 4t_cv.cpp:343 89 {*movdi_internal}
     (nil))
(insn 589 588 590 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:172 D.5604 ] [172])) 4t_cv.cpp:343 89 {*movdi_internal}
     (nil))
(call_insn 590 589 591 44 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:343 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 591 590 592 44 (set (reg:SI 0 ax [orig:173 D.5593 ] [173])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:345 90 {*movsi_internal}
     (nil))
(insn 592 591 593 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:173 D.5593 ] [173])
            (const_int 1 [0x1]))) 4t_cv.cpp:345 7 {*cmpsi_1}
     (nil))
(jump_insn 593 592 594 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 601)
            (pc))) 4t_cv.cpp:345 596 {*jcc_1}
     (nil)
 -> 601)
;;  succ:       45 (FALLTHRU)
;;              46
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 594 593 595 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 595 594 596 45 (set (reg/f:DI 0 ax [orig:174 D.5604 ] [174])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2792 [0xfffffffffffff518])) [0 in_data[1].lo+0 S8 A64])) 4t_cv.cpp:346 89 {*movdi_internal}
     (nil))
(insn 596 595 597 45 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:174 D.5604 ] [174])) 4t_cv.cpp:346 89 {*movdi_internal}
     (nil))
(call_insn 597 596 598 45 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:346 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 598 597 599 45 (set (reg/f:DI 0 ax [orig:175 D.5604 ] [175])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2776 [0xfffffffffffff528])) [0 switch_data[1].lo+0 S8 A64])) 4t_cv.cpp:347 89 {*movdi_internal}
     (nil))
(insn 599 598 600 45 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:175 D.5604 ] [175])) 4t_cv.cpp:347 89 {*movdi_internal}
     (nil))
(call_insn 600 599 601 45 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:347 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       46 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44
;;              45 (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 601 600 602 46 28 "" [1 uses])
(note 602 601 603 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 603 602 604 46 (set (reg/f:DI 0 ax [orig:176 D.5603 ] [176])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2752 [0xfffffffffffff540])) [0 out_data+0 S8 A64])) 4t_cv.cpp:352 89 {*movdi_internal}
     (nil))
(insn 604 603 605 46 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:176 D.5603 ] [176])) 4t_cv.cpp:352 89 {*movdi_internal}
     (nil))
(call_insn 605 604 606 46 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:352 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 606 605 607 46 (set (reg/f:DI 0 ax [orig:177 D.5603 ] [177])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2736 [0xfffffffffffff550])) [0 scratch_data+0 S8 A64])) 4t_cv.cpp:353 89 {*movdi_internal}
     (nil))
(insn 607 606 608 46 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:177 D.5603 ] [177])) 4t_cv.cpp:353 89 {*movdi_internal}
     (nil))
(call_insn 608 607 609 46 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:353 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 609 608 610 46 (set (reg:SI 0 ax [orig:178 D.5593 ] [178])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:355 90 {*movsi_internal}
     (nil))
(insn 610 609 611 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:178 D.5593 ] [178])
            (const_int 1 [0x1]))) 4t_cv.cpp:355 7 {*cmpsi_1}
     (nil))
(jump_insn 611 610 612 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 619)
            (pc))) 4t_cv.cpp:355 596 {*jcc_1}
     (nil)
 -> 619)
;;  succ:       47 (FALLTHRU)
;;              48
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 612 611 613 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 613 612 614 47 (set (reg/f:DI 0 ax [orig:179 D.5603 ] [179])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2744 [0xfffffffffffff548])) [0 out_data+8 S8 A64])) 4t_cv.cpp:358 89 {*movdi_internal}
     (nil))
(insn 614 613 615 47 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:179 D.5603 ] [179])) 4t_cv.cpp:358 89 {*movdi_internal}
     (nil))
(call_insn 615 614 616 47 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:358 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 616 615 617 47 (set (reg/f:DI 0 ax [orig:180 D.5603 ] [180])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2728 [0xfffffffffffff558])) [0 scratch_data+8 S8 A64])) 4t_cv.cpp:359 89 {*movdi_internal}
     (nil))
(insn 617 616 618 47 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:180 D.5603 ] [180])) 4t_cv.cpp:359 89 {*movdi_internal}
     (nil))
(call_insn 618 617 619 47 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:359 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       48 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46
;;              47 (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 619 618 620 48 29 "" [1 uses])
(note 620 619 621 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 621 620 622 48 (set (reg:DI 0 ax [383])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:362 89 {*movdi_internal}
     (nil))
(insn 622 621 623 48 (set (reg:DI 5 di)
        (reg:DI 0 ax [383])) 4t_cv.cpp:362 89 {*movdi_internal}
     (nil))
(call_insn 623 622 624 48 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:362 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 624 623 625 48 (set (reg:DI 0 ax [384])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:363 89 {*movdi_internal}
     (nil))
(insn 625 624 626 48 (set (reg:DI 5 di)
        (reg:DI 0 ax [384])) 4t_cv.cpp:363 89 {*movdi_internal}
     (nil))
(call_insn 626 625 627 48 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b3c0ff00000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:363 642 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 627 626 635 48 (set (reg:SI 0 ax [orig:181 D.5593 ] [181])
        (const_int 1 [0x1])) 4t_cv.cpp:365 90 {*movsi_internal}
     (nil))
(insn 635 627 636 48 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -24 [0xffffffffffffffe8])) [0 D.5612+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 2 cx [387]))
        ]) 4t_cv.cpp:367 968 {stack_tls_protect_test_di}
     (nil))
(jump_insn 636 635 642 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 639)
            (pc))) 4t_cv.cpp:367 596 {*jcc_1}
     (nil)
 -> 639)
;;  succ:       50
;;              49 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 642 636 637 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(call_insn 637 642 638 49 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x2b3c10210900 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:367 642 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 638 637 639)
;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 639 638 643 50 31 "" [1 uses])
(note 643 639 640 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 640 643 763 50 (use (reg/i:SI 0 ax)) 4t_cv.cpp:367 -1
     (nil))
(note 763 640 764 50 NOTE_INSN_EPILOGUE_BEG)
(insn 764 763 765 50 (set (reg:DI 3 bx)
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0  S8 A8])) 4t_cv.cpp:367 -1
     (nil))
(insn/f 765 764 766 50 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:367 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 766 765 767 50 (simple_return) 4t_cv.cpp:367 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 767 766 667)
(note 667 767 0 NOTE_INSN_DELETED)

;; Function int IsBigEndian() (_Z11IsBigEndianv, funcdef_no=3, decl_uid=5396, symbol_order=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
scanning new insn with uid = 32.
scanning new insn with uid = 33.
scanning new insn with uid = 34.
scanning new insn with uid = 37.
scanning new insn with uid = 38.
scanning new insn with uid = 39.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


int IsBigEndian()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 17[flags]
;;  ref usage 	r0={5d,4u} r1={1d} r2={1d} r4={1d} r5={1d} r6={3d,8u} r7={3d,8u} r17={1d,1u} r20={1d,1u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 49{27d,22u,0e} in 15{15 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 3 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 3 33 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) 4t_cv.cpp:372 -1
     (nil))
(insn/f 33 32 34 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) 4t_cv.cpp:372 -1
     (nil))
(insn 34 33 35 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) 4t_cv.cpp:372 -1
     (nil))
(note 35 34 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 35 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 31 2 (set (mem/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -2 [0xfffffffffffffffe])) [0 word+0 S2 A16])
        (const_int 17185 [0x4321])) 4t_cv.cpp:373 92 {*movhi_internal}
     (nil))
(insn 31 5 7 2 (set (reg/f:DI 0 ax [orig:84 D.5639 ] [84])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2 [0xfffffffffffffffe]))) 4t_cv.cpp:374 214 {*leadi}
     (nil))
(insn 7 31 8 2 (set (reg:QI 0 ax [orig:85 D.5640 ] [85])
        (mem:QI (reg/f:DI 0 ax [orig:84 D.5639 ] [84]) [0 MEM[(char *)_2]+0 S1 A8])) 4t_cv.cpp:374 93 {*movqi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:85 D.5640 ] [85])
            (const_int 33 [0x21]))) 4t_cv.cpp:374 5 {*cmpqi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) 4t_cv.cpp:374 596 {*jcc_1}
     (nil)
 -> 14)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 28 3 (set (reg:SI 0 ax [orig:83 D.5638 ] [83])
        (const_int 1 [0x1])) 4t_cv.cpp:375 90 {*movsi_internal}
     (nil))
(jump_insn 28 11 29 3 (set (pc)
        (label_ref 19)) 4t_cv.cpp:375 636 {jump}
     (nil)
 -> 19)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 29 28 14)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(code_label 14 29 15 4 33 "" [1 uses])
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 19 4 (set (reg:SI 0 ax [orig:83 D.5638 ] [83])
        (const_int 0 [0])) 4t_cv.cpp:377 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 19 16 20 5 35 "" [1 uses])
(note 20 19 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 20 36 5 (use (reg/i:SI 0 ax)) 4t_cv.cpp:379 -1
     (nil))
(note 36 26 37 5 NOTE_INSN_EPILOGUE_BEG)
(insn 37 36 38 5 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) 4t_cv.cpp:379 -1
     (nil))
(insn/f 38 37 39 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) 4t_cv.cpp:379 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 39 38 40 5 (simple_return) 4t_cv.cpp:379 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 40 39 30)
(note 30 40 0 NOTE_INSN_DELETED)
