==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
WARNING: [HLS 200-40] In file included from Lab_4/core.cpp:1:
Lab_4/core.cpp:16:12: error: call to 'sqrt' is ambiguous
    return hls::sqrt((x2 - x1)*(x2 - x1) + (y2 - y1)*(y2 - y1));
           ^~~~~~~~~
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:779:10: note: candidate function
  double sqrt(double);
         ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:780:9: note: candidate function
  float sqrt(float);
        ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:781:8: note: candidate function
  half sqrt(half);
       ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:784:10: note: candidate function
  int8_t sqrt(int8_t);
         ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:785:11: note: candidate function
  uint8_t sqrt(uint8_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:786:11: note: candidate function
  int16_t sqrt(int16_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:787:12: note: candidate function
  uint16_t sqrt(uint16_t);
           ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:788:11: note: candidate function
  int32_t sqrt(int32_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:789:12: note: candidate function
  uint32_t sqrt(uint32_t);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from Lab_4/core.cpp:1:
Lab_4/core.cpp:16:12: error: call to 'sqrt' is ambiguous
    return hls::sqrt((x2 - x1)*(x2 - x1) + (y2 - y1)*(y2 - y1));
           ^~~~~~~~~
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:779:10: note: candidate function
  double sqrt(double);
         ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:780:9: note: candidate function
  float sqrt(float);
        ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:781:8: note: candidate function
  half sqrt(half);
       ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:784:10: note: candidate function
  int8_t sqrt(int8_t);
         ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:785:11: note: candidate function
  uint8_t sqrt(uint8_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:786:11: note: candidate function
  int16_t sqrt(int16_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:787:12: note: candidate function
  uint16_t sqrt(uint16_t);
           ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:788:11: note: candidate function
  int32_t sqrt(int32_t);
          ^
C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:789:12: note: candidate function
  uint32_t sqrt(uint32_t);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
WARNING: [HLS 200-40] In file included from Lab_4/core.cpp:1:
Lab_4/core.cpp:16:56: error: expected ';' at end of declaration
 float temp = (x2 - x1)*(x2 - x1) + (y2 - y1)*(y2 - y1)
                                                       ^
                                                       ;
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from Lab_4/core.cpp:1:
Lab_4/core.cpp:16:56: error: expected ';' at end of declaration
 float temp = (x2 - x1)*(x2 - x1) + (y2 - y1)*(y2 - y1)
                                                       ^
                                                       ;
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.914 ; gain = 45.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.914 ; gain = 45.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 263.195 ; gain = 207.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 311.578 ; gain = 255.520
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313:19) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400:5) in function 'pow_reduce::pow_generic<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:481:26) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 411.809 ; gain = 355.750
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 444.574 ; gain = 388.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'distPoints_double' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.36 ns)
	'add' operation ('r.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.02 ns)
	'icmp' operation ('tmp_30', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (2.43 ns)
	'select' operation ('tmp_32', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.019 seconds; current allocated memory: 373.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 374.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'distPoints_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 375.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.046 seconds; current allocated memory: 376.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_54s_6ns_54_2_1' to 'distPoints_doublencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_71ns_4ns_75_5_1' to 'distPoints_doubleocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_73ns_6ns_79_5_1' to 'distPoints_doublepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_83ns_6ns_89_5_1' to 'distPoints_doubleqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_92ns_6ns_98_5_1' to 'distPoints_doublercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_87ns_6ns_93_5_1' to 'distPoints_doublesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_82ns_6ns_88_5_1' to 'distPoints_doubletde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_77ns_6ns_83_5_1' to 'distPoints_doubleudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_80ns_12s_90_5_1' to 'distPoints_doublevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_72ns_13s_84_5_1' to 'distPoints_doublewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_43ns_36ns_79_2_1' to 'distPoints_doublexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_49ns_44ns_93_2_1' to 'distPoints_doubleyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mul_50ns_50ns_100_2_1' to 'distPoints_doublezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_mac_muladd_16ns_16s_19s_31_1_1' to 'distPoints_doubleAem' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 10855 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublencg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublepcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublercU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublesc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubletde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublevdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublewdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublexdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublezec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.111 seconds; current allocated memory: 380.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'distPoints_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/x1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/y1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/x2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/y2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'distPoints_double' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'distPoints_doubleBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dsub_64ns_64ns_64_5_full_dsp_1' to 'distPoints_doubleCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dsqrt_64ns_64ns_64_31_1' to 'distPoints_doubleDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'distPoints_double'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 382.269 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublencg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doubleocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublepcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doubleqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublercU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublesc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doubletde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doubleudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublevdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublewdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublexdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doubleyd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'distPoints_doublezec_MulnS_12'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 452.227 ; gain = 396.168
INFO: [SYSC 207-301] Generating SystemC RTL for distPoints_double.
INFO: [VHDL 208-304] Generating VHDL RTL for distPoints_double.
INFO: [VLOG 209-307] Generating Verilog RTL for distPoints_double.
INFO: [HLS 200-112] Total elapsed time: 37.634 seconds; peak allocated memory: 382.269 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.961 ; gain = 45.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.961 ; gain = 45.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 129.219 ; gain = 73.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 148.273 ; gain = 92.266
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_double' (Lab_4/core.cpp:8) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 188.324 ; gain = 132.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 192.391 ; gain = 136.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'distPoints_double' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'distPoints_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.217 seconds; current allocated memory: 138.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 139.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'distPoints_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/x1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/y1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/x2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_double/y2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'distPoints_double' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'distPoints_doublebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dsub_64ns_64ns_64_5_full_dsp_1' to 'distPoints_doublecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dmul_64ns_64ns_64_6_max_dsp_1' to 'distPoints_doubledEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_double_dsqrt_64ns_64ns_64_31_1' to 'distPoints_doubleeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublebkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doublecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubledEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_doubleeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'distPoints_double'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 139.643 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 192.391 ; gain = 136.383
INFO: [SYSC 207-301] Generating SystemC RTL for distPoints_double.
INFO: [VHDL 208-304] Generating VHDL RTL for distPoints_double.
INFO: [VLOG 209-307] Generating Verilog RTL for distPoints_double.
INFO: [HLS 200-112] Total elapsed time: 18.096 seconds; peak allocated memory: 139.643 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.980 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.980 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'distPoints_fix' (Lab_4/core.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 130.746 ; gain = 74.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_fix' (Lab_4/core.cpp:17) automatically.
WARNING: [SYNCHK 200-23] Lab_4/core.cpp:16: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 149.668 ; gain = 93.797
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_fix' (Lab_4/core.cpp:17) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Lab_4/core.cpp:17:12) in function 'distPoints_fix'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 189.930 ; gain = 134.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 193.957 ; gain = 138.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'distPoints_fix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'distPoints_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.927ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', Lab_4/core.cpp:16) (3.36 ns)
	'add' operation ('__Val2__', Lab_4/core.cpp:16) (3.02 ns)
	'sub' operation ('tmp_7', Lab_4/core.cpp:16) (2.63 ns)
	'select' operation ('__Val2__', Lab_4/core.cpp:16) (0.914 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.193 seconds; current allocated memory: 141.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 141.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'distPoints_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/x1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/y1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/x2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/y2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'distPoints_fix' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_uitofp_32ns_32_6_1' to 'distPoints_fix_uibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_fpext_32ns_64_1_1' to 'distPoints_fix_fpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_fsqrt_32ns_32ns_32_12_1' to 'distPoints_fix_fsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_mul_mul_17s_17s_34_1_1' to 'distPoints_fix_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_mac_muladd_17s_17s_34s_34_1_1' to 'distPoints_fix_mafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_fpcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_fsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_mafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_uibkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'distPoints_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 142.531 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 195.309 ; gain = 139.438
INFO: [SYSC 207-301] Generating SystemC RTL for distPoints_fix.
INFO: [VHDL 208-304] Generating VHDL RTL for distPoints_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for distPoints_fix.
INFO: [HLS 200-112] Total elapsed time: 18.202 seconds; peak allocated memory: 142.531 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Lab_4/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.977 ; gain = 46.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.977 ; gain = 46.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'distPoints_fix' (Lab_4/core.cpp:16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 130.613 ; gain = 74.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_fix' (Lab_4/core.cpp:17) automatically.
WARNING: [SYNCHK 200-23] Lab_4/core.cpp:16: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 149.555 ; gain = 93.855
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'distPoints_fix' (Lab_4/core.cpp:17) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Lab_4/core.cpp:17:12) in function 'distPoints_fix'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 189.652 ; gain = 133.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 194.238 ; gain = 138.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'distPoints_fix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'distPoints_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.927ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', Lab_4/core.cpp:16) (3.36 ns)
	'add' operation ('__Val2__', Lab_4/core.cpp:16) (3.02 ns)
	'sub' operation ('tmp_7', Lab_4/core.cpp:16) (2.63 ns)
	'select' operation ('__Val2__', Lab_4/core.cpp:16) (0.914 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.957 seconds; current allocated memory: 141.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 141.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'distPoints_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/x1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/y1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/x2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'distPoints_fix/y2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'distPoints_fix' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_uitofp_32ns_32_6_1' to 'distPoints_fix_uibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_fpext_32ns_64_1_1' to 'distPoints_fix_fpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_fsqrt_32ns_32ns_32_12_1' to 'distPoints_fix_fsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_mul_mul_17s_17s_34_1_1' to 'distPoints_fix_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'distPoints_fix_mac_muladd_17s_17s_34s_34_1_1' to 'distPoints_fix_mafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_fpcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_fsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_mafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'distPoints_fix_uibkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'distPoints_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 142.547 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 195.508 ; gain = 139.809
INFO: [SYSC 207-301] Generating SystemC RTL for distPoints_fix.
INFO: [VHDL 208-304] Generating VHDL RTL for distPoints_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for distPoints_fix.
INFO: [HLS 200-112] Total elapsed time: 19.025 seconds; peak allocated memory: 142.547 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
