0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1586421584,verilog,,C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v,,ALU;BTB;CFGLUT5_HD10;CFGLUT5_HD11;CFGLUT5_HD12;CFGLUT5_HD13;CFGLUT5_HD14;CFGLUT5_HD15;CFGLUT5_HD16;CFGLUT5_HD17;CFGLUT5_HD18;CFGLUT5_HD19;CFGLUT5_HD20;CFGLUT5_HD21;CFGLUT5_HD22;CFGLUT5_HD23;CFGLUT5_HD24;CFGLUT5_HD25;CFGLUT5_HD26;CFGLUT5_HD27;CFGLUT5_HD28;CFGLUT5_HD29;CFGLUT5_HD30;CFGLUT5_HD31;CFGLUT5_HD32;CFGLUT5_HD33;CFGLUT5_HD34;CFGLUT5_HD35;CFGLUT5_HD36;CFGLUT5_HD37;CFGLUT5_HD38;CFGLUT5_HD39;CFGLUT5_HD40;CFGLUT5_HD41;CFGLUT5_HD42;CFGLUT5_HD43;CFGLUT5_HD44;CFGLUT5_HD45;CFGLUT5_HD46;CFGLUT5_HD47;CFGLUT5_HD48;CFGLUT5_HD49;CFGLUT5_HD50;CFGLUT5_HD51;CFGLUT5_HD52;CFGLUT5_HD53;CFGLUT5_HD54;CFGLUT5_HD55;CFGLUT5_HD56;CFGLUT5_HD57;CFGLUT5_HD58;CFGLUT5_HD59;CFGLUT5_HD6;CFGLUT5_HD60;CFGLUT5_HD61;CFGLUT5_HD62;CFGLUT5_HD63;CFGLUT5_HD64;CFGLUT5_HD65;CFGLUT5_HD66;CFGLUT5_HD67;CFGLUT5_HD68;CFGLUT5_HD69;CFGLUT5_HD7;CFGLUT5_HD70;CFGLUT5_HD71;CFGLUT5_HD72;CFGLUT5_HD73;CFGLUT5_HD74;CFGLUT5_HD75;CFGLUT5_HD76;CFGLUT5_HD77;CFGLUT5_HD78;CFGLUT5_HD79;CFGLUT5_HD8;CFGLUT5_HD80;CFGLUT5_HD81;CFGLUT5_HD82;CFGLUT5_HD83;CFGLUT5_HD84;CFGLUT5_HD9;CFGLUT5_UNIQ_BASE_;EX;Instr_Decode;Instr_Fetch;MEM;PC;PHT;Pipeline;RAM32;RAM32M_HD1;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_UNIQ_BASE_;RAM32__bindec;RAM32__blk_mem_gen_generic_cstr;RAM32__blk_mem_gen_mux;RAM32__blk_mem_gen_prim_width;RAM32__blk_mem_gen_prim_width__parameterized0;RAM32__blk_mem_gen_prim_width__parameterized1;RAM32__blk_mem_gen_prim_width__parameterized10;RAM32__blk_mem_gen_prim_width__parameterized11;RAM32__blk_mem_gen_prim_width__parameterized12;RAM32__blk_mem_gen_prim_width__parameterized13;RAM32__blk_mem_gen_prim_width__parameterized2;RAM32__blk_mem_gen_prim_width__parameterized3;RAM32__blk_mem_gen_prim_width__parameterized4;RAM32__blk_mem_gen_prim_width__parameterized5;RAM32__blk_mem_gen_prim_width__parameterized6;RAM32__blk_mem_gen_prim_width__parameterized7;RAM32__blk_mem_gen_prim_width__parameterized8;RAM32__blk_mem_gen_prim_width__parameterized9;RAM32__blk_mem_gen_prim_wrapper_init;RAM32__blk_mem_gen_prim_wrapper_init__parameterized0;RAM32__blk_mem_gen_prim_wrapper_init__parameterized1;RAM32__blk_mem_gen_prim_wrapper_init__parameterized10;RAM32__blk_mem_gen_prim_wrapper_init__parameterized11;RAM32__blk_mem_gen_prim_wrapper_init__parameterized12;RAM32__blk_mem_gen_prim_wrapper_init__parameterized13;RAM32__blk_mem_gen_prim_wrapper_init__parameterized2;RAM32__blk_mem_gen_prim_wrapper_init__parameterized3;RAM32__blk_mem_gen_prim_wrapper_init__parameterized4;RAM32__blk_mem_gen_prim_wrapper_init__parameterized5;RAM32__blk_mem_gen_prim_wrapper_init__parameterized6;RAM32__blk_mem_gen_prim_wrapper_init__parameterized7;RAM32__blk_mem_gen_prim_wrapper_init__parameterized8;RAM32__blk_mem_gen_prim_wrapper_init__parameterized9;RAM32__blk_mem_gen_top;RAM32__blk_mem_gen_v8_4_4;RAM32__blk_mem_gen_v8_4_4_synth;ROM;ROM_8;ROM_8_dist_mem_gen_v8_0_13;ROM_8_dist_mem_gen_v8_0_13_synth;ROM_8_rom;WB;adder4;clk_x_pntrs;clk_x_pntrs_7;ctrl;dbg_hub;de_ex;dmem;dmem_13;ex_mem;fet_dec;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_10_ila;ila_0_ila_v6_2_10_ila_cap_addrgen;ila_0_ila_v6_2_10_ila_cap_ctrl_legacy;ila_0_ila_v6_2_10_ila_cap_sample_counter;ila_0_ila_v6_2_10_ila_cap_window_counter;ila_0_ila_v6_2_10_ila_core;ila_0_ila_v6_2_10_ila_register;ila_0_ila_v6_2_10_ila_reset_ctrl;ila_0_ila_v6_2_10_ila_trace_memory;ila_0_ila_v6_2_10_ila_trig_match;ila_0_ila_v6_2_10_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_15;ila_0_ltlib_v1_0_0_all_typeA_4;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_10;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_42;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_50;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_16;ila_0_ltlib_v1_0_0_all_typeA_slice_3;ila_0_ltlib_v1_0_0_all_typeA_slice_5;ila_0_ltlib_v1_0_0_all_typeA_slice_8;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_11;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_7;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_43;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_51;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_44;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_52;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_9;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA__parameterized3;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_41;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_49;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_17;ila_0_ltlib_v1_0_0_async_edge_xfer_18;ila_0_ltlib_v1_0_0_async_edge_xfer_19;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_45;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_39;ila_0_ltlib_v1_0_0_cfglut5_46;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_47;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_38;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_0;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match__parameterized3;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_40;ila_0_ltlib_v1_0_0_match_nodelay_48;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_20;ila_0_xsdbs_v1_0_2_reg__parameterized19;ila_0_xsdbs_v1_0_2_reg__parameterized20;ila_0_xsdbs_v1_0_2_reg__parameterized21;ila_0_xsdbs_v1_0_2_reg__parameterized22;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_24;ila_0_xsdbs_v1_0_2_reg_ctl_25;ila_0_xsdbs_v1_0_2_reg_ctl_26;ila_0_xsdbs_v1_0_2_reg_ctl_27;ila_0_xsdbs_v1_0_2_reg_ctl_30;ila_0_xsdbs_v1_0_2_reg_ctl_32;ila_0_xsdbs_v1_0_2_reg_ctl_33;ila_0_xsdbs_v1_0_2_reg_ctl_34;ila_0_xsdbs_v1_0_2_reg_ctl_35;ila_0_xsdbs_v1_0_2_reg_ctl_36;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_28;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_31;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_21;ila_0_xsdbs_v1_0_2_reg_stat_22;ila_0_xsdbs_v1_0_2_reg_stat_23;ila_0_xsdbs_v1_0_2_reg_stat_29;ila_0_xsdbs_v1_0_2_reg_stat_37;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;ins_val;ltlib_v1_0_0_bscan;mem_wb;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;register;reset_blk_ramfifo;reset_blk_ramfifo_8;shifter;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v,1581861019,verilog,,,C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Define.v,testbench,,,,,,,,
C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Define.v,1583999461,verilog,,,,,,,,,,,,
