Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  3 17:30:51 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   43          
DPIR-1     Warning           Asynchronous driver check     20          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (27)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: camera_pixel_clock (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: camera_top/cam/camCapture/pixel_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.126       -0.126                      1                 1822        0.142        0.000                      0                 1822        2.357        0.000                       0                   473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clkin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_1  {0.000 2.857}        5.714           175.000         
  clk_out4_clk_wiz_1  {0.000 5.143}        10.286          97.222          
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out2_clk_wiz_1       28.238        0.000                      0                 1060        0.143        0.000                      0                 1060       19.020        0.000                       0                   324  
  clk_out3_clk_wiz_1       -0.126       -0.126                      1                  186        0.222        0.000                      0                  186        2.357        0.000                       0                    96  
  clk_out4_clk_wiz_1        3.422        0.000                      0                  576        0.142        0.000                      0                  576        4.643        0.000                       0                    39  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_1                      
(none)              clk_out3_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out2_clk_wiz_1  
(none)                                  clk_out3_clk_wiz_1  
(none)                                  clk_out4_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       28.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.238ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.230ns  (logic 4.615ns (41.097%)  route 6.615ns (58.903%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          3.912     8.501    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.625 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           1.637    10.262    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_7
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.490    38.479    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.562    39.041    
                         clock uncertainty           -0.097    38.943    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.500    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 28.238    

Slack (MET) :             28.466ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 4.615ns (42.225%)  route 6.315ns (57.775%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 f  vid_address/P[16]
                         net (fo=21, routed)          1.191     5.780    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X14Y22         LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb/O
                         net (fo=5, routed)           4.058     9.962    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.489    38.478    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.490    38.968    
                         clock uncertainty           -0.097    38.870    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.427    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                 28.466    

Slack (MET) :             28.472ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 4.615ns (42.241%)  route 6.310ns (57.759%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          3.622     8.210    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb/O
                         net (fo=5, routed)           1.623     9.958    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.491    38.480    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.490    38.970    
                         clock uncertainty           -0.097    38.872    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.429    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 28.472    

Slack (MET) :             28.479ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 4.643ns (43.311%)  route 6.077ns (56.689%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 f  vid_address/P[16]
                         net (fo=21, routed)          3.912     8.501    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y19         LUT4 (Prop_lut4_I1_O)        0.152     8.653 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_31_LOPT_REMAP/O
                         net (fo=1, routed)           1.100     9.753    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_18
    RAMB36_X1Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.495    38.484    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.490    38.974    
                         clock uncertainty           -0.097    38.876    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.231    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 28.479    

Slack (MET) :             28.626ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 4.615ns (42.853%)  route 6.154ns (57.147%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          3.622     8.210    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb/O
                         net (fo=5, routed)           1.468     9.802    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.489    38.478    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.490    38.968    
                         clock uncertainty           -0.097    38.870    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.427    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                 28.626    

Slack (MET) :             28.671ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 4.615ns (43.002%)  route 6.117ns (56.998%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          3.905     8.493    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           1.147     9.764    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_9
    RAMB36_X2Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.497    38.486    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.490    38.976    
                         clock uncertainty           -0.097    38.878    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.435    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 28.671    

Slack (MET) :             28.876ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.301ns  (logic 4.639ns (45.034%)  route 5.662ns (54.966%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          1.191     5.780    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X14Y22         LUT2 (Prop_lut2_I0_O)        0.148     5.928 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb/O
                         net (fo=5, routed)           3.406     9.334    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.483    38.472    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.482    38.954    
                         clock uncertainty           -0.097    38.857    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.210    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                 28.876    

Slack (MET) :             29.067ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 4.615ns (44.726%)  route 5.703ns (55.274%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 r  vid_address/P[16]
                         net (fo=21, routed)          3.622     8.210    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb/O
                         net (fo=5, routed)           1.016     9.351    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.479    38.468    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.490    38.958    
                         clock uncertainty           -0.097    38.860    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.417    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.067    

Slack (MET) :             29.112ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.076ns  (logic 4.643ns (46.081%)  route 5.433ns (53.919%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.013     4.589 f  vid_address/P[16]
                         net (fo=21, routed)          3.622     8.210    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.152     8.362 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_33_LOPT_REMAP/O
                         net (fo=1, routed)           0.746     9.108    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_19
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.484    38.473    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.490    38.963    
                         clock uncertainty           -0.097    38.865    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.220    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 29.112    

Slack (MET) :             29.147ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 4.491ns (44.414%)  route 5.621ns (55.586%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.561    -0.968    vga_controller2/clk_out2
    SLICE_X12Y16         FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.490 r  vga_controller2/vc_reg[8]/Q
                         net (fo=7, routed)           1.065     0.576    vid_drawY[8]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.013     4.589 r  vid_address/P[3]
                         net (fo=32, routed)          4.555     9.144    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.483    38.472    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.482    38.954    
                         clock uncertainty           -0.097    38.857    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.291    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 29.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.591    -0.608    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X4Y56          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.348    camera_top/cam/camConfig/SCCB1/Q[5]
    SLICE_X3Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.863    -0.843    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X3Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.274    -0.569    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.078    -0.491    camera_top/cam/camConfig/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.778%)  route 0.229ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.564    -0.635    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X8Y55          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.229    -0.243    camera_top/cam/camConfig/rom1/ADDRARDADDR[5]
    RAMB18_X0Y22         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.875    -0.831    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y22         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.578    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.395    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_controller2/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller2/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.562    -0.637    vga_controller2/clk_out2
    SLICE_X13Y15         FDCE                                         r  vga_controller2/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  vga_controller2/hc_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.386    vga_controller2/Q[1]
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.048    -0.338 r  vga_controller2/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    vga_controller2/hc[4]
    SLICE_X12Y15         FDCE                                         r  vga_controller2/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.830    -0.877    vga_controller2/clk_out2
    SLICE_X12Y15         FDCE                                         r  vga_controller2/hc_reg[4]/C
                         clock pessimism              0.253    -0.624    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.131    -0.493    vga_controller2/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_controller2/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller2/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.562    -0.637    vga_controller2/clk_out2
    SLICE_X13Y15         FDCE                                         r  vga_controller2/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  vga_controller2/hc_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.386    vga_controller2/Q[1]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.341 r  vga_controller2/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    vga_controller2/hc[3]
    SLICE_X12Y15         FDCE                                         r  vga_controller2/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.830    -0.877    vga_controller2/clk_out2
    SLICE_X12Y15         FDCE                                         r  vga_controller2/hc_reg[3]/C
                         clock pessimism              0.253    -0.624    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.120    -0.504    vga_controller2/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.593    -0.606    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X3Y55          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.355    camera_top/cam/camConfig/SCCB1/Q[1]
    SLICE_X3Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.863    -0.843    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X3Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[1]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.071    -0.519    camera_top/cam/camConfig/SCCB1/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.585    -0.614    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y22          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.361    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  vga_to_hdmi/inst/encg/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.316    vga_to_hdmi/inst/encg/dout[3]_i_1__0_n_0
    SLICE_X2Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.854    -0.853    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[3]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.120    -0.480    vga_to_hdmi/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.590    -0.609    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X5Y57          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.373    camera_top/cam/camConfig/SCCB1/latched_address[7]
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.045    -0.328 r  camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.328    camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X7Y57          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.860    -0.846    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X7Y57          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[7]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.092    -0.501    camera_top/cam/camConfig/SCCB1/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_controller2/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller2/vs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.561    -0.638    vga_controller2/clk_out2
    SLICE_X10Y16         FDCE                                         r  vga_controller2/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.474 r  vga_controller2/vc_reg[0]/Q
                         net (fo=13, routed)          0.072    -0.402    vga_controller2/vc_reg[9]_0[0]
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  vga_controller2/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.357    vga_controller2/vs_i_1_n_0
    SLICE_X11Y16         FDCE                                         r  vga_controller2/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.829    -0.878    vga_controller2/clk_out2
    SLICE_X11Y16         FDCE                                         r  vga_controller2/vs_reg/C
                         clock pessimism              0.253    -0.625    
    SLICE_X11Y16         FDCE (Hold_fdce_C_D)         0.092    -0.533    vga_controller2/vs_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.582    -0.617    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.097    -0.379    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.045    -0.334 r  vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.334    vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.850    -0.857    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.091    -0.513    vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.770%)  route 0.224ns (60.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.564    -0.635    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X8Y55          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.487 r  camera_top/cam/camConfig/config_1/rom_addr_reg[4]/Q
                         net (fo=4, routed)           0.224    -0.263    camera_top/cam/camConfig/rom1/ADDRARDADDR[4]
    RAMB18_X0Y22         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.875    -0.831    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y22         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.578    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.448    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.126ns,  Total Violation       -0.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 driver2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 3.471ns (65.293%)  route 1.845ns (34.707%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 4.142 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.542    -0.987    driver2/clk_out3
    SLICE_X54Y72         FDRE                                         r  driver2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.469 f  driver2/count_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.290    driver2/count_reg[0]
    SLICE_X55Y72         LUT1 (Prop_lut1_I0_O)        0.124    -0.166 r  driver2/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.189     0.023    driver2/p_2_out_carry_i_1__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.618 r  driver2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    driver2/p_2_out_carry_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.735 r  driver2/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.735    driver2/p_2_out_carry__0_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.050 r  driver2/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.833     1.883    driver2/p_1_in__0[12]
    SLICE_X54Y83         LUT2 (Prop_lut2_I0_O)        0.307     2.190 r  driver2/p_2_out__61_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000     2.190    driver2/p_2_out__61_carry__2_i_4__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.703 r  driver2/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.703    driver2/p_2_out__61_carry__2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.820 r  driver2/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.820    driver2/p_2_out__61_carry__3_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.937 r  driver2/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.937    driver2/p_2_out__61_carry__4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  driver2/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.054    driver2/p_2_out__61_carry__5_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  driver2/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.171    driver2/p_2_out__61_carry__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.390 r  driver2/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.296     3.686    driver2/p_2_out[32]
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.295     3.981 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.348     4.329    driver2/p_0_in
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.439     4.142    driver2/clk_out3
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.561     4.702    
                         clock uncertainty           -0.071     4.632    
    SLICE_X55Y88         FDRE (Setup_fdre_C_R)       -0.429     4.203    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.203    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 driver1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 3.487ns (68.017%)  route 1.640ns (31.983%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 4.141 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.559    -0.970    driver1/clk_out3
    SLICE_X54Y55         FDRE                                         r  driver1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.452 f  driver1/count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.286    driver1/count_reg[0]
    SLICE_X55Y55         LUT1 (Prop_lut1_I0_O)        0.124    -0.162 r  driver1/p_2_out_carry_i_1/O
                         net (fo=1, routed)           0.189     0.027    driver1/p_2_out_carry_i_1_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.622 r  driver1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     0.622    driver1/p_2_out_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.739 r  driver1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.739    driver1/p_2_out_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.856 r  driver1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.856    driver1/p_2_out_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.973 r  driver1/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.973    driver1/p_2_out_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.090 r  driver1/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.090    driver1/p_2_out_carry__3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.207 r  driver1/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.207    driver1/p_2_out_carry__4_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.324 r  driver1/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.324    driver1/p_2_out_carry__5_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.647 r  driver1/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.624     2.272    driver1/p_1_in[30]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     2.976 r  driver1/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.976    driver1/p_2_out__61_carry__6_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.198 r  driver1/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.315     3.513    driver1/p_2_out[32]
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.299     3.812 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345     4.157    driver1/p_0_in
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.438     4.141    driver1/clk_out3
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.561     4.701    
                         clock uncertainty           -0.071     4.631    
    SLICE_X57Y63         FDRE (Setup_fdre_C_R)       -0.429     4.202    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.202    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.952ns (20.352%)  route 3.726ns (79.648%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     3.690    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y72         FDRE                                         r  driver2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X54Y72         FDRE                                         r  driver2/count_reg[0]/C
                         clock pessimism              0.575     4.705    
                         clock uncertainty           -0.071     4.635    
    SLICE_X54Y72         FDRE (Setup_fdre_C_R)       -0.524     4.111    driver2/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.952ns (20.370%)  route 3.722ns (79.630%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 4.132 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.097     3.686    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y72         FDRE                                         r  driver2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.429     4.132    driver2/clk_out3
    SLICE_X57Y72         FDRE                                         r  driver2/count_reg[4]/C
                         clock pessimism              0.561     4.692    
                         clock uncertainty           -0.071     4.622    
    SLICE_X57Y72         FDRE (Setup_fdre_C_R)       -0.429     4.193    driver2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.952ns (20.399%)  route 3.715ns (79.601%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.091     3.679    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[6]/C
                         clock pessimism              0.561     4.691    
                         clock uncertainty           -0.071     4.621    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429     4.192    driver2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.192    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.952ns (20.399%)  route 3.715ns (79.601%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.091     3.679    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[8]/C
                         clock pessimism              0.561     4.691    
                         clock uncertainty           -0.071     4.621    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429     4.192    driver2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.192    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.952ns (20.352%)  route 3.726ns (79.648%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     3.690    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[1]/C
                         clock pessimism              0.575     4.705    
                         clock uncertainty           -0.071     4.635    
    SLICE_X55Y72         FDRE (Setup_fdre_C_R)       -0.429     4.206    driver2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.206    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.952ns (20.352%)  route 3.726ns (79.648%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     3.690    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[2]/C
                         clock pessimism              0.575     4.705    
                         clock uncertainty           -0.071     4.635    
    SLICE_X55Y72         FDRE (Setup_fdre_C_R)       -0.429     4.206    driver2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.206    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.952ns (20.352%)  route 3.726ns (79.648%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 4.131 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     3.690    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428     4.131    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[3]/C
                         clock pessimism              0.575     4.705    
                         clock uncertainty           -0.071     4.635    
    SLICE_X55Y72         FDRE (Setup_fdre_C_R)       -0.429     4.206    driver2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.206    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 driver2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/A[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.952ns (20.864%)  route 3.611ns (79.136%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 4.130 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X55Y73         FDRE                                         r  driver2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  driver2/count_reg[7]/Q
                         net (fo=4, routed)           1.272     0.741    driver2/count_reg[7]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.865 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.428     1.292    driver2/A[13]_i_7__0_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.416 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.309     1.725    driver2/A[13]_i_5__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.616     2.464    driver2/A[13]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.986     3.575    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y76         FDRE                                         r  driver2/A[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.427     4.130    driver2/clk_out3
    SLICE_X55Y76         FDRE                                         r  driver2/A[2]/C
                         clock pessimism              0.561     4.690    
                         clock uncertainty           -0.071     4.620    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429     4.191    driver2/A[2]
  -------------------------------------------------------------------
                         required time                          4.191    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  0.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 driver1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/A[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.686%)  route 0.120ns (32.314%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver1/clk_out3
    SLICE_X53Y61         FDRE                                         r  driver1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  driver1/count_reg[22]/Q
                         net (fo=3, routed)           0.120    -0.376    driver1/count_reg[22]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.265 r  driver1/A[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.265    driver1/A_0[4]
    SLICE_X52Y60         FDRE                                         r  driver1/A[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y60         FDRE                                         r  driver1/A[4]/C
                         clock pessimism              0.253    -0.621    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.134    -0.487    driver1/A[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/A[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.550%)  route 0.132ns (34.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver1/clk_out3
    SLICE_X53Y62         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  driver1/count_reg[26]/Q
                         net (fo=4, routed)           0.132    -0.365    driver1/count_reg[26]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.254 r  driver1/A[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.254    driver1/A_0[8]
    SLICE_X52Y61         FDRE                                         r  driver1/A[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[8]/C
                         clock pessimism              0.253    -0.621    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.134    -0.487    driver1/A[8]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/A[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.539%)  route 0.133ns (34.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  driver1/count_reg[30]/Q
                         net (fo=3, routed)           0.133    -0.366    driver1/count_reg[30]
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.255 r  driver1/A[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.255    driver1/A_0[12]
    SLICE_X52Y62         FDRE                                         r  driver1/A[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.830    -0.876    driver1/clk_out3
    SLICE_X52Y62         FDRE                                         r  driver1/A[12]/C
                         clock pessimism              0.253    -0.623    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.134    -0.489    driver1/A[12]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.556    -0.643    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  driver2/count_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.382    driver2/count_reg[19]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.274 r  driver2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.274    driver2/count_reg[16]_i_1__0_n_4
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.824    -0.882    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[19]/C
                         clock pessimism              0.239    -0.643    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.105    -0.538    driver2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 driver2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.557    -0.642    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  driver2/count_reg[20]/Q
                         net (fo=3, routed)           0.117    -0.384    driver2/count_reg[20]
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.269 r  driver2/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.269    driver2/count_reg[20]_i_1__0_n_7
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.825    -0.881    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[20]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.105    -0.537    driver2/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver2/clk_out3
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver2/count_reg[26]/Q
                         net (fo=3, routed)           0.122    -0.379    driver2/count_reg[26]
    SLICE_X53Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.268 r  driver2/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.268    driver2/count_reg[24]_i_1__0_n_5
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[26]/C
                         clock pessimism              0.239    -0.641    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.105    -0.536    driver2/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.556    -0.643    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  driver2/count_reg[18]/Q
                         net (fo=3, routed)           0.122    -0.381    driver2/count_reg[18]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.270 r  driver2/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.270    driver2/count_reg[16]_i_1__0_n_5
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.824    -0.882    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[18]/C
                         clock pessimism              0.239    -0.643    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.105    -0.538    driver2/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 driver2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.061%)  route 0.128ns (33.939%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver2/clk_out3
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver2/count_reg[27]/Q
                         net (fo=3, routed)           0.128    -0.372    driver2/count_reg[27]
    SLICE_X53Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.264 r  driver2/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    driver2/count_reg[24]_i_1__0_n_4
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X53Y82         FDRE                                         r  driver2/count_reg[27]/C
                         clock pessimism              0.239    -0.641    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.105    -0.536    driver2/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 driver2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.557    -0.642    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  driver2/count_reg[23]/Q
                         net (fo=3, routed)           0.129    -0.372    driver2/count_reg[23]
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.264 r  driver2/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    driver2/count_reg[20]_i_1__0_n_4
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.825    -0.881    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[23]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.105    -0.537    driver2/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 driver1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/A[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.251ns (58.483%)  route 0.178ns (41.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver1/clk_out3
    SLICE_X53Y62         FDRE                                         r  driver1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  driver1/count_reg[27]/Q
                         net (fo=3, routed)           0.178    -0.319    driver1/count_reg[27]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  driver1/A[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    driver1/A_0[9]
    SLICE_X52Y61         FDRE                                         r  driver1/A[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[9]/C
                         clock pessimism              0.253    -0.621    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.134    -0.487    driver1/A[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y2    clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.714       4.465      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X55Y59     driver1/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X52Y61     driver1/A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X52Y62     driver1/A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X52Y62     driver1/A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X52Y62     driver1/A[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X52Y59     driver1/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X57Y59     driver1/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X55Y60     driver1/A[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.714       207.646    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y59     driver1/A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y59     driver1/A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y61     driver1/A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y61     driver1/A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y59     driver1/A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y59     driver1/A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y61     driver1/A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y61     driver1/A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y62     driver1/A[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.584ns (9.765%)  route 5.397ns (90.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.765 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    -0.441 f  camera_top/frame/inAddress_reg/P[17]
                         net (fo=4, routed)           0.803     0.362    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.150     0.512 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena/O
                         net (fo=8, routed)           4.594     5.106    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.491     8.765    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.490     9.256    
                         clock uncertainty           -0.077     9.178    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     8.527    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.588ns (10.432%)  route 5.049ns (89.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.758 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[17]
                         net (fo=4, routed)           1.217     0.776    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.154     0.930 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=8, routed)           3.831     4.762    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.484     8.758    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.490     9.249    
                         clock uncertainty           -0.077     9.171    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.525    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.584ns (10.376%)  route 5.044ns (89.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.760 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    -0.441 f  camera_top/frame/inAddress_reg/P[17]
                         net (fo=4, routed)           0.803     0.362    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.150     0.512 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena/O
                         net (fo=8, routed)           4.241     4.753    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.486     8.760    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.490     9.251    
                         clock uncertainty           -0.077     9.173    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     8.522    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.434ns (7.624%)  route 5.259ns (92.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.771 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          5.259     4.818    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.497     8.771    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.490     9.262    
                         clock uncertainty           -0.077     9.184    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.669    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.588ns (11.368%)  route 4.584ns (88.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.755 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[17]
                         net (fo=4, routed)           1.217     0.776    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.154     0.930 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=8, routed)           3.367     4.297    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.481     8.755    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.490     9.246    
                         clock uncertainty           -0.077     9.168    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.522    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.434ns (8.288%)  route 4.803ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[3]
                         net (fo=32, routed)          4.803     4.362    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 camera_top/frame/inputPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.518ns (10.052%)  route 4.635ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.755 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.556    -0.973    camera_top/frame/clk_out4
    SLICE_X10Y29         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  camera_top/frame/inputPixel_reg[0]/Q
                         net (fo=8, routed)           4.635     4.181    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.481     8.755    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.490     9.246    
                         clock uncertainty           -0.077     9.168    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     8.431    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.434ns (8.241%)  route 4.833ns (91.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.770 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          4.833     4.392    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.496     8.770    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.490     9.261    
                         clock uncertainty           -0.077     9.183    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.668    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.434ns (8.357%)  route 4.759ns (91.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[7]
                         net (fo=32, routed)          4.759     4.318    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.434ns (8.377%)  route 4.747ns (91.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.654    -0.875    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.441 r  camera_top/frame/inAddress_reg/P[6]
                         net (fo=32, routed)          4.747     4.306    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.259%)  route 0.361ns (68.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.558    -0.641    camera_top/frame/clk_out4
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  camera_top/frame/inputPixel_reg[2]/Q
                         net (fo=8, routed)           0.361    -0.117    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.259    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.517%)  route 0.356ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.558    -0.641    camera_top/frame/clk_out4
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  camera_top/frame/inputPixel_reg[2]/Q
                         net (fo=8, routed)           0.356    -0.121    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.866    -0.840    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.567    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.271    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.126ns (29.946%)  route 0.295ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[1]
                         net (fo=32, routed)          0.295    -0.127    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.816%)  route 0.297ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[10]
                         net (fo=32, routed)          0.297    -0.125    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.805%)  route 0.297ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[4]
                         net (fo=32, routed)          0.297    -0.125    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.805%)  route 0.297ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[2]
                         net (fo=32, routed)          0.297    -0.125    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.717%)  route 0.298ns (70.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          0.298    -0.124    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.126ns (28.662%)  route 0.314ns (71.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          0.314    -0.108    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.380    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.126ns (28.544%)  route 0.315ns (71.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[12]
                         net (fo=32, routed)          0.315    -0.106    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.869    -0.837    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.564    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.381    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.404%)  route 0.334ns (72.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.651    -0.548    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.422 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          0.334    -0.088    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.376    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_1
Waveform(ns):       { 0.000 5.143 }
Period(ns):         10.286
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y2      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y3      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y8      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y9      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.286      203.074    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y29     camera_top/frame/inputPixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y29     camera_top/frame/inputPixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X11Y30     camera_top/frame/inputPixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X11Y30     camera_top/frame/inputPixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y29     camera_top/frame/inputPixel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y29     camera_top/frame/inputPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X11Y30     camera_top/frame/inputPixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X11Y30     camera_top/frame/inputPixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X10Y30     camera_top/frame/inputPixel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 1.566ns (24.175%)  route 4.911ns (75.825%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.537     6.477    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 1.566ns (24.555%)  route 4.811ns (75.445%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.388     4.830    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT4 (Prop_lut4_I3_O)        0.124     4.954 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_2/O
                         net (fo=7, routed)           1.423     6.377    camera_top/cam/camCapture/firstHalfPixel_0
    SLICE_X6Y30          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 1.566ns (25.060%)  route 4.683ns (74.940%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.309     6.249    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.236ns  (logic 1.566ns (25.110%)  route 4.670ns (74.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.388     4.830    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT4 (Prop_lut4_I3_O)        0.124     4.954 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_2/O
                         net (fo=7, routed)           1.282     6.236    camera_top/cam/camCapture/firstHalfPixel_0
    SLICE_X6Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.236ns  (logic 1.566ns (25.110%)  route 4.670ns (74.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.388     4.830    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT4 (Prop_lut4_I3_O)        0.124     4.954 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_2/O
                         net (fo=7, routed)           1.282     6.236    camera_top/cam/camCapture/firstHalfPixel_0
    SLICE_X6Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 1.566ns (25.311%)  route 4.621ns (74.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.247     6.187    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 1.566ns (25.311%)  route 4.621ns (74.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.247     6.187    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 1.566ns (25.311%)  route 4.621ns (74.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.247     6.187    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.566ns (25.642%)  route 4.541ns (74.358%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.167     6.107    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.566ns (25.642%)  route 4.541ns (74.358%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.374     4.816    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.167     6.107    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    camera_top/cam/camCapture/firstHalfPixel[4]
    SLICE_X9Y29          FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    camera_top/cam/camCapture/firstHalfPixel[6]
    SLICE_X9Y29          FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.134     0.275    camera_top/cam/camCapture/out[5]
    SLICE_X10Y10         LUT4 (Prop_lut4_I1_O)        0.045     0.320 r  camera_top/cam/camCapture/hIdx[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    camera_top/cam/camCapture/p_0_in__1[7]
    SLICE_X10Y10         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.134     0.275    camera_top/cam/camCapture/out[5]
    SLICE_X10Y10         LUT5 (Prop_lut5_I3_O)        0.048     0.323 r  camera_top/cam/camCapture/hIdx[8]_i_1/O
                         net (fo=1, routed)           0.000     0.323    camera_top/cam/camCapture/p_0_in__1[8]
    SLICE_X10Y10         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.138     0.279    camera_top/cam/camCapture/out[5]
    SLICE_X10Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.324 r  camera_top/cam/camCapture/hIdx[6]_i_1/O
                         net (fo=1, routed)           0.000     0.324    camera_top/cam/camCapture/p_0_in__1[6]
    SLICE_X10Y10         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/Q
                         net (fo=1, routed)           0.170     0.334    camera_top/cam/camCapture/firstHalfPixel[7]
    SLICE_X7Y29          FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/Q
                         net (fo=1, routed)           0.176     0.340    camera_top/cam/camCapture/firstHalfPixel[5]
    SLICE_X9Y30          FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.338%)  route 0.169ns (47.662%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[1]/C
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[1]/Q
                         net (fo=8, routed)           0.169     0.310    camera_top/cam/camCapture/outY[1]
    SLICE_X13Y12         LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  camera_top/cam/camCapture/inAddress1_i_9__0/O
                         net (fo=2, routed)           0.000     0.355    camera_top/cam/camCapture/vIdx_reg[8]_0[2]
    SLICE_X13Y12         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.209%)  route 0.199ns (54.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/Q
                         net (fo=1, routed)           0.199     0.363    camera_top/cam/camCapture/firstHalfPixel[1]
    SLICE_X9Y29          FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.026%)  route 0.179ns (48.974%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[0]/C
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[0]/Q
                         net (fo=9, routed)           0.179     0.320    camera_top/cam/camCapture/outY[0]
    SLICE_X13Y12         LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  camera_top/cam/camCapture/inAddress1_i_8__0/O
                         net (fo=2, routed)           0.000     0.365    camera_top/cam/camCapture/vIdx_reg[8]_0[3]
    SLICE_X13Y12         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.624ns (44.094%)  route 4.595ns (55.906%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    N15                                               0.000    20.000 f  clkin (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    21.440 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.709 f  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.471 f  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         2.929    20.400    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.528    23.928 f  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000    23.928    camera_clock
    H17                                                               f  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 4.048ns (69.546%)  route 1.773ns (30.454%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.626    -0.903    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X2Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518    -0.385 f  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           1.773     1.388    i2c_scl_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     4.918 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     4.918    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 4.030ns (70.638%)  route 1.675ns (29.362%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.624    -0.905    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X2Y59          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.675     1.288    i2c_sda_TRI
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.512     4.800 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     4.800    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.255ns (50.377%)  route 1.236ns (49.623%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.747    -0.451    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.229     0.778 r  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000     0.778    camera_clock
    H17                                                               r  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.988ns (61.983%)  route 0.606ns (38.017%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.592    -0.607    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X2Y59          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.606     0.163    i2c_sda_TRI
    J16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.987 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     0.987    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.988ns (61.338%)  route 0.623ns (38.662%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.593    -0.606    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X2Y56          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           0.623     0.181    i2c_scl_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.005 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     1.005    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 4.403ns (50.512%)  route 4.314ns (49.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.556    -0.973    driver2/clk_out3
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           4.314     3.760    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.984     7.743 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.743    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.414ns (52.610%)  route 3.976ns (47.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.554    -0.975    driver1/clk_out3
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.556 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           3.976     3.420    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.995     7.415 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.415    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.330ns (47.707%)  route 1.458ns (52.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver1/clk_out3
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.509 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           1.458     0.949    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.202     2.151 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.151    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.319ns (45.147%)  route 1.603ns (54.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver2/clk_out3
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.509 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.603     1.093    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.191     2.284 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.284    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.888ns  (logic 1.440ns (14.568%)  route 8.448ns (85.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.788     9.888    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.527    -1.485    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.839ns  (logic 1.440ns (14.640%)  route 8.399ns (85.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.739     9.839    vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.523    -1.489    vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.738ns  (logic 1.440ns (14.792%)  route 8.298ns (85.208%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.638     9.738    vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.523    -1.489    vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.689ns  (logic 1.440ns (14.867%)  route 8.249ns (85.133%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.589     9.689    vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.522    -1.490    vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.581ns  (logic 1.440ns (15.035%)  route 8.140ns (84.965%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.481     9.581    vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.520    -1.492    vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.390ns  (logic 1.440ns (15.340%)  route 7.950ns (84.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.291     9.390    vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.522    -1.490    vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.233ns  (logic 1.440ns (15.601%)  route 7.793ns (84.399%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.133     9.233    vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.520    -1.492    vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.153ns  (logic 1.440ns (15.739%)  route 7.712ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.053     9.153    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y24          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.500    -1.511    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y24          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.153ns  (logic 1.440ns (15.739%)  route 7.712ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.053     9.153    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.500    -1.511    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.143ns  (logic 1.440ns (15.755%)  route 7.703ns (84.245%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          5.659     6.976    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.043     9.143    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         1.502    -1.509    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y23          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.825%)  route 0.888ns (95.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.471     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.856    -0.851    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.825%)  route 0.888ns (95.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.471     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.856    -0.851    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.825%)  route 0.888ns (95.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.471     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.856    -0.851    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.045ns (4.504%)  route 0.954ns (95.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.537     0.999    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.045ns (4.485%)  route 0.958ns (95.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     1.003    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.045ns (4.485%)  route 0.958ns (95.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     1.003    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.045ns (4.485%)  route 0.958ns (95.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     1.003    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.045ns (4.393%)  route 0.979ns (95.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.562     1.024    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y19          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.856    -0.851    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.045ns (4.318%)  route 0.997ns (95.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.580     1.042    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.855    -0.852    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.045ns (4.289%)  route 1.004ns (95.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.417     0.417    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.462 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.587     1.049    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X5Y19          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=323, routed)         0.854    -0.853    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y19          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.807ns  (logic 7.056ns (65.294%)  route 3.751ns (34.706%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.928     3.265    driver1/A[7]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     7.106 r  driver1/p_1_out/P[5]
                         net (fo=1, routed)           1.162     8.268    driver1/p_1_out_n_100
    SLICE_X53Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.392 r  driver1/p_2_out__61_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.392    driver1/p_2_out__61_carry__0_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 r  driver1/p_2_out__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.942    driver1/p_2_out__61_carry__0_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.056 r  driver1/p_2_out__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.056    driver1/p_2_out__61_carry__1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.170 r  driver1/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.170    driver1/p_2_out__61_carry__2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  driver1/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.284    driver1/p_2_out__61_carry__3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  driver1/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.398    driver1/p_2_out__61_carry__4_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  driver1/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.512    driver1/p_2_out__61_carry__5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  driver1/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.626    driver1/p_2_out__61_carry__6_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.848 r  driver1/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.315    10.163    driver1/p_2_out[32]
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.299    10.462 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345    10.807    driver1/p_0_in
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.438    -1.574    driver1/clk_out3
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.782ns  (logic 7.171ns (66.503%)  route 3.612ns (33.497%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.900     3.239    driver2/A[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     7.080 r  driver2/p_1_out/P[1]
                         net (fo=1, routed)           1.068     8.148    driver2/p_1_out_n_104
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.272 r  driver2/p_2_out__61_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.272    driver2/p_2_out__61_carry_i_3__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.805 r  driver2/p_2_out__61_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    driver2/p_2_out__61_carry_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  driver2/p_2_out__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    driver2/p_2_out__61_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  driver2/p_2_out__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.039    driver2/p_2_out__61_carry__1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  driver2/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.156    driver2/p_2_out__61_carry__2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  driver2/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    driver2/p_2_out__61_carry__3_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  driver2/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.390    driver2/p_2_out__61_carry__4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  driver2/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.507    driver2/p_2_out__61_carry__5_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  driver2/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.624    driver2/p_2_out__61_carry__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.843 r  driver2/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.296    10.139    driver2/p_2_out[32]
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.295    10.434 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.348    10.782    driver2/p_0_in
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.439    -1.573    driver2/clk_out3
    SLICE_X55Y88         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.564ns (26.763%)  route 4.281ns (73.237%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     5.846    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y72         FDRE                                         r  driver2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X54Y72         FDRE                                         r  driver2/count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.564ns (26.763%)  route 4.281ns (73.237%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     5.846    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.564ns (26.763%)  route 4.281ns (73.237%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     5.846    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.564ns (26.763%)  route 4.281ns (73.237%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.101     5.846    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X55Y72         FDRE                                         r  driver2/count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.564ns (26.782%)  route 4.277ns (73.218%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.097     5.842    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y72         FDRE                                         r  driver2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.429    -1.583    driver2/clk_out3
    SLICE_X57Y72         FDRE                                         r  driver2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.564ns (26.812%)  route 4.270ns (73.188%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.091     5.835    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.564ns (26.812%)  route 4.270ns (73.188%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.091     5.835    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X57Y73         FDRE                                         r  driver2/count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.564ns (27.299%)  route 4.166ns (72.701%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          2.599     3.916    driver2/reset_rtl_0_IBUF
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.580     4.620    driver2/A[13]_i_4__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.744 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.986     5.731    driver2/A[13]_i_1__0_n_0
    SLICE_X55Y76         FDRE                                         r  driver2/A[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.427    -1.585    driver2/clk_out3
    SLICE_X55Y76         FDRE                                         r  driver2/A[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.439ns (30.550%)  route 0.997ns (69.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.877     1.271    driver1/reset_rtl_0_IBUF
    SLICE_X55Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.316 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.120     1.436    driver1/p_0_in
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X57Y63         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.439ns (26.328%)  route 1.227ns (73.672%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.228     1.666    driver1/A[13]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[28]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.439ns (26.328%)  route 1.227ns (73.672%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.228     1.666    driver1/A[13]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[29]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.439ns (26.328%)  route 1.227ns (73.672%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.228     1.666    driver1/A[13]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[30]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.439ns (26.328%)  route 1.227ns (73.672%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.228     1.666    driver1/A[13]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X53Y63         FDRE                                         r  driver1/count_reg[31]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.439ns (25.920%)  route 1.253ns (74.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.254     1.692    driver1/A[13]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  driver1/A[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.439ns (25.920%)  route 1.253ns (74.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.254     1.692    driver1/A[13]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  driver1/A[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.439ns (25.920%)  route 1.253ns (74.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.254     1.692    driver1/A[13]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  driver1/A[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.439ns (25.920%)  route 1.253ns (74.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.254     1.692    driver1/A[13]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  driver1/A[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X52Y61         FDRE                                         r  driver1/A[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.439ns (25.920%)  route 1.253ns (74.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=27, routed)          0.999     1.393    driver1/reset_rtl_0_IBUF
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.254     1.692    driver1/A[13]_i_1_n_0
    SLICE_X53Y61         FDRE                                         r  driver1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X53Y61         FDRE                                         r  driver1/count_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_1

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 0.897ns (12.476%)  route 6.293ns (87.524%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.676     7.190    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.497    -1.514    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 0.897ns (12.551%)  route 6.250ns (87.449%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.632     7.147    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.496    -1.515    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 0.897ns (12.673%)  route 6.181ns (87.327%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.564     7.078    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482    -1.529    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.700ns (24.204%)  route 5.323ns (75.796%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=6, routed)           3.951     5.279    camera_top/cam/camCapture/sw_i_IBUF[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.403 r  camera_top/cam/camCapture/inputPixel[3]_i_2/O
                         net (fo=4, routed)           0.701     6.104    camera_top/cam/camCapture/inputPixel[3]_i_2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.228 r  camera_top/cam/camCapture/inputPixel[0]_i_2/O
                         net (fo=1, routed)           0.670     6.898    camera_top/cam/camCapture/inputPixel[0]_i_2_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  camera_top/cam/camCapture/inputPixel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.022    camera_top/frame/D[0]
    SLICE_X10Y29         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.440    -1.571    camera_top/frame/clk_out4
    SLICE_X10Y29         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 0.897ns (13.526%)  route 5.735ns (86.474%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.117     6.632    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.493    -1.518    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.588ns  (logic 0.897ns (13.615%)  route 5.691ns (86.385%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.074     6.588    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.489    -1.522    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 0.897ns (13.639%)  route 5.680ns (86.361%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.062     6.577    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.483    -1.528    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 0.897ns (13.735%)  route 5.634ns (86.265%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.962     1.440    camera_top/cam/camCapture/out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.295     1.735 r  camera_top/cam/camCapture/greyScale_i_2/O
                         net (fo=1, routed)           0.655     2.390    camera_top/cam/camCapture/greyScale_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124     2.514 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.017     6.531    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.495    -1.516    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.242ns  (logic 1.576ns (25.242%)  route 4.667ns (74.758%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=6, routed)           3.951     5.279    camera_top/cam/camCapture/sw_i_IBUF[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.403 r  camera_top/cam/camCapture/inputPixel[3]_i_2/O
                         net (fo=4, routed)           0.715     6.118    camera_top/cam/camCapture/inputPixel[3]_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.242 r  camera_top/cam/camCapture/inputPixel[2]_i_1/O
                         net (fo=1, routed)           0.000     6.242    camera_top/frame/D[2]
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.440    -1.571    camera_top/frame/clk_out4
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.232ns  (logic 1.576ns (25.283%)  route 4.657ns (74.717%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=6, routed)           3.951     5.279    camera_top/cam/camCapture/sw_i_IBUF[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.403 r  camera_top/cam/camCapture/inputPixel[3]_i_2/O
                         net (fo=4, routed)           0.705     6.108    camera_top/cam/camCapture/inputPixel[3]_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.232 r  camera_top/cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     6.232    camera_top/frame/D[3]
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.440    -1.571    camera_top/frame/clk_out4
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.072%)  route 0.208ns (55.928%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[7]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[7]/Q
                         net (fo=7, routed)           0.208     0.372    camera_top/frame/Q[7]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.834%)  route 0.248ns (60.166%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.248     0.412    camera_top/frame/Q[1]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.889%)  route 0.258ns (61.111%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[9]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[9]/Q
                         net (fo=6, routed)           0.258     0.422    camera_top/frame/Q[9]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.907%)  route 0.301ns (68.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.301     0.442    camera_top/frame/Q[5]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.657%)  route 0.304ns (68.343%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[2]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[2]/Q
                         net (fo=9, routed)           0.304     0.445    camera_top/frame/Q[2]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.510%)  route 0.262ns (58.490%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[13]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_data_reg[13]/Q
                         net (fo=6, routed)           0.262     0.403    camera_top/cam/camCapture/pixelValue[13]
    SLICE_X11Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.448 r  camera_top/cam/camCapture/inputPixel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    camera_top/frame/D[1]
    SLICE_X11Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.826    -0.881    camera_top/frame/clk_out4
    SLICE_X11Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.335%)  route 0.287ns (63.665%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           0.287     0.451    camera_top/frame/Q[4]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.148ns (31.422%)  route 0.323ns (68.578%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[3]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[3]/Q
                         net (fo=8, routed)           0.323     0.471    camera_top/frame/Q[3]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.847%)  route 0.321ns (66.153%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[0]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[0]/Q
                         net (fo=9, routed)           0.321     0.485    camera_top/frame/Q[0]
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.920    -0.786    camera_top/frame/clk_out4
    DSP48_X0Y5           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.271ns (53.602%)  route 0.235ns (46.398%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[8]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  camera_top/cam/camCapture/pixel_data_reg[8]/Q
                         net (fo=6, routed)           0.181     0.309    camera_top/cam/camCapture/pixelValue[8]
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.098     0.407 r  camera_top/cam/camCapture/inputPixel[3]_i_3/O
                         net (fo=1, routed)           0.054     0.461    camera_top/cam/camCapture/inputPixel[3]_i_3_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.506 r  camera_top/cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.506    camera_top/frame/D[3]
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.826    -0.881    camera_top/frame/clk_out4
    SLICE_X10Y30         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C





