Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:24:47
gem5 executing on mnemosyne.ecn.purdue.edu, pid 23019
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fae00eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fae04f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fae10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fae19f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fae22f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadabf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadb5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadbef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadc7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadcff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fadd9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fade1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad6af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad73f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad7cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad86f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad8ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad98f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fada1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad2bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad33f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad3df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad45f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad4ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad58f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad61f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75faceaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facf2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facfcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad05f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad18f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fad22f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facaaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facb2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facbcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facc4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75faccef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75facd6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75face0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75face8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac72f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac7bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac85f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac8ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac98f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75faca1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75faca9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac34f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac3cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac46f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac4ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac57f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac60f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fabeaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fabf3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fabfcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac06f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac0ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac17f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac1ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fac28f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fabb1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f75fabbaf28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabc3c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabcc6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabd6128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabd6b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabde5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabe8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fabe8ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab70550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab70f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab78a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab824a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab82ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab8a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab94400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab94e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab9d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faba5358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faba5da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab2f828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab382b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab38cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab41780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab4b208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab4bc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab536d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab5d160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab5dba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab65630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaee0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaeeb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaf8588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaf8fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab00a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab0a4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab0af28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab139b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab19438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab19e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75fab24908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaad390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaaddd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faab6860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faac02e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faac0d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faac77b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faad1240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faad1c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faada710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faae2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faae2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa6c668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa740f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa74b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa7c5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa87048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa87a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa8f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa8ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa999e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaa3470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faaa3eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa2b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa343c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f75faa34e10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa3c780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa3c9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa3cbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa3ce10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa482b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa484e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa48fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa52240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa52470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa526a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa528d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa52b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa52d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa52f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5e1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5e400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5e630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5e860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5ea90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5ecc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75faa5eef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9ea160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9ea390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9ea5c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9ea7f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9eaa20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f75fa9eac50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f75fa9cf630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f75fa9cfc50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_dedup
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Real time: 196.14s
Total real time: 196.14s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025254972500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255585488.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 650025255585488 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025255585488  simulated seconds
Real time: 1.02s
Total real time: 197.16s
Dumping and resetting stats...
Switched CPUS @ tick 650025255585488
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255586540.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 650025258745433 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025258745433  simulated seconds
Real time: 5.52s
Total real time: 209.18s
Dumping and resetting stats...
Done with simulation! Completely exiting...
