module memory(
input logic [31:0] addr,
input logic [31:0] wr_data,
input logic MemWrite,
input logic MemRead,
output logic rd_data
);

logic [7:0] dmem [31:0]; // 32 byte RAM
