
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092978                       # Number of seconds simulated
sim_ticks                                 92977988000                       # Number of ticks simulated
final_tick                                92977988000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269431                       # Simulator instruction rate (inst/s)
host_op_rate                                   273130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150132939                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672164                       # Number of bytes of host memory used
host_seconds                                   619.30                       # Real time elapsed on the host
sim_insts                                   166859843                       # Number of instructions simulated
sim_ops                                     169150489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 647                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             288412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             123900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         33040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                445353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        288412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           288412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            288412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            123900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        33040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               445353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       647                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  41408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   92977893500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.816993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.052598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.062983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     43.14%     43.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           37     24.18%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     14.38%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      1.96%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.27%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.31%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.92%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.65%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          153                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     25238000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37369250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3235000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39007.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57757.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  143706172.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6785280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1213920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        35671740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26020800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      22280319960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22370741460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.602553                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          92959857750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2449000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7594000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  92813959500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     67765750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     78219750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             10295340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1857600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        51057750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        40389120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      22263753360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            22397856165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.894178                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          92950501007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3889000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11524000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  92733421500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    105177250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12005743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    111970507                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                45997429                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40885577                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5596820                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24780993                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                24772815                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.966999                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2876134                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             805                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              508                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3925640                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        185955977                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5393469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      358780627                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    45997429                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27649246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     174923502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                11198358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  508                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          499                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 101415476                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          185917157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.956144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.077047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11007162      5.92%      5.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 79068809     42.53%     48.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2911707      1.57%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 92929479     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            185917157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.247357                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.929385                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15589647                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15339258                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 142068234                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7321042                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5598976                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21684739                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              324734873                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              21182073                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5598976                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32162573                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11814962                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13257                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 132725151                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3602238                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              302688410                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              10237015                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                469978                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     95                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2901507                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4283                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              815                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           340160885                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             419771848                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        317147148                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             8651                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             187092159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                153068726                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                483                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            366                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6248482                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            116567940                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28195507                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11944607                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           679631                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  289518888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 240593876                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3630184                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       120368739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     97040102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     185917157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.294092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.056782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            55586566     29.90%     29.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            48139165     25.89%     55.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            54977871     29.57%     85.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26355251     14.18%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              858304      0.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       185917157                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2935377      4.90%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     70      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    165      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               50562218     84.38%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6424883     10.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               240      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111804678     46.47%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  272      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  960      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            105557240     43.87%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23228355      9.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              240593876                       # Type of FU issued
system.cpu.iq.rate                           1.293822                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    59922713                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.249062                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          730642847                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         409881619                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    223140072                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              300508291                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         19960247                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     50835485                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       349664                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2553                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      9595349                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          523                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5598976                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11976767                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   196                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           292120802                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             116567940                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28195507                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                340                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2553                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4172619                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1829803                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6002422                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             229818793                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              97170198                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10775083                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2601573                       # number of nop insts executed
system.cpu.iew.exec_refs                    118889144                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 27709547                       # Number of branches executed
system.cpu.iew.exec_stores                   21718946                       # Number of stores executed
system.cpu.iew.exec_rate                     1.235877                       # Inst execution rate
system.cpu.iew.wb_sent                      225021681                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     223145449                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 167993595                       # num instructions producing a value
system.cpu.iew.wb_consumers                 225837233                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.199991                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.743870                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       112622228                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5596617                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    168341541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.008192                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.763150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     87725741     52.11%     52.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49830496     29.60%     81.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16057008      9.54%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2786933      1.66%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1926740      1.14%     94.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       567051      0.34%     94.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3128348      1.86%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       450817      0.27%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5868407      3.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    168341541                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            167429943                       # Number of instructions committed
system.cpu.commit.committedOps              169720589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       84332613                       # Number of memory references committed
system.cpu.commit.loads                      65732455                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   21062830                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 149232932                       # Number of committed integer instructions.
system.cpu.commit.function_calls               571192                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         85384641     50.31%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             196      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        65732455     38.73%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18600158     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         169720589                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5868407                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    444815808                       # The number of ROB reads
system.cpu.rob.rob_writes                   582335956                       # The number of ROB writes
system.cpu.timesIdled                             308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           38820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   166859843                       # Number of Instructions Simulated
system.cpu.committedOps                     169150489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.114444                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.114444                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.897308                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.897308                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                243208790                       # number of integer regfile reads
system.cpu.int_regfile_writes               178445880                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6836                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3703                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  71523150                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73159257                       # number of cc regfile writes
system.cpu.misc_regfile_reads               252864173                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           199.455997                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            95809107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          439491.316514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   199.455997                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.194781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.194781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         191619820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        191619820                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     77209270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77209270                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18599406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18599406                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      95808676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         95808676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     95808676                       # number of overall hits
system.cpu.dcache.overall_hits::total        95808676                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           154                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          538                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          692                       # number of overall misses
system.cpu.dcache.overall_misses::total           692                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14332000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     32856468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32856468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     47188468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47188468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     47188468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47188468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     77209424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77209424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     95809368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     95809368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     95809368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     95809368                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 93064.935065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93064.935065                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61071.501859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61071.501859                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68191.427746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68191.427746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68191.427746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68191.427746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2270                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              41                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.365854                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          422                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          422                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          475                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          475                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10678469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10678469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21270469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21270469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21270469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21270469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 104871.287129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104871.287129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92055.767241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92055.767241                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 98020.594470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98020.594470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 98020.594470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98020.594470                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               113                       # number of replacements
system.cpu.icache.tags.tagsinuse           320.754955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           101414926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          220467.230435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   320.754955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.626475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.626475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         202831404                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        202831404                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    101414926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       101414926                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     101414926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        101414926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    101414926                       # number of overall hits
system.cpu.icache.overall_hits::total       101414926                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           546                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          546                       # number of overall misses
system.cpu.icache.overall_misses::total           546                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     47309988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47309988                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     47309988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47309988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     47309988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47309988                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    101415472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    101415472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    101415472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    101415472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    101415472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    101415472                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86648.329670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86648.329670                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86648.329670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86648.329670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86648.329670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86648.329670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16663                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   135.471545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41591490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41591490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41591490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41591490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41591490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41591490                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90220.151844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90220.151844                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90220.151844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90220.151844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90220.151844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90220.151844                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              239                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 257                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    52.875484                       # Cycle average of tags in use
system.l2.tags.total_refs                          19                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        83                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.228916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       40.847191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    12.028293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001614                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002167                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6488                       # Number of tag accesses
system.l2.tags.data_accesses                     6488                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              112                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    32                       # number of demand (read+write) hits
system.l2.demand_hits::total                       73                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   41                       # number of overall hits
system.l2.overall_hits::cpu.data                   32                       # number of overall hits
system.l2.overall_hits::total                      73                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 420                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 186                       # number of demand (read+write) misses
system.l2.demand_misses::total                    606                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                420                       # number of overall misses
system.l2.overall_misses::cpu.data                186                       # number of overall misses
system.l2.overall_misses::total                   606                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10290500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10290500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     40855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40855000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10492500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40855000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20783000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61638000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          112                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  679                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 679                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.911063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911063                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.911063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.853211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892489                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.911063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.853211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892489                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 118281.609195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118281.609195                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97273.809524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97273.809524                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105984.848485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105984.848485                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97273.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 111736.559140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101712.871287                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97273.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 111736.559140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101712.871287                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           69                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             69                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             86                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           94                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              669                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      3517832                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      3517832                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      9759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     38341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9554000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9554000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38341000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     19313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57654000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38341000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     19313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      3517832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61171832                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.911063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.911063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.825688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.911063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.825688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985272                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 50983.072464                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 50983.072464                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 113476.744186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113476.744186                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91288.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91288.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101638.297872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101638.297872                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91288.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 107294.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        96090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91288.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 107294.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 50983.072464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91437.715994                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                561                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        41408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 647                       # Request fanout histogram
system.membus.reqLayer0.occupancy              790860                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3431250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92977988000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  50624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              93                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.210986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    736     95.34%     95.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                772                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             509000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            690000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            327998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
