<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4')">rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_300199"  onclick="showContent('inst_tag_300199')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 41.95</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300199_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300199_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300199_Toggle" >  1.15</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300199_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_300198"  onclick="showContent('inst_tag_300198')">config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300198_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300198_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300198_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300198_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_300200"  onclick="showContent('inst_tag_300200')">config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300200_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300200_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300200_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300200_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_300201"  onclick="showContent('inst_tag_300201')">config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300201_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300201_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300201_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300201_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_300202"  onclick="showContent('inst_tag_300202')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300202_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300202_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300202_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300202_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_300199'>
<hr>
<a name="inst_tag_300199"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_300199" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.95</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300199_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300199_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300199_Toggle" >  1.15</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300199_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.10</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.41</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212301" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132810" id="tag_urg_inst_132810">Bf</a></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44109" id="tag_urg_inst_44109">Bp</a></td>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_198728" id="tag_urg_inst_198728">Rp</a></td>
<td class="s5 cl rt"> 50.81</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47925" id="tag_urg_inst_47925">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_300198'>
<hr>
<a name="inst_tag_300198"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_300198" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300198_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300198_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300198_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300198_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.35</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212300" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132809" id="tag_urg_inst_132809">Bf</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44108" id="tag_urg_inst_44108">Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_198727" id="tag_urg_inst_198727">Rp</a></td>
<td class="s5 cl rt"> 51.10</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47922" id="tag_urg_inst_47922">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_300200'>
<hr>
<a name="inst_tag_300200"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_300200" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300200_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300200_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300200_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300200_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.35</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212302" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132812" id="tag_urg_inst_132812">Bf</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44111" id="tag_urg_inst_44111">Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_198729" id="tag_urg_inst_198729">Rp</a></td>
<td class="s5 cl rt"> 51.10</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47933" id="tag_urg_inst_47933">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_300201'>
<hr>
<a name="inst_tag_300201"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_300201" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300201_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300201_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300201_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300201_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.35</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212303" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132813" id="tag_urg_inst_132813">Bf</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44112" id="tag_urg_inst_44112">Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_198730" id="tag_urg_inst_198730">Rp</a></td>
<td class="s5 cl rt"> 51.10</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47935" id="tag_urg_inst_47935">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_300202'>
<hr>
<a name="inst_tag_300202"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_300202" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.08</td>
<td class="s6 cl rt"><a href="mod952.html#inst_tag_300202_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300202_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod952.html#inst_tag_300202_Toggle" >  1.64</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952.html#inst_tag_300202_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.35</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212304" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132814" id="tag_urg_inst_132814">Bf</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44113" id="tag_urg_inst_44113">Bp</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_198731" id="tag_urg_inst_198731">Rp</a></td>
<td class="s5 cl rt"> 51.10</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47937" id="tag_urg_inst_47937">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">10</td>
<td class="rt">1.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">6</td>
<td class="rt">1.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">10</td>
<td class="rt">4.81  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_300199'>
<a name="inst_tag_300199_Line"></a>
<b>Line Coverage for Instance : <a href="mod952.html#inst_tag_300199" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="inst_tag_300199_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod952.html#inst_tag_300199" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_300199_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod952.html#inst_tag_300199" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">7</td>
<td class="rt">1.15  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">3</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">2</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">7</td>
<td class="rt">3.37  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">3</td>
<td class="rt">2.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_300199_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod952.html#inst_tag_300199" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_300198'>
<a name="inst_tag_300198_Line"></a>
<b>Line Coverage for Instance : <a href="mod952.html#inst_tag_300198" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="inst_tag_300198_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod952.html#inst_tag_300198" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_300198_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod952.html#inst_tag_300198" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">10</td>
<td class="rt">1.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">6</td>
<td class="rt">1.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">10</td>
<td class="rt">4.81  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_300198_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod952.html#inst_tag_300198" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_300200'>
<a name="inst_tag_300200_Line"></a>
<b>Line Coverage for Instance : <a href="mod952.html#inst_tag_300200" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="inst_tag_300200_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod952.html#inst_tag_300200" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_300200_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod952.html#inst_tag_300200" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">10</td>
<td class="rt">1.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">6</td>
<td class="rt">1.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">10</td>
<td class="rt">4.81  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_300200_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod952.html#inst_tag_300200" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_300201'>
<a name="inst_tag_300201_Line"></a>
<b>Line Coverage for Instance : <a href="mod952.html#inst_tag_300201" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="inst_tag_300201_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod952.html#inst_tag_300201" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_300201_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod952.html#inst_tag_300201" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">10</td>
<td class="rt">1.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">6</td>
<td class="rt">1.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">10</td>
<td class="rt">4.81  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_300201_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod952.html#inst_tag_300201" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_300202'>
<a name="inst_tag_300202_Line"></a>
<b>Line Coverage for Instance : <a href="mod952.html#inst_tag_300202" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>96088</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>96154</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
96087                   ,	GenTx_Req_Lock
96088      1/1          ,	GenTx_Req_Opc
96089      <font color = "red">0/1     ==>  ,	GenTx_Req_Rdy</font>
96090      1/1          ,	GenTx_Req_SeqId
96091      1/1          ,	GenTx_Req_SeqUnOrdered
96092      1/1          ,	GenTx_Req_SeqUnique
96093      <font color = "red">0/1     ==>  ,	GenTx_Req_User</font>
96094      1/1          ,	GenTx_Req_Vld
96095                   ,	Sys_Clk
96096                   ,	Sys_Clk_ClkS
96097                   ,	Sys_Clk_En
96098                   ,	Sys_Clk_EnS
96099                   ,	Sys_Clk_RetRstN
96100                   ,	Sys_Clk_RstN
96101                   ,	Sys_Clk_Tm
96102                   ,	Sys_Pwr_Idle
96103                   ,	Sys_Pwr_WakeUp
96104                   ,	Translation_Found
96105                   ,	Translation_Key
96106                   ,	Translation_MatchId
96107                   );
96108                   	input  [1:0]  CmdRx_StrmLen1MSB      ;
96109                   	input  [1:0]  CmdRx_StrmRatio        ;
96110                   	input         CmdRx_StrmType         ;
96111                   	input         CmdRx_StrmValid        ;
96112                   	input         CmdRx_Vld              ;
96113                   	output        CmdTx_CurIsWrite       ;
96114                   	output [3:0]  CmdTx_MatchId          ;
96115                   	output [1:0]  CmdTx_StrmLen1MSB      ;
96116                   	output [1:0]  CmdTx_StrmRatio        ;
96117                   	output        CmdTx_StrmType         ;
96118                   	output        CmdTx_StrmValid        ;
96119                   	output        CmdTx_Vld              ;
96120                   	input  [31:0] GenRx_Req_Addr         ;
96121                   	input  [3:0]  GenRx_Req_Be           ;
96122                   	input         GenRx_Req_BurstType    ;
96123                   	input  [31:0] GenRx_Req_Data         ;
96124                   	input         GenRx_Req_Last         ;
96125                   	input  [5:0]  GenRx_Req_Len1         ;
96126                   	input         GenRx_Req_Lock         ;
96127                   	input  [2:0]  GenRx_Req_Opc          ;
96128                   	output        GenRx_Req_Rdy          ;
96129                   	input  [3:0]  GenRx_Req_SeqId        ;
96130                   	input         GenRx_Req_SeqUnOrdered ;
96131                   	input         GenRx_Req_SeqUnique    ;
96132                   	input  [7:0]  GenRx_Req_User         ;
96133                   	input         GenRx_Req_Vld          ;
96134                   	output [31:0] GenTx_Req_Addr         ;
96135                   	output [3:0]  GenTx_Req_Be           ;
96136                   	output        GenTx_Req_BurstType    ;
96137                   	output [31:0] GenTx_Req_Data         ;
96138                   	output        GenTx_Req_Last         ;
96139                   	output [5:0]  GenTx_Req_Len1         ;
96140                   	output        GenTx_Req_Lock         ;
96141                   	output [2:0]  GenTx_Req_Opc          ;
96142                   	input         GenTx_Req_Rdy          ;
96143                   	output [3:0]  GenTx_Req_SeqId        ;
96144                   	output        GenTx_Req_SeqUnOrdered ;
96145                   	output        GenTx_Req_SeqUnique    ;
96146                   	output [7:0]  GenTx_Req_User         ;
96147                   	output        GenTx_Req_Vld          ;
96148                   	input         Sys_Clk                ;
96149                   	input         Sys_Clk_ClkS           ;
96150                   	input         Sys_Clk_En             ;
96151                   	input         Sys_Clk_EnS            ;
96152                   	input         Sys_Clk_RetRstN        ;
96153                   	input         Sys_Clk_RstN           ;
96154      1/1          	input         Sys_Clk_Tm             ;
96155      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle           ;</font>
96156      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp         ;</font>
96157      1/1          	input         Translation_Found      ;
96158      1/1          	output [29:0] Translation_Key        ;
</pre>
<hr>
<a name="inst_tag_300202_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod952.html#inst_tag_300202" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96077
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96146
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       96191
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_300202_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod952.html#inst_tag_300202" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">608</td>
<td class="rt">10</td>
<td class="rt">1.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">304</td>
<td class="rt">6</td>
<td class="rt">1.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">10</td>
<td class="rt">4.81  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">4</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">400</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">200</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_300202_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod952.html#inst_tag_300202" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96146</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">96191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">96088</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">96154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96077      ,	GenRx_Req_SeqUnOrdered
            	                      
96078      ,	GenRx_Req_SeqUnique
            	                   
96079      ,	GenRx_Req_User
            	              
96080      ,	GenRx_Req_Vld
            	             
96081      ,	GenTx_Req_Addr
            	              
96082      ,	GenTx_Req_Be
            	            
96083      ,	GenTx_Req_BurstType
            	                   
96084      ,	GenTx_Req_Data
            	              
96085      ,	GenTx_Req_Last
            	              
96086      ,	GenTx_Req_Len1
            	              
96087      ,	GenTx_Req_Lock
            	              
96088      ,	GenTx_Req_Opc
            	             
96089      ,	GenTx_Req_Rdy
            	             
96090      ,	GenTx_Req_SeqId
            	               
96091      ,	GenTx_Req_SeqUnOrdered
            	                      
96092      ,	GenTx_Req_SeqUnique
            	                   
96093      ,	GenTx_Req_User
            	              
96094      ,	GenTx_Req_Vld
            	             
96095      ,	Sys_Clk
            	       
96096      ,	Sys_Clk_ClkS
            	            
96097      ,	Sys_Clk_En
            	          
96098      ,	Sys_Clk_EnS
            	           
96099      ,	Sys_Clk_RetRstN
            	               
96100      ,	Sys_Clk_RstN
            	            
96101      ,	Sys_Clk_Tm
            	          
96102      ,	Sys_Pwr_Idle
            	            
96103      ,	Sys_Pwr_WakeUp
            	              
96104      ,	Translation_Found
            	                 
96105      ,	Translation_Key
            	               
96106      ,	Translation_MatchId
            	                   
96107      );
             
96108      	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
96109      	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
96110      	input         CmdRx_StrmType         ;
           	                                      
96111      	input         CmdRx_StrmValid        ;
           	                                      
96112      	input         CmdRx_Vld              ;
           	                                      
96113      	output        CmdTx_CurIsWrite       ;
           	                                      
96114      	output [3:0]  CmdTx_MatchId          ;
           	                                      
96115      	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
96116      	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
96117      	output        CmdTx_StrmType         ;
           	                                      
96118      	output        CmdTx_StrmValid        ;
           	                                      
96119      	output        CmdTx_Vld              ;
           	                                      
96120      	input  [31:0] GenRx_Req_Addr         ;
           	                                      
96121      	input  [3:0]  GenRx_Req_Be           ;
           	                                      
96122      	input         GenRx_Req_BurstType    ;
           	                                      
96123      	input  [31:0] GenRx_Req_Data         ;
           	                                      
96124      	input         GenRx_Req_Last         ;
           	                                      
96125      	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
96126      	input         GenRx_Req_Lock         ;
           	                                      
96127      	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
96128      	output        GenRx_Req_Rdy          ;
           	                                      
96129      	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
96130      	input         GenRx_Req_SeqUnOrdered ;
           	                                      
96131      	input         GenRx_Req_SeqUnique    ;
           	                                      
96132      	input  [7:0]  GenRx_Req_User         ;
           	                                      
96133      	input         GenRx_Req_Vld          ;
           	                                      
96134      	output [31:0] GenTx_Req_Addr         ;
           	                                      
96135      	output [3:0]  GenTx_Req_Be           ;
           	                                      
96136      	output        GenTx_Req_BurstType    ;
           	                                      
96137      	output [31:0] GenTx_Req_Data         ;
           	                                      
96138      	output        GenTx_Req_Last         ;
           	                                      
96139      	output [5:0]  GenTx_Req_Len1         ;
           	                                      
96140      	output        GenTx_Req_Lock         ;
           	                                      
96141      	output [2:0]  GenTx_Req_Opc          ;
           	                                      
96142      	input         GenTx_Req_Rdy          ;
           	                                      
96143      	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
96144      	output        GenTx_Req_SeqUnOrdered ;
           	                                      
96145      	output        GenTx_Req_SeqUnique    ;
           	                                      
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
96147      	output        GenTx_Req_Vld          ;
           	                                      
96148      	input         Sys_Clk                ;
           	                                      
96149      	input         Sys_Clk_ClkS           ;
           	                                      
96150      	input         Sys_Clk_En             ;
           	                                      
96151      	input         Sys_Clk_EnS            ;
           	                                      
96152      	input         Sys_Clk_RetRstN        ;
           	                                      
96153      	input         Sys_Clk_RstN           ;
           	                                      
96154      	input         Sys_Clk_Tm             ;
           	                                      
96155      	output        Sys_Pwr_Idle           ;
           	                                      
96156      	output        Sys_Pwr_WakeUp         ;
           	                                      
96157      	input         Translation_Found      ;
           	                                      
96158      	output [29:0] Translation_Key        ;
           	                                      
96159      	input  [3:0]  Translation_MatchId    ;
           	                                      
96160      	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
96161      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
96162      	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
96163      	assign CmdTx_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
           	                                                                                
96164      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
96165      	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
96166      	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
96167      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
96168      	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
96169      	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
96170      	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
96171      	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
96172      	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
96173      	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
96174      	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
96175      	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
96176      	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
96177      	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
96178      	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
96179      	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
96180      	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
96181      	assign Sys_Pwr_Idle = 1'b1;
           	                           
96182      	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
96183      	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
96184      endmodule
                    
96185      
           
96186      // synopsys translate_off
                                    
96187      // synthesis translate_off
                                     
96188      `timescale 1ps/1ps
                             
96189      module rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f (
                                                      
96190      	Clk
           	   
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96146      	output [7:0]  GenTx_Req_User         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Rdl) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96191      ,	Clk_ClkS
            	        
96192      ,	Clk_En
            	      
96193      ,	Clk_EnS
            	       
96194      ,	Clk_RetRstN
            	           
96195      ,	Clk_RstN
            	        
96196      ,	Clk_Tm
            	      
96197      ,	Gen_Req_Addr
            	            
96198      ,	Gen_Req_Be
            	          
96199      ,	Gen_Req_BurstType
            	                 
96200      ,	Gen_Req_Data
            	            
96201      ,	Gen_Req_Last
            	            
96202      ,	Gen_Req_Len1
            	            
96203      ,	Gen_Req_Lock
            	            
96204      ,	Gen_Req_Opc
            	           
96205      ,	Gen_Req_Rdy
            	           
96206      ,	Gen_Req_SeqId
            	             
96207      ,	Gen_Req_SeqUnOrdered
            	                    
96208      ,	Gen_Req_SeqUnique
            	                 
96209      ,	Gen_Req_User
            	            
96210      ,	Gen_Req_Vld
            	           
96211      );
             
96212      	input        Clk                  ;
           	                                   
96213      	input        Clk_ClkS             ;
           	                                   
96214      	input        Clk_En               ;
           	                                   
96215      	input        Clk_EnS              ;
           	                                   
96216      	input        Clk_RetRstN          ;
           	                                   
96217      	input        Clk_RstN             ;
           	                                   
96218      	input        Clk_Tm               ;
           	                                   
96219      	input [31:0] Gen_Req_Addr         ;
           	                                   
96220      	input [3:0]  Gen_Req_Be           ;
           	                                   
96221      	input        Gen_Req_BurstType    ;
           	                                   
96222      	input [31:0] Gen_Req_Data         ;
           	                                   
96223      	input        Gen_Req_Last         ;
           	                                   
96224      	input [5:0]  Gen_Req_Len1         ;
           	                                   
96225      	input        Gen_Req_Lock         ;
           	                                   
96226      	input [2:0]  Gen_Req_Opc          ;
           	                                   
96227      	input        Gen_Req_Rdy          ;
           	                                   
96228      	input [3:0]  Gen_Req_SeqId        ;
           	                                   
96229      	input        Gen_Req_SeqUnOrdered ;
           	                                   
96230      	input        Gen_Req_SeqUnique    ;
           	                                   
96231      	input [7:0]  Gen_Req_User         ;
           	                                   
96232      	input        Gen_Req_Vld          ;
           	                                   
96233      	wire [3:0]  u_2076         ;
           	                            
96234      	wire [5:0]  u_25d0         ;
           	                            
96235      	wire [3:0]  u_6752         ;
           	                            
96236      	wire [5:0]  u_761f         ;
           	                            
96237      	wire [31:0] u_7924         ;
           	                            
96238      	wire [3:0]  u_9b7c         ;
           	                            
96239      	wire [6:0]  u_a1a5         ;
           	                            
96240      	wire [5:0]  u_a58e         ;
           	                            
96241      	wire [6:0]  u_db22         ;
           	                            
96242      	wire [3:0]  u_ddfc         ;
           	                            
96243      	wire [3:0]  u_e13a         ;
           	                            
96244      	wire [5:0]  u_e9a2         ;
           	                            
96245      	wire [3:0]  u_ec4c         ;
           	                            
96246      	wire        ExcBa          ;
           	                            
96247      	reg         First          ;
           	                            
96248      	wire        IllAddrLen1    ;
           	                            
96249      	wire        IllNbWord      ;
           	                            
96250      	wire        IllOpc         ;
           	                            
96251      	wire        IllPreAddr     ;
           	                            
96252      	wire        IllPreAtomic   ;
           	                            
96253      	wire        IllPreBlck     ;
           	                            
96254      	wire        IllPreLen1     ;
           	                            
96255      	wire        IllPreLock     ;
           	                            
96256      	wire        IllPreNullRead ;
           	                            
96257      	wire        IllPreRdCondWr ;
           	                            
96258      	wire        IllPreType     ;
           	                            
96259      	wire        IllRdlBa       ;
           	                            
96260      	wire        IllRdx         ;
           	                            
96261      	wire        IllRdxBa       ;
           	                            
96262      	wire        IllWaAddr      ;
           	                            
96263      	wire        IllWrapAddr    ;
           	                            
96264      	wire        IllWrapBgLen1  ;
           	                            
96265      	wire        IllWrapLen1    ;
           	                            
96266      	wire        IllWrcBa       ;
           	                            
96267      	wire [4:0]  IncrWord1      ;
           	                            
96268      	wire [6:0]  Len1Ext        ;
           	                            
96269      	wire [4:0]  Len1W          ;
           	                            
96270      	wire        PreVld         ;
           	                            
96271      	wire        ReqIsIncr      ;
           	                            
96272      	wire        ReqIsWrap      ;
           	                            
96273      	wire [4:0]  WordCnt        ;
           	                            
96274      	reg  [4:0]  WordCntReg     ;
           	                            
96275      	reg         dontStop       ;
           	                            
96276      	assign IllOpc = Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b011 | Gen_Req_Opc == 3'b111 );
           	                                                                                        
96277      		always @( posedge Clk or negedge Clk_RstN )
           		                                           
96278      			if ( ! Clk_RstN )
           			                 
96279      				First <= #1.0 ( 1'b1 );
           				                       
96280      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			                                     
96281      				First <= #1.0 ( Gen_Req_Last );
           				                               
96282      	always @( posedge Clk )
           	                       
96283      		if ( Clk == 1'b1 )
           		                  
96284      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllOpc ) !== 1'b0 ) begin
           			                                                          
96285      				dontStop = 0;
           				             
96286      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96287      				if (!dontStop) begin
           				                    
96288      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RSV Opcodes are not allowed" );
           					                                                                                                                             
96289      					$stop;
           					      
96290      				end
           				   
96291      			end
           			   
96292      	assign ReqIsIncr = Gen_Req_Vld & First & ( Gen_Req_BurstType == 1'b0 | Gen_Req_Opc == 3'b110 );
           	                                                                                               
96293      	assign Len1Ext = { 1'b0 , Gen_Req_Len1 };
           	                                         
96294      	assign IllAddrLen1 = ReqIsIncr & { 5'b0 , Gen_Req_Addr [1:0] } + Len1Ext >= 7'b1000000;
           	                                                                                       
96295      	always @( posedge Clk )
           	                       
96296      		if ( Clk == 1'b1 )
           		                  
96297      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllAddrLen1 ) !== 1'b0 ) begin
           			                                                               
96298      				dontStop = 0;
           				             
96299      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96300      				if (!dontStop) begin
           				                    
96301      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 overflow due to Addr LSB" );
           					                                                                                                                               
96302      					$stop;
           					      
96303      				end
           				   
96304      			end
           			   
96305      	assign IllRdx = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001;
           	                                                            
96306      	always @( posedge Clk )
           	                       
96307      		if ( Clk == 1'b1 )
           		                  
96308      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdx ) !== 1'b0 ) begin
           			                                                          
96309      				dontStop = 0;
           				             
96310      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96311      				if (!dontStop) begin
           				                    
96312      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX are not allowed when useHardLock parameter is false" );
           					                                                                                                                                                         
96313      					$stop;
           					      
96314      				end
           				   
96315      			end
           			   
96316      	assign ReqIsWrap = Gen_Req_Vld & First & Gen_Req_BurstType == 1'b1 & ~ ( Gen_Req_Opc == 3'b110 );
           	                                                                                                 
96317      	assign IllWrapBgLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 == u_a58e );
           	                                                                
96318      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm( .I( Gen_Req_Len1 ) , .O( u_761f ) );
           		                                                                   
96319      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
           		                                                                           
96320      	always @( posedge Clk )
           	                       
96321      		if ( Clk == 1'b1 )
           		                  
96322      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapBgLen1 ) !== 1'b0 ) begin
           			                                                                 
96323      				dontStop = 0;
           				             
96324      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96325      				if (!dontStop) begin
           				                    
96326      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall be equal to 2**n-1" );
           					                                                                                                                                                 
96327      					$stop;
           					      
96328      				end
           				   
96329      			end
           			   
96330      	assign IllWrapLen1 = ReqIsWrap & ~ ( Gen_Req_Len1 >= 6'b000100 & 6'b111111 >= Gen_Req_Len1 );
           	                                                                                             
96331      	always @( posedge Clk )
           	                       
96332      		if ( Clk == 1'b1 )
           		                  
96333      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapLen1 ) !== 1'b0 ) begin
           			                                                               
96334      				dontStop = 0;
           				             
96335      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96336      				if (!dontStop) begin
           				                    
96337      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Len1 of Wrapping burst shall meet: wData/8 <= Len1 < maxWrap" );
           					                                                                                                                                                              
96338      					$stop;
           					      
96339      				end
           				   
96340      			end
           			   
96341      	assign IllWrapAddr = ReqIsWrap & ( Gen_Req_Addr & 32'b00000000000000000000000000000011 ) != 32'b0;
           	                                                                                                  
96342      	always @( posedge Clk )
           	                       
96343      		if ( Clk == 1'b1 )
           		                  
96344      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrapAddr ) !== 1'b0 ) begin
           			                                                               
96345      				dontStop = 0;
           				             
96346      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96347      				if (!dontStop) begin
           				                    
96348      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of Wrapping burst shall be aligned on wrapAlign parameter" );
           					                                                                                                                                                                
96349      					$stop;
           					      
96350      				end
           				   
96351      			end
           			   
96352      	assign u_7924 = Gen_Req_Addr & { 26'b0 , Gen_Req_Len1 };
           	                                                        
96353      	assign ExcBa = Gen_Req_Len1 == u_e9a2 & u_7924 == 32'b0;
           	                                                        
96354      	assign IllRdxBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b001 & ~ ExcBa;
           	                                                                        
96355      		rsnoc_z_T_C_S_C_L_R_S_M_6 usm152( .I( Gen_Req_Len1 ) , .O( u_25d0 ) );
           		                                                                      
96356      		rsnoc_z_T_C_S_C_L_R_C_3465c9ee_6 uc3465c9ee_153( .I( u_25d0 ) , .O( u_e9a2 ) );
           		                                                                               
96357      	always @( posedge Clk )
           	                       
96358      		if ( Clk == 1'b1 )
           		                  
96359      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdxBa ) !== 1'b0 ) begin
           			                                                            
96360      				dontStop = 0;
           				             
96361      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96362      				if (!dontStop) begin
           				                    
96363      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDX requests shall be burst-aligned" );
           					                                                                                                                                     
96364      					$stop;
           					      
96365      				end
           				   
96366      			end
           			   
96367      	assign IllRdlBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b010 & ~ ExcBa;
           	                                                                        
96368      	always @( posedge Clk )
           	                       
96369      		if ( Clk == 1'b1 )
           		                  
96370      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllRdlBa ) !== 1'b0 ) begin
           			                                                            
96371      				dontStop = 0;
           				             
96372      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96373      				if (!dontStop) begin
           				                    
96374      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: RDL requests shall be burst-aligned" );
           					                                                                                                                                     
96375      					$stop;
           					      
96376      				end
           				   
96377      			end
           			   
96378      	assign IllWrcBa = Gen_Req_Vld & First & Gen_Req_Opc == 3'b101 & ~ ExcBa;
           	                                                                        
96379      	always @( posedge Clk )
           	                       
96380      		if ( Clk == 1'b1 )
           		                  
96381      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllWrcBa ) !== 1'b0 ) begin
           			                                                            
96382      				dontStop = 0;
           				             
96383      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96384      				if (!dontStop) begin
           				                    
96385      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: WRC requests shall be burst-aligned" );
           					                                                                                                                                     
96386      					$stop;
           					      
96387      				end
           				   
96388      			end
           			   
96389      	assign PreVld = Gen_Req_Vld & First & Gen_Req_Opc == 3'b110;
           	                                                            
96390      	assign IllPreAddr = PreVld & Gen_Req_Addr [6:0] != 7'b0;
           	                                                        
96391      	always @( posedge Clk )
           	                       
96392      		if ( Clk == 1'b1 )
           		                  
96393      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( IllPreAddr ) !== 1'b0 ) begin
           			                                                              
96394      				dontStop = 0;
           				             
96395      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
96396      				if (!dontStop) begin
           				                    
96397      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[GenReqChk]: Addr of a Preamble shall be aligned on 128 bytes" );
           					                                                                                                                                                  
96398      					$stop;
           					      
96399      				end
           				   
96400      			end
           			   
96401      	assign u_a1a5 = Len1Ext + { 5'b0 , Gen_Req_Addr [1:0] };
           	                                                        
96402      	assign IncrWord1 = u_a1a5 [6:2];
           	                                
96403      	assign Len1W = { 5 { ( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) }  } & IncrWord1;
           	                                                                                                                
96404      	assign WordCnt = First ? Len1W : WordCntReg;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96088      ,	GenTx_Req_Opc
           <font color = "red">-1-</font> 	             
96089      ,	GenTx_Req_Rdy
           <font color = "red">==></font>
96090      ,	GenTx_Req_SeqId
           <font color = "green">-2-</font> 	               
96091      ,	GenTx_Req_SeqUnOrdered
           <font color = "green">==></font>
96092      ,	GenTx_Req_SeqUnique
           <font color = "red">-3-</font> 	                   
96093      ,	GenTx_Req_User
           <font color = "red">==></font>
96094      ,	GenTx_Req_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96154      	input         Sys_Clk_Tm             ;
           	<font color = "red">-1-</font>                                      
96155      	output        Sys_Pwr_Idle           ;
           <font color = "red">	==></font>
96156      	output        Sys_Pwr_WakeUp         ;
           <font color = "red">	==></font>
96157      	input         Translation_Found      ;
           <font color = "green">	==></font>
96158      	output [29:0] Translation_Key        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_300198">
    <li>
      <a href="#inst_tag_300198_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_300198_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_300198_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_300198_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_300199">
    <li>
      <a href="#inst_tag_300199_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_300199_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_300199_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_300199_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_300200">
    <li>
      <a href="#inst_tag_300200_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_300200_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_300200_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_300200_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_300201">
    <li>
      <a href="#inst_tag_300201_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_300201_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_300201_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_300201_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_300202">
    <li>
      <a href="#inst_tag_300202_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_300202_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_300202_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_300202_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
