--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Captain.twx Captain.ncd -o Captain.twr Captain.pcf -ucf
Captain.ucf

Design file:              Captain.ncd
Physical constraint file: Captain.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button<0>   |    3.084(R)|      SLOW  |   -1.131(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    2.922(R)|      SLOW  |   -0.766(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<1>   |    4.343(R)|      SLOW  |   -0.878(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    4.425(R)|      SLOW  |    0.144(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<3>   |    4.072(R)|      SLOW  |    0.123(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<4>   |    4.139(R)|      SLOW  |   -0.028(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<5>   |    3.515(R)|      SLOW  |    0.322(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<6>   |    4.015(R)|      SLOW  |    0.337(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<7>   |    3.818(R)|      SLOW  |    0.270(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         8.771(R)|      SLOW  |         4.584(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         9.077(R)|      SLOW  |         4.603(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         8.970(R)|      SLOW  |         4.563(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         8.053(R)|      SLOW  |         4.224(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         8.050(R)|      SLOW  |         4.221(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.707(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         7.021(R)|      SLOW  |         3.598(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         9.045(R)|      SLOW  |         4.615(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         8.729(R)|      SLOW  |         4.439(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.907(R)|      SLOW  |         4.474(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.786(R)|      SLOW  |         4.551(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         7.047(R)|      SLOW  |         3.544(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         7.022(R)|      SLOW  |         3.562(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         6.807(R)|      SLOW  |         3.411(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.626(R)|      SLOW  |         3.311(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         7.092(R)|      SLOW  |         3.607(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         7.479(R)|      SLOW  |         3.867(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         7.522(R)|      SLOW  |         3.862(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         7.646(R)|      SLOW  |         4.003(R)|      FAST  |clk_BUFGP         |   0.000|
o2_output<1>|         7.174(R)|      SLOW  |         3.630(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         7.855(R)|      SLOW  |         4.090(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         8.805(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         8.639(R)|      SLOW  |         4.360(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         8.639(R)|      SLOW  |         4.122(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         8.555(R)|      SLOW  |         3.967(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         8.555(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         8.389(R)|      SLOW  |         3.870(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         8.389(R)|      SLOW  |         3.872(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.883|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |o2_output<0>   |    8.615|
---------------+---------------+---------+


Analysis completed Mon Nov 16 22:31:27 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



