21:28:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab10/temp_xsdb_launch_script.tcl
21:28:14 INFO  : Registering command handlers for Vitis TCF services
21:28:15 INFO  : XSCT server has started successfully.
21:28:15 INFO  : Successfully done setting XSCT server connection channel  
21:28:15 INFO  : plnx-install-location is set to ''
21:28:15 INFO  : Successfully done setting workspace for the tool. 
21:28:15 INFO  : Successfully done query RDI_DATADIR 
22:00:17 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:00:17 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:03:02 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
22:07:03 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
22:07:22 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
15:51:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab10/temp_xsdb_launch_script.tcl
15:51:20 INFO  : Registering command handlers for Vitis TCF services
15:51:23 INFO  : XSCT server has started successfully.
15:51:23 INFO  : plnx-install-location is set to ''
15:51:23 INFO  : Successfully done setting XSCT server connection channel  
15:51:23 INFO  : Successfully done query RDI_DATADIR 
15:51:23 INFO  : Successfully done setting workspace for the tool. 
15:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:52:59 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
15:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:06 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
15:53:06 INFO  : 'jtag frequency' command is executed.
15:53:06 INFO  : Context for 'APU' is selected.
15:53:06 INFO  : System reset is completed.
15:53:09 INFO  : 'after 3000' command is executed.
15:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:53:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
15:53:11 INFO  : Context for 'APU' is selected.
15:53:11 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
15:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:11 INFO  : Context for 'APU' is selected.
15:53:11 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
15:53:11 INFO  : 'ps7_init' command is executed.
15:53:11 INFO  : 'ps7_post_config' command is executed.
15:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:11 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:12 INFO  : Memory regions updated for context APU
15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:12 INFO  : 'con' command is executed.
15:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
15:53:53 INFO  : Disconnected from the channel tcfchan#1.
15:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:55 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
15:53:55 INFO  : 'jtag frequency' command is executed.
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : System reset is completed.
15:53:58 INFO  : 'after 3000' command is executed.
15:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:53:59 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
15:53:59 INFO  : Context for 'APU' is selected.
15:54:00 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
15:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:00 INFO  : Context for 'APU' is selected.
15:54:00 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
15:54:00 INFO  : 'ps7_init' command is executed.
15:54:00 INFO  : 'ps7_post_config' command is executed.
15:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:01 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:01 INFO  : Memory regions updated for context APU
15:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:01 INFO  : 'con' command is executed.
15:54:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:01 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
15:54:48 INFO  : Disconnected from the channel tcfchan#2.
15:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:49 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
15:54:49 INFO  : 'jtag frequency' command is executed.
15:54:49 INFO  : Context for 'APU' is selected.
15:54:49 INFO  : System reset is completed.
15:54:52 INFO  : 'after 3000' command is executed.
15:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:54:54 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
15:54:54 INFO  : Context for 'APU' is selected.
15:54:55 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
15:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:55 INFO  : Context for 'APU' is selected.
15:54:55 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
15:54:56 INFO  : 'ps7_init' command is executed.
15:54:56 INFO  : 'ps7_post_config' command is executed.
15:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:56 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:56 INFO  : Memory regions updated for context APU
15:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:56 INFO  : 'con' command is executed.
15:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:56 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
15:55:35 INFO  : Disconnected from the channel tcfchan#3.
15:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:36 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
15:55:36 INFO  : 'jtag frequency' command is executed.
15:55:36 INFO  : Context for 'APU' is selected.
15:55:37 INFO  : System reset is completed.
15:55:40 INFO  : 'after 3000' command is executed.
15:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:55:41 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
15:55:41 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
15:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:43 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
15:55:43 INFO  : 'ps7_init' command is executed.
15:55:43 INFO  : 'ps7_post_config' command is executed.
15:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:44 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:44 INFO  : Memory regions updated for context APU
15:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:44 INFO  : 'con' command is executed.
15:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:44 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
15:58:24 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
15:58:36 INFO  : Disconnected from the channel tcfchan#4.
15:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:38 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
15:58:38 INFO  : 'jtag frequency' command is executed.
15:58:38 INFO  : Context for 'APU' is selected.
15:58:38 INFO  : System reset is completed.
15:58:41 INFO  : 'after 3000' command is executed.
15:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
15:58:42 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
15:58:42 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
15:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:44 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
15:58:45 INFO  : 'ps7_init' command is executed.
15:58:45 INFO  : 'ps7_post_config' command is executed.
15:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:45 INFO  : Memory regions updated for context APU
15:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : 'con' command is executed.
15:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:45 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
15:59:36 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:01:05 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:01:09 INFO  : Disconnected from the channel tcfchan#5.
16:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:11 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:01:11 INFO  : 'jtag frequency' command is executed.
16:01:11 INFO  : Context for 'APU' is selected.
16:01:11 INFO  : System reset is completed.
16:01:14 INFO  : 'after 3000' command is executed.
16:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:01:15 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:01:15 INFO  : Context for 'APU' is selected.
16:01:17 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:17 INFO  : Context for 'APU' is selected.
16:01:17 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:01:17 INFO  : 'ps7_init' command is executed.
16:01:17 INFO  : 'ps7_post_config' command is executed.
16:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:18 INFO  : Memory regions updated for context APU
16:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : 'con' command is executed.
16:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:18 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:01:40 INFO  : Disconnected from the channel tcfchan#6.
16:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:41 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:01:41 INFO  : 'jtag frequency' command is executed.
16:01:41 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : System reset is completed.
16:01:44 INFO  : 'after 3000' command is executed.
16:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:01:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:01:46 INFO  : Context for 'APU' is selected.
16:01:48 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:48 INFO  : Context for 'APU' is selected.
16:01:48 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:01:48 INFO  : 'ps7_init' command is executed.
16:01:48 INFO  : 'ps7_post_config' command is executed.
16:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:49 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:49 INFO  : Memory regions updated for context APU
16:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:49 INFO  : 'con' command is executed.
16:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:49 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:04:46 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:05:08 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:05:08 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:05:39 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:05:52 INFO  : Disconnected from the channel tcfchan#7.
16:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:06:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:17 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:06:17 INFO  : 'jtag frequency' command is executed.
16:06:17 INFO  : Context for 'APU' is selected.
16:06:17 INFO  : System reset is completed.
16:06:20 INFO  : 'after 3000' command is executed.
16:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:06:21 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:06:21 INFO  : Context for 'APU' is selected.
16:06:21 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:21 INFO  : Context for 'APU' is selected.
16:06:21 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:06:22 INFO  : 'ps7_init' command is executed.
16:06:22 INFO  : 'ps7_post_config' command is executed.
16:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:22 INFO  : Memory regions updated for context APU
16:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 INFO  : 'con' command is executed.
16:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:22 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:08:56 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:09:00 INFO  : Disconnected from the channel tcfchan#10.
16:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:01 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:09:01 INFO  : 'jtag frequency' command is executed.
16:09:01 INFO  : Context for 'APU' is selected.
16:09:01 INFO  : System reset is completed.
16:09:04 INFO  : 'after 3000' command is executed.
16:09:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:09:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:09:06 INFO  : Context for 'APU' is selected.
16:09:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:06 INFO  : Context for 'APU' is selected.
16:09:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:09:06 INFO  : 'ps7_init' command is executed.
16:09:06 INFO  : 'ps7_post_config' command is executed.
16:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:06 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:07 INFO  : Memory regions updated for context APU
16:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:07 INFO  : 'con' command is executed.
16:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:09:56 INFO  : Disconnected from the channel tcfchan#11.
16:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:57 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:09:57 INFO  : 'jtag frequency' command is executed.
16:09:57 INFO  : Context for 'APU' is selected.
16:09:57 INFO  : System reset is completed.
16:10:00 INFO  : 'after 3000' command is executed.
16:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:10:01 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:10:01 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:01 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:10:02 INFO  : 'ps7_init' command is executed.
16:10:02 INFO  : 'ps7_post_config' command is executed.
16:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:02 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:02 INFO  : Memory regions updated for context APU
16:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:02 INFO  : 'con' command is executed.
16:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:02 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:14:54 INFO  : Disconnected from the channel tcfchan#12.
16:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:55 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:14:55 INFO  : 'jtag frequency' command is executed.
16:14:55 INFO  : Context for 'APU' is selected.
16:14:56 INFO  : System reset is completed.
16:14:59 INFO  : 'after 3000' command is executed.
16:14:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:15:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:15:00 INFO  : Context for 'APU' is selected.
16:15:00 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:00 INFO  : Context for 'APU' is selected.
16:15:00 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:15:00 INFO  : 'ps7_init' command is executed.
16:15:00 INFO  : 'ps7_post_config' command is executed.
16:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:01 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:01 INFO  : Memory regions updated for context APU
16:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:01 INFO  : 'con' command is executed.
16:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:01 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:19:41 INFO  : Disconnected from the channel tcfchan#13.
16:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:43 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:19:43 INFO  : 'jtag frequency' command is executed.
16:19:43 INFO  : Context for 'APU' is selected.
16:19:43 INFO  : System reset is completed.
16:19:46 INFO  : 'after 3000' command is executed.
16:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:19:47 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:19:47 INFO  : Context for 'APU' is selected.
16:19:47 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:47 INFO  : Context for 'APU' is selected.
16:19:47 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:19:47 INFO  : 'ps7_init' command is executed.
16:19:47 INFO  : 'ps7_post_config' command is executed.
16:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:48 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:48 INFO  : Memory regions updated for context APU
16:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:48 INFO  : 'con' command is executed.
16:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:26:27 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:26:44 INFO  : Disconnected from the channel tcfchan#14.
16:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:45 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:26:45 INFO  : 'jtag frequency' command is executed.
16:26:45 INFO  : Context for 'APU' is selected.
16:26:45 INFO  : System reset is completed.
16:26:48 INFO  : 'after 3000' command is executed.
16:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:26:50 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:26:50 INFO  : Context for 'APU' is selected.
16:26:50 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:50 INFO  : Context for 'APU' is selected.
16:26:50 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:26:50 INFO  : 'ps7_init' command is executed.
16:26:50 INFO  : 'ps7_post_config' command is executed.
16:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:50 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:50 INFO  : Memory regions updated for context APU
16:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:50 INFO  : 'con' command is executed.
16:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:50 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:28:06 INFO  : Disconnected from the channel tcfchan#15.
16:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:08 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:28:08 INFO  : 'jtag frequency' command is executed.
16:28:08 INFO  : Context for 'APU' is selected.
16:28:08 INFO  : System reset is completed.
16:28:11 INFO  : 'after 3000' command is executed.
16:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:28:12 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:28:12 INFO  : Context for 'APU' is selected.
16:28:12 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:12 INFO  : Context for 'APU' is selected.
16:28:12 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:28:12 INFO  : 'ps7_init' command is executed.
16:28:12 INFO  : 'ps7_post_config' command is executed.
16:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:13 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:13 INFO  : Memory regions updated for context APU
16:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:13 INFO  : 'con' command is executed.
16:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:13 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:28:34 INFO  : Disconnected from the channel tcfchan#16.
16:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:35 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:28:35 INFO  : 'jtag frequency' command is executed.
16:28:35 INFO  : Context for 'APU' is selected.
16:28:35 INFO  : System reset is completed.
16:28:38 INFO  : 'after 3000' command is executed.
16:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:28:39 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:28:39 INFO  : Context for 'APU' is selected.
16:28:39 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:39 INFO  : Context for 'APU' is selected.
16:28:39 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:28:40 INFO  : 'ps7_init' command is executed.
16:28:40 INFO  : 'ps7_post_config' command is executed.
16:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:40 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:40 INFO  : Memory regions updated for context APU
16:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:40 INFO  : 'con' command is executed.
16:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:40 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:51:58 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
16:52:45 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
16:52:52 INFO  : Disconnected from the channel tcfchan#17.
16:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:08 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:53:08 INFO  : 'jtag frequency' command is executed.
16:53:08 INFO  : Context for 'APU' is selected.
16:53:08 INFO  : System reset is completed.
16:53:12 INFO  : 'after 3000' command is executed.
16:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:53:13 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:53:13 INFO  : Context for 'APU' is selected.
16:53:13 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:13 INFO  : Context for 'APU' is selected.
16:53:13 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:53:13 INFO  : 'ps7_init' command is executed.
16:53:13 INFO  : 'ps7_post_config' command is executed.
16:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:13 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:13 INFO  : Memory regions updated for context APU
16:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:13 INFO  : 'con' command is executed.
16:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:13 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
16:54:07 INFO  : Disconnected from the channel tcfchan#20.
16:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:08 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
16:54:08 INFO  : 'jtag frequency' command is executed.
16:54:08 INFO  : Context for 'APU' is selected.
16:54:08 INFO  : System reset is completed.
16:54:11 INFO  : 'after 3000' command is executed.
16:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
16:54:13 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
16:54:13 INFO  : Context for 'APU' is selected.
16:54:13 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
16:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:13 INFO  : Context for 'APU' is selected.
16:54:13 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
16:54:13 INFO  : 'ps7_init' command is executed.
16:54:13 INFO  : 'ps7_post_config' command is executed.
16:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:13 INFO  : Memory regions updated for context APU
16:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 INFO  : 'con' command is executed.
16:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:13 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
17:47:52 INFO  : Disconnected from the channel tcfchan#21.
11:11:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab10/temp_xsdb_launch_script.tcl
11:11:55 INFO  : Registering command handlers for Vitis TCF services
11:11:56 INFO  : XSCT server has started successfully.
11:11:56 INFO  : plnx-install-location is set to ''
11:11:56 INFO  : Successfully done setting XSCT server connection channel  
11:11:56 INFO  : Successfully done setting workspace for the tool. 
11:11:56 INFO  : Successfully done query RDI_DATADIR 
11:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:14:08 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
11:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:15 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:14:15 INFO  : 'jtag frequency' command is executed.
11:14:15 INFO  : Context for 'APU' is selected.
11:14:15 INFO  : System reset is completed.
11:14:18 INFO  : 'after 3000' command is executed.
11:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:14:19 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:14:19 INFO  : Context for 'APU' is selected.
11:14:19 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:14:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:19 INFO  : Context for 'APU' is selected.
11:14:19 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:14:20 INFO  : 'ps7_init' command is executed.
11:14:20 INFO  : 'ps7_post_config' command is executed.
11:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:20 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:20 INFO  : Memory regions updated for context APU
11:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:20 INFO  : 'con' command is executed.
11:14:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:20 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:15:09 INFO  : Disconnected from the channel tcfchan#1.
11:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:11 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:15:11 INFO  : 'jtag frequency' command is executed.
11:15:11 INFO  : Context for 'APU' is selected.
11:15:11 INFO  : System reset is completed.
11:15:14 INFO  : 'after 3000' command is executed.
11:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:15:15 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:15:15 INFO  : Context for 'APU' is selected.
11:15:16 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:16 INFO  : Context for 'APU' is selected.
11:15:16 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:15:16 INFO  : 'ps7_init' command is executed.
11:15:16 INFO  : 'ps7_post_config' command is executed.
11:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:16 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:16 INFO  : Memory regions updated for context APU
11:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:16 INFO  : 'con' command is executed.
11:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:16 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:16:43 INFO  : Inferring section assignments and sizes from elf file: /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
11:34:39 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:34:49 INFO  : Disconnected from the channel tcfchan#2.
11:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:50 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:34:50 INFO  : 'jtag frequency' command is executed.
11:34:50 INFO  : Context for 'APU' is selected.
11:34:50 INFO  : System reset is completed.
11:34:53 INFO  : 'after 3000' command is executed.
11:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:34:54 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:34:54 INFO  : Context for 'APU' is selected.
11:34:56 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:56 INFO  : Context for 'APU' is selected.
11:34:56 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:34:56 INFO  : 'ps7_init' command is executed.
11:34:56 INFO  : 'ps7_post_config' command is executed.
11:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:56 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:56 INFO  : Memory regions updated for context APU
11:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:56 INFO  : 'con' command is executed.
11:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:56 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:35:50 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
11:36:16 INFO  : Disconnected from the channel tcfchan#3.
11:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:17 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:36:17 INFO  : 'jtag frequency' command is executed.
11:36:17 INFO  : Context for 'APU' is selected.
11:36:17 INFO  : System reset is completed.
11:36:20 INFO  : 'after 3000' command is executed.
11:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:36:22 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:36:22 INFO  : Context for 'APU' is selected.
11:36:23 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:23 INFO  : Context for 'APU' is selected.
11:36:23 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:36:23 INFO  : 'ps7_init' command is executed.
11:36:23 INFO  : 'ps7_post_config' command is executed.
11:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:23 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:23 INFO  : Memory regions updated for context APU
11:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:23 INFO  : 'con' command is executed.
11:36:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:23 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:43:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
11:43:14 INFO  : Disconnected from the channel tcfchan#4.
11:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:15 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:43:15 INFO  : 'jtag frequency' command is executed.
11:43:15 INFO  : Context for 'APU' is selected.
11:43:15 INFO  : System reset is completed.
11:43:18 INFO  : 'after 3000' command is executed.
11:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:43:20 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:43:20 INFO  : Context for 'APU' is selected.
11:43:21 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:21 INFO  : Context for 'APU' is selected.
11:43:21 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:43:21 INFO  : 'ps7_init' command is executed.
11:43:21 INFO  : 'ps7_post_config' command is executed.
11:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:21 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:21 INFO  : Memory regions updated for context APU
11:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:21 INFO  : 'con' command is executed.
11:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:21 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:44:42 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:46:06 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:46:06 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:46:08 ERROR : Failed to compute checksum of hardware specification file used by project 'Lab10p1SW'
11:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:46:13 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
11:46:15 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:46:15 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:46:20 INFO  : Disconnected from the channel tcfchan#5.
11:46:34 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:46:34 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:47:31 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
11:47:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:47:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:49:17 INFO  : Hardware specification for platform project 'Lab10p1HW' is updated.
11:49:21 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:49:21 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:49:57 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:49:57 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
11:50:27 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:50:27 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
11:51:03 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:51:03 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
11:52:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab10/temp_xsdb_launch_script.tcl
11:52:09 INFO  : XSCT server has started successfully.
11:52:11 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
11:52:49 WARN  : Failed to closehw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

11:52:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa

11:52:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

11:52:49 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:52:49 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa

11:52:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

11:52:49 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:53:08 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:53:08 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
11:53:27 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:53:27 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:54:31 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
11:54:31 INFO  : Updating application flags with new BSP settings...
11:54:31 INFO  : Successfully updated application flags for project Lab10p1SW.
11:54:38 INFO  : The hardware specfication used by project 'Lab10p1SW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:54:38 INFO  : The file '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:54:38 INFO  : The updated bitstream files are copied from platform to folder '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream' in project 'Lab10p1SW'.
11:54:38 INFO  : The file '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:54:42 INFO  : The updated ps init files are copied from platform to folder '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit' in project 'Lab10p1SW'.
11:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:42 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:54:42 INFO  : 'jtag frequency' command is executed.
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : System reset is completed.
11:54:45 INFO  : 'after 3000' command is executed.
11:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:54:47 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:54:47 INFO  : Context for 'APU' is selected.
11:54:47 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:47 INFO  : Context for 'APU' is selected.
11:54:47 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:54:47 INFO  : 'ps7_init' command is executed.
11:54:47 INFO  : 'ps7_post_config' command is executed.
11:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:47 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:47 INFO  : Memory regions updated for context APU
11:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:48 INFO  : 'con' command is executed.
11:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
11:56:05 INFO  : Disconnected from the channel tcfchan#6.
11:25:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab10/temp_xsdb_launch_script.tcl
11:25:59 INFO  : Registering command handlers for Vitis TCF services
11:26:00 INFO  : XSCT server has started successfully.
11:26:00 INFO  : plnx-install-location is set to ''
11:26:00 INFO  : Successfully done setting XSCT server connection channel  
11:26:00 INFO  : Successfully done query RDI_DATADIR 
11:26:00 INFO  : Successfully done setting workspace for the tool. 
11:33:09 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:33:09 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:35:53 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:36:55 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:38:24 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:49:00 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:49:27 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:50:13 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:50:55 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:51:06 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
11:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:51:32 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.bit"
11:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:39 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:51:39 INFO  : 'jtag frequency' command is executed.
11:51:39 INFO  : Context for 'APU' is selected.
11:51:39 INFO  : System reset is completed.
11:51:42 INFO  : 'after 3000' command is executed.
11:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:51:44 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
11:51:44 INFO  : Context for 'APU' is selected.
11:51:44 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
11:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:44 INFO  : Context for 'APU' is selected.
11:51:44 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
11:51:44 INFO  : 'ps7_init' command is executed.
11:51:44 INFO  : 'ps7_post_config' command is executed.
11:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:44 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:44 INFO  : Memory regions updated for context APU
11:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:44 INFO  : 'con' command is executed.
11:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:44 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
11:52:48 INFO  : Disconnected from the channel tcfchan#2.
11:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:49 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:52:49 INFO  : 'jtag frequency' command is executed.
11:52:49 INFO  : Context for 'APU' is selected.
11:52:49 INFO  : System reset is completed.
11:52:52 INFO  : 'after 3000' command is executed.
11:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:52:54 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
11:52:54 INFO  : Context for 'APU' is selected.
11:52:54 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
11:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:54 INFO  : Context for 'APU' is selected.
11:52:54 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
11:52:54 INFO  : 'ps7_init' command is executed.
11:52:54 INFO  : 'ps7_post_config' command is executed.
11:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:54 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:54 INFO  : Memory regions updated for context APU
11:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:54 INFO  : 'con' command is executed.
11:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:54 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
11:54:55 INFO  : Disconnected from the channel tcfchan#3.
11:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:55:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:14 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:55:14 INFO  : 'jtag frequency' command is executed.
11:55:14 INFO  : Context for 'APU' is selected.
11:55:14 INFO  : System reset is completed.
11:55:17 INFO  : 'after 3000' command is executed.
11:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:55:19 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
11:55:19 INFO  : Context for 'APU' is selected.
11:55:19 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
11:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:19 INFO  : Context for 'APU' is selected.
11:55:19 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
11:55:19 INFO  : 'ps7_init' command is executed.
11:55:19 INFO  : 'ps7_post_config' command is executed.
11:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:19 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:19 INFO  : Memory regions updated for context APU
11:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:20 INFO  : 'con' command is executed.
11:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:20 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
12:56:20 INFO  : Disconnected from the channel tcfchan#4.
12:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:21 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
12:56:21 INFO  : 'jtag frequency' command is executed.
12:56:21 INFO  : Context for 'APU' is selected.
12:56:21 INFO  : System reset is completed.
12:56:24 INFO  : 'after 3000' command is executed.
12:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
12:56:25 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
12:56:25 INFO  : Context for 'APU' is selected.
12:56:25 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
12:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:25 INFO  : Context for 'APU' is selected.
12:56:25 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
12:56:25 INFO  : 'ps7_init' command is executed.
12:56:25 INFO  : 'ps7_post_config' command is executed.
12:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:26 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:26 INFO  : Memory regions updated for context APU
12:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:26 INFO  : 'con' command is executed.
12:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:26 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
12:56:53 INFO  : Disconnected from the channel tcfchan#5.
12:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:54 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
12:56:54 INFO  : 'jtag frequency' command is executed.
12:56:54 INFO  : Context for 'APU' is selected.
12:56:55 INFO  : System reset is completed.
12:56:58 INFO  : 'after 3000' command is executed.
12:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
12:56:59 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
12:56:59 INFO  : Context for 'APU' is selected.
12:56:59 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
12:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:59 INFO  : Context for 'APU' is selected.
12:56:59 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
12:56:59 INFO  : 'ps7_init' command is executed.
12:56:59 INFO  : 'ps7_post_config' command is executed.
12:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:59 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:59 INFO  : Memory regions updated for context APU
12:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:59 INFO  : 'con' command is executed.
12:56:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:59 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
13:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:02:39 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/zybo_base_system/source/ise/SDK/hw_platform/system.bit"
13:03:15 INFO  : Disconnected from the channel tcfchan#6.
13:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:16 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:03:16 INFO  : 'jtag frequency' command is executed.
13:03:16 INFO  : Context for 'APU' is selected.
13:03:16 INFO  : System reset is completed.
13:03:19 INFO  : 'after 3000' command is executed.
13:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:03:20 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
13:03:20 INFO  : Context for 'APU' is selected.
13:03:20 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
13:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:20 INFO  : Context for 'APU' is selected.
13:03:20 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
13:03:20 INFO  : 'ps7_init' command is executed.
13:03:20 INFO  : 'ps7_post_config' command is executed.
13:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:21 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:21 INFO  : Memory regions updated for context APU
13:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:21 INFO  : 'con' command is executed.
13:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:21 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
13:03:46 INFO  : Disconnected from the channel tcfchan#7.
13:03:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:48 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:03:48 INFO  : 'jtag frequency' command is executed.
13:03:48 INFO  : Context for 'APU' is selected.
13:03:48 INFO  : System reset is completed.
13:03:51 INFO  : 'after 3000' command is executed.
13:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:03:52 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
13:03:52 INFO  : Context for 'APU' is selected.
13:03:52 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
13:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:52 INFO  : Context for 'APU' is selected.
13:03:52 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
13:03:52 INFO  : 'ps7_init' command is executed.
13:03:52 INFO  : 'ps7_post_config' command is executed.
13:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:52 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:52 INFO  : Memory regions updated for context APU
13:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:53 INFO  : 'con' command is executed.
13:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:53 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
13:04:18 INFO  : Disconnected from the channel tcfchan#8.
13:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:19 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:04:19 INFO  : 'jtag frequency' command is executed.
13:04:19 INFO  : Context for 'APU' is selected.
13:04:20 INFO  : System reset is completed.
13:04:23 INFO  : 'after 3000' command is executed.
13:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:04:24 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:04:24 INFO  : Context for 'APU' is selected.
13:04:24 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:24 INFO  : Context for 'APU' is selected.
13:04:24 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:04:24 INFO  : 'ps7_init' command is executed.
13:04:24 INFO  : 'ps7_post_config' command is executed.
13:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:24 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:24 INFO  : Memory regions updated for context APU
13:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:24 INFO  : 'con' command is executed.
13:04:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:24 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:17:59 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:17:59 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:18:55 INFO  : Disconnected from the channel tcfchan#9.
13:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:56 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:18:56 INFO  : 'jtag frequency' command is executed.
13:18:56 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : System reset is completed.
13:18:59 INFO  : 'after 3000' command is executed.
13:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:19:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:19:00 INFO  : Context for 'APU' is selected.
13:19:00 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:00 INFO  : Context for 'APU' is selected.
13:19:00 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:19:00 INFO  : 'ps7_init' command is executed.
13:19:00 INFO  : 'ps7_post_config' command is executed.
13:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:01 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:01 INFO  : Memory regions updated for context APU
13:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:01 INFO  : 'con' command is executed.
13:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:01 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:24:33 INFO  : Disconnected from the channel tcfchan#10.
13:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:34 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:24:34 INFO  : 'jtag frequency' command is executed.
13:24:34 INFO  : Context for 'APU' is selected.
13:24:34 INFO  : System reset is completed.
13:24:37 INFO  : 'after 3000' command is executed.
13:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:24:38 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:24:38 INFO  : Context for 'APU' is selected.
13:24:38 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:38 INFO  : Context for 'APU' is selected.
13:24:38 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:24:38 INFO  : 'ps7_init' command is executed.
13:24:38 INFO  : 'ps7_post_config' command is executed.
13:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:39 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:39 INFO  : Memory regions updated for context APU
13:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:39 INFO  : 'con' command is executed.
13:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:39 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:26:48 INFO  : Disconnected from the channel tcfchan#11.
13:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:49 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:26:49 INFO  : 'jtag frequency' command is executed.
13:26:49 INFO  : Context for 'APU' is selected.
13:26:49 INFO  : System reset is completed.
13:26:52 INFO  : 'after 3000' command is executed.
13:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:26:53 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:26:53 INFO  : Context for 'APU' is selected.
13:26:53 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:53 INFO  : Context for 'APU' is selected.
13:26:53 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:26:54 INFO  : 'ps7_init' command is executed.
13:26:54 INFO  : 'ps7_post_config' command is executed.
13:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:54 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:54 INFO  : Memory regions updated for context APU
13:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:54 INFO  : 'con' command is executed.
13:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:54 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:27:42 INFO  : Disconnected from the channel tcfchan#12.
13:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:43 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:27:43 INFO  : 'jtag frequency' command is executed.
13:27:43 INFO  : Context for 'APU' is selected.
13:27:43 INFO  : System reset is completed.
13:27:46 INFO  : 'after 3000' command is executed.
13:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:27:47 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:27:48 INFO  : 'ps7_init' command is executed.
13:27:48 INFO  : 'ps7_post_config' command is executed.
13:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:48 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:48 INFO  : Memory regions updated for context APU
13:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:48 INFO  : 'con' command is executed.
13:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:27:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:29:58 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
13:30:07 INFO  : Disconnected from the channel tcfchan#13.
13:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:30:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:22 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:30:22 INFO  : 'jtag frequency' command is executed.
13:30:22 INFO  : Context for 'APU' is selected.
13:30:22 INFO  : System reset is completed.
13:30:25 INFO  : 'after 3000' command is executed.
13:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:30:27 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:30:27 INFO  : Context for 'APU' is selected.
13:30:27 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:27 INFO  : Context for 'APU' is selected.
13:30:27 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:30:27 INFO  : 'ps7_init' command is executed.
13:30:27 INFO  : 'ps7_post_config' command is executed.
13:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:27 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:27 INFO  : Memory regions updated for context APU
13:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:27 INFO  : 'con' command is executed.
13:30:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:27 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:31:04 INFO  : Disconnected from the channel tcfchan#15.
13:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:05 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:31:05 INFO  : 'jtag frequency' command is executed.
13:31:05 INFO  : Context for 'APU' is selected.
13:31:05 INFO  : System reset is completed.
13:31:08 INFO  : 'after 3000' command is executed.
13:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:31:10 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
13:31:10 INFO  : Context for 'APU' is selected.
13:31:10 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
13:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:10 INFO  : Context for 'APU' is selected.
13:31:10 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
13:31:10 INFO  : 'ps7_init' command is executed.
13:31:10 INFO  : 'ps7_post_config' command is executed.
13:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:10 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:10 INFO  : Memory regions updated for context APU
13:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:10 INFO  : 'con' command is executed.
13:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:10 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
13:32:50 INFO  : Checking for BSP changes to sync application flags for project 'Lab10RefSW'...
13:33:00 INFO  : Disconnected from the channel tcfchan#16.
13:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:33:02 INFO  : 'jtag frequency' command is executed.
13:33:02 INFO  : Context for 'APU' is selected.
13:33:02 INFO  : System reset is completed.
13:33:05 INFO  : 'after 3000' command is executed.
13:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:33:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit"
13:33:06 INFO  : Context for 'APU' is selected.
13:33:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa'.
13:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:06 INFO  : Context for 'APU' is selected.
13:33:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl' is done.
13:33:06 INFO  : 'ps7_init' command is executed.
13:33:06 INFO  : 'ps7_post_config' command is executed.
13:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:07 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/bitstream/lab9VGA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/hw/lab9VGA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10RefSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10RefSW/Debug/Lab10RefSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:07 INFO  : Memory regions updated for context APU
13:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:07 INFO  : 'con' command is executed.
13:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10refsw-default.tcl'
13:58:02 INFO  : Disconnected from the channel tcfchan#17.
13:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:03 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:58:03 INFO  : 'jtag frequency' command is executed.
13:58:03 INFO  : Context for 'APU' is selected.
13:58:03 INFO  : System reset is completed.
13:58:06 INFO  : 'after 3000' command is executed.
13:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:58:07 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:58:07 INFO  : Context for 'APU' is selected.
13:58:07 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:07 INFO  : Context for 'APU' is selected.
13:58:07 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:58:07 INFO  : 'ps7_init' command is executed.
13:58:07 INFO  : 'ps7_post_config' command is executed.
13:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:07 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:07 INFO  : Memory regions updated for context APU
13:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:08 INFO  : 'con' command is executed.
13:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:08 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:58:51 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
13:59:01 INFO  : Disconnected from the channel tcfchan#18.
13:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
13:59:02 INFO  : 'jtag frequency' command is executed.
13:59:02 INFO  : Context for 'APU' is selected.
13:59:02 INFO  : System reset is completed.
13:59:05 INFO  : 'after 3000' command is executed.
13:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
13:59:07 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
13:59:07 INFO  : Context for 'APU' is selected.
13:59:07 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
13:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:07 INFO  : Context for 'APU' is selected.
13:59:07 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
13:59:07 INFO  : 'ps7_init' command is executed.
13:59:07 INFO  : 'ps7_post_config' command is executed.
13:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:07 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:07 INFO  : Memory regions updated for context APU
13:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:07 INFO  : 'con' command is executed.
13:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
13:59:36 INFO  : Hardware specification for platform project 'Lab10p1HW' is updated.
13:59:40 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:59:40 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:59:56 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:59:56 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:00:09 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
14:00:09 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
14:01:49 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:01:49 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:01:51 ERROR : Failed to compute checksum of hardware specification file used by project 'Lab10p1SW'
14:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
14:01:58 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10Wrapper/design_1_wrapper.bit"
14:02:03 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:02:03 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:02:15 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:02:15 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:02:37 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
14:02:37 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
14:03:25 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:03:25 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:03:41 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
14:03:41 ERROR : Failed to get platform details for the project 'Lab10p1SW'. Cannot sync application flags.
14:07:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:07:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab10/Lab10p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:08:53 INFO  : Checking for BSP changes to sync application flags for project 'Lab10p1SW'...
14:09:02 INFO  : Disconnected from the channel tcfchan#19.
14:09:03 INFO  : The hardware specfication used by project 'Lab10p1SW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:09:03 INFO  : The file '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:09:03 INFO  : The updated bitstream files are copied from platform to folder '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream' in project 'Lab10p1SW'.
14:09:03 INFO  : The file '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:09:07 INFO  : The updated ps init files are copied from platform to folder '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit' in project 'Lab10p1SW'.
14:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:07 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
14:09:07 INFO  : 'jtag frequency' command is executed.
14:09:07 INFO  : Context for 'APU' is selected.
14:09:07 INFO  : System reset is completed.
14:09:10 INFO  : 'after 3000' command is executed.
14:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
14:09:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
14:09:11 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
14:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:12 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
14:09:12 INFO  : 'ps7_init' command is executed.
14:09:12 INFO  : 'ps7_post_config' command is executed.
14:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:12 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:12 INFO  : Memory regions updated for context APU
14:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:12 INFO  : 'con' command is executed.
14:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
14:23:25 INFO  : Disconnected from the channel tcfchan#27.
14:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:26 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
14:23:26 INFO  : 'jtag frequency' command is executed.
14:23:26 INFO  : Context for 'APU' is selected.
14:23:27 INFO  : System reset is completed.
14:23:30 INFO  : 'after 3000' command is executed.
14:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
14:23:31 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit"
14:23:31 INFO  : Context for 'APU' is selected.
14:23:31 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa'.
14:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:31 INFO  : Context for 'APU' is selected.
14:23:31 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl' is done.
14:23:31 INFO  : 'ps7_init' command is executed.
14:23:31 INFO  : 'ps7_post_config' command is executed.
14:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:31 INFO  : The application '/home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab10/Lab10p1HW/export/Lab10p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab10/Lab10p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab10/Lab10p1SW/Debug/Lab10p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:31 INFO  : Memory regions updated for context APU
14:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:31 INFO  : 'con' command is executed.
14:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:31 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab10/.sdk/launch_scripts/single_application_debug/debugger_lab10p1sw-default.tcl'
14:25:31 INFO  : Disconnected from the channel tcfchan#28.
