// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.252250,HLS_SYN_LAT=3142,HLS_SYN_TPT=3141,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=5865,HLS_SYN_LUT=25264,HLS_VERSION=2018_2}" *)

module myproject (
        input_1_V_data_0_V_TDATA,
        input_1_V_data_1_V_TDATA,
        input_1_V_data_2_V_TDATA,
        input_1_V_data_3_V_TDATA,
        input_1_V_data_4_V_TDATA,
        input_1_V_data_5_V_TDATA,
        input_1_V_data_6_V_TDATA,
        input_1_V_data_7_V_TDATA,
        input_1_V_data_8_V_TDATA,
        input_1_V_data_9_V_TDATA,
        input_1_V_data_10_V_TDATA,
        input_1_V_data_11_V_TDATA,
        input_1_V_data_12_V_TDATA,
        input_1_V_data_13_V_TDATA,
        input_1_V_data_14_V_TDATA,
        input_1_V_data_15_V_TDATA,
        layer3_out_V_data_0_V_TDATA,
        layer3_out_V_data_1_V_TDATA,
        layer3_out_V_data_2_V_TDATA,
        layer3_out_V_data_3_V_TDATA,
        layer3_out_V_data_4_V_TDATA,
        layer3_out_V_data_5_V_TDATA,
        layer3_out_V_data_6_V_TDATA,
        layer3_out_V_data_7_V_TDATA,
        layer3_out_V_data_8_V_TDATA,
        layer3_out_V_data_9_V_TDATA,
        layer3_out_V_data_10_V_TDATA,
        layer3_out_V_data_11_V_TDATA,
        layer3_out_V_data_12_V_TDATA,
        layer3_out_V_data_13_V_TDATA,
        layer3_out_V_data_14_V_TDATA,
        layer3_out_V_data_15_V_TDATA,
        layer3_out_V_data_16_V_TDATA,
        layer3_out_V_data_17_V_TDATA,
        layer3_out_V_data_18_V_TDATA,
        layer3_out_V_data_19_V_TDATA,
        layer3_out_V_data_20_V_TDATA,
        layer3_out_V_data_21_V_TDATA,
        layer3_out_V_data_22_V_TDATA,
        layer3_out_V_data_23_V_TDATA,
        layer3_out_V_data_24_V_TDATA,
        layer3_out_V_data_25_V_TDATA,
        layer3_out_V_data_26_V_TDATA,
        layer3_out_V_data_27_V_TDATA,
        layer3_out_V_data_28_V_TDATA,
        layer3_out_V_data_29_V_TDATA,
        layer3_out_V_data_30_V_TDATA,
        layer3_out_V_data_31_V_TDATA,
        layer3_out_V_data_32_V_TDATA,
        layer3_out_V_data_33_V_TDATA,
        layer3_out_V_data_34_V_TDATA,
        layer3_out_V_data_35_V_TDATA,
        layer3_out_V_data_36_V_TDATA,
        layer3_out_V_data_37_V_TDATA,
        layer3_out_V_data_38_V_TDATA,
        layer3_out_V_data_39_V_TDATA,
        layer3_out_V_data_40_V_TDATA,
        layer3_out_V_data_41_V_TDATA,
        layer3_out_V_data_42_V_TDATA,
        layer3_out_V_data_43_V_TDATA,
        layer3_out_V_data_44_V_TDATA,
        layer3_out_V_data_45_V_TDATA,
        layer3_out_V_data_46_V_TDATA,
        layer3_out_V_data_47_V_TDATA,
        layer3_out_V_data_48_V_TDATA,
        layer3_out_V_data_49_V_TDATA,
        layer3_out_V_data_50_V_TDATA,
        layer3_out_V_data_51_V_TDATA,
        layer3_out_V_data_52_V_TDATA,
        layer3_out_V_data_53_V_TDATA,
        layer3_out_V_data_54_V_TDATA,
        layer3_out_V_data_55_V_TDATA,
        layer3_out_V_data_56_V_TDATA,
        layer3_out_V_data_57_V_TDATA,
        layer3_out_V_data_58_V_TDATA,
        layer3_out_V_data_59_V_TDATA,
        layer3_out_V_data_60_V_TDATA,
        layer3_out_V_data_61_V_TDATA,
        layer3_out_V_data_62_V_TDATA,
        layer3_out_V_data_63_V_TDATA,
        const_size_in_1,
        const_size_out_1,
        ap_clk,
        ap_rst_n,
        const_size_in_1_ap_vld,
        const_size_out_1_ap_vld,
        ap_start,
        ap_done,
        input_1_V_data_0_V_TVALID,
        input_1_V_data_0_V_TREADY,
        input_1_V_data_1_V_TVALID,
        input_1_V_data_1_V_TREADY,
        input_1_V_data_2_V_TVALID,
        input_1_V_data_2_V_TREADY,
        input_1_V_data_3_V_TVALID,
        input_1_V_data_3_V_TREADY,
        input_1_V_data_4_V_TVALID,
        input_1_V_data_4_V_TREADY,
        input_1_V_data_5_V_TVALID,
        input_1_V_data_5_V_TREADY,
        input_1_V_data_6_V_TVALID,
        input_1_V_data_6_V_TREADY,
        input_1_V_data_7_V_TVALID,
        input_1_V_data_7_V_TREADY,
        input_1_V_data_8_V_TVALID,
        input_1_V_data_8_V_TREADY,
        input_1_V_data_9_V_TVALID,
        input_1_V_data_9_V_TREADY,
        input_1_V_data_10_V_TVALID,
        input_1_V_data_10_V_TREADY,
        input_1_V_data_11_V_TVALID,
        input_1_V_data_11_V_TREADY,
        input_1_V_data_12_V_TVALID,
        input_1_V_data_12_V_TREADY,
        input_1_V_data_13_V_TVALID,
        input_1_V_data_13_V_TREADY,
        input_1_V_data_14_V_TVALID,
        input_1_V_data_14_V_TREADY,
        input_1_V_data_15_V_TVALID,
        input_1_V_data_15_V_TREADY,
        layer3_out_V_data_0_V_TVALID,
        layer3_out_V_data_0_V_TREADY,
        layer3_out_V_data_1_V_TVALID,
        layer3_out_V_data_1_V_TREADY,
        layer3_out_V_data_2_V_TVALID,
        layer3_out_V_data_2_V_TREADY,
        layer3_out_V_data_3_V_TVALID,
        layer3_out_V_data_3_V_TREADY,
        layer3_out_V_data_4_V_TVALID,
        layer3_out_V_data_4_V_TREADY,
        layer3_out_V_data_5_V_TVALID,
        layer3_out_V_data_5_V_TREADY,
        layer3_out_V_data_6_V_TVALID,
        layer3_out_V_data_6_V_TREADY,
        layer3_out_V_data_7_V_TVALID,
        layer3_out_V_data_7_V_TREADY,
        layer3_out_V_data_8_V_TVALID,
        layer3_out_V_data_8_V_TREADY,
        layer3_out_V_data_9_V_TVALID,
        layer3_out_V_data_9_V_TREADY,
        layer3_out_V_data_10_V_TVALID,
        layer3_out_V_data_10_V_TREADY,
        layer3_out_V_data_11_V_TVALID,
        layer3_out_V_data_11_V_TREADY,
        layer3_out_V_data_12_V_TVALID,
        layer3_out_V_data_12_V_TREADY,
        layer3_out_V_data_13_V_TVALID,
        layer3_out_V_data_13_V_TREADY,
        layer3_out_V_data_14_V_TVALID,
        layer3_out_V_data_14_V_TREADY,
        layer3_out_V_data_15_V_TVALID,
        layer3_out_V_data_15_V_TREADY,
        layer3_out_V_data_16_V_TVALID,
        layer3_out_V_data_16_V_TREADY,
        layer3_out_V_data_17_V_TVALID,
        layer3_out_V_data_17_V_TREADY,
        layer3_out_V_data_18_V_TVALID,
        layer3_out_V_data_18_V_TREADY,
        layer3_out_V_data_19_V_TVALID,
        layer3_out_V_data_19_V_TREADY,
        layer3_out_V_data_20_V_TVALID,
        layer3_out_V_data_20_V_TREADY,
        layer3_out_V_data_21_V_TVALID,
        layer3_out_V_data_21_V_TREADY,
        layer3_out_V_data_22_V_TVALID,
        layer3_out_V_data_22_V_TREADY,
        layer3_out_V_data_23_V_TVALID,
        layer3_out_V_data_23_V_TREADY,
        layer3_out_V_data_24_V_TVALID,
        layer3_out_V_data_24_V_TREADY,
        layer3_out_V_data_25_V_TVALID,
        layer3_out_V_data_25_V_TREADY,
        layer3_out_V_data_26_V_TVALID,
        layer3_out_V_data_26_V_TREADY,
        layer3_out_V_data_27_V_TVALID,
        layer3_out_V_data_27_V_TREADY,
        layer3_out_V_data_28_V_TVALID,
        layer3_out_V_data_28_V_TREADY,
        layer3_out_V_data_29_V_TVALID,
        layer3_out_V_data_29_V_TREADY,
        layer3_out_V_data_30_V_TVALID,
        layer3_out_V_data_30_V_TREADY,
        layer3_out_V_data_31_V_TVALID,
        layer3_out_V_data_31_V_TREADY,
        layer3_out_V_data_32_V_TVALID,
        layer3_out_V_data_32_V_TREADY,
        layer3_out_V_data_33_V_TVALID,
        layer3_out_V_data_33_V_TREADY,
        layer3_out_V_data_34_V_TVALID,
        layer3_out_V_data_34_V_TREADY,
        layer3_out_V_data_35_V_TVALID,
        layer3_out_V_data_35_V_TREADY,
        layer3_out_V_data_36_V_TVALID,
        layer3_out_V_data_36_V_TREADY,
        layer3_out_V_data_37_V_TVALID,
        layer3_out_V_data_37_V_TREADY,
        layer3_out_V_data_38_V_TVALID,
        layer3_out_V_data_38_V_TREADY,
        layer3_out_V_data_39_V_TVALID,
        layer3_out_V_data_39_V_TREADY,
        layer3_out_V_data_40_V_TVALID,
        layer3_out_V_data_40_V_TREADY,
        layer3_out_V_data_41_V_TVALID,
        layer3_out_V_data_41_V_TREADY,
        layer3_out_V_data_42_V_TVALID,
        layer3_out_V_data_42_V_TREADY,
        layer3_out_V_data_43_V_TVALID,
        layer3_out_V_data_43_V_TREADY,
        layer3_out_V_data_44_V_TVALID,
        layer3_out_V_data_44_V_TREADY,
        layer3_out_V_data_45_V_TVALID,
        layer3_out_V_data_45_V_TREADY,
        layer3_out_V_data_46_V_TVALID,
        layer3_out_V_data_46_V_TREADY,
        layer3_out_V_data_47_V_TVALID,
        layer3_out_V_data_47_V_TREADY,
        layer3_out_V_data_48_V_TVALID,
        layer3_out_V_data_48_V_TREADY,
        layer3_out_V_data_49_V_TVALID,
        layer3_out_V_data_49_V_TREADY,
        layer3_out_V_data_50_V_TVALID,
        layer3_out_V_data_50_V_TREADY,
        layer3_out_V_data_51_V_TVALID,
        layer3_out_V_data_51_V_TREADY,
        layer3_out_V_data_52_V_TVALID,
        layer3_out_V_data_52_V_TREADY,
        layer3_out_V_data_53_V_TVALID,
        layer3_out_V_data_53_V_TREADY,
        layer3_out_V_data_54_V_TVALID,
        layer3_out_V_data_54_V_TREADY,
        layer3_out_V_data_55_V_TVALID,
        layer3_out_V_data_55_V_TREADY,
        layer3_out_V_data_56_V_TVALID,
        layer3_out_V_data_56_V_TREADY,
        layer3_out_V_data_57_V_TVALID,
        layer3_out_V_data_57_V_TREADY,
        layer3_out_V_data_58_V_TVALID,
        layer3_out_V_data_58_V_TREADY,
        layer3_out_V_data_59_V_TVALID,
        layer3_out_V_data_59_V_TREADY,
        layer3_out_V_data_60_V_TVALID,
        layer3_out_V_data_60_V_TREADY,
        layer3_out_V_data_61_V_TVALID,
        layer3_out_V_data_61_V_TREADY,
        layer3_out_V_data_62_V_TVALID,
        layer3_out_V_data_62_V_TREADY,
        layer3_out_V_data_63_V_TVALID,
        layer3_out_V_data_63_V_TREADY,
        ap_ready,
        ap_idle
);


input  [7:0] input_1_V_data_0_V_TDATA;
input  [7:0] input_1_V_data_1_V_TDATA;
input  [7:0] input_1_V_data_2_V_TDATA;
input  [7:0] input_1_V_data_3_V_TDATA;
input  [7:0] input_1_V_data_4_V_TDATA;
input  [7:0] input_1_V_data_5_V_TDATA;
input  [7:0] input_1_V_data_6_V_TDATA;
input  [7:0] input_1_V_data_7_V_TDATA;
input  [7:0] input_1_V_data_8_V_TDATA;
input  [7:0] input_1_V_data_9_V_TDATA;
input  [7:0] input_1_V_data_10_V_TDATA;
input  [7:0] input_1_V_data_11_V_TDATA;
input  [7:0] input_1_V_data_12_V_TDATA;
input  [7:0] input_1_V_data_13_V_TDATA;
input  [7:0] input_1_V_data_14_V_TDATA;
input  [7:0] input_1_V_data_15_V_TDATA;
output  [7:0] layer3_out_V_data_0_V_TDATA;
output  [7:0] layer3_out_V_data_1_V_TDATA;
output  [7:0] layer3_out_V_data_2_V_TDATA;
output  [7:0] layer3_out_V_data_3_V_TDATA;
output  [7:0] layer3_out_V_data_4_V_TDATA;
output  [7:0] layer3_out_V_data_5_V_TDATA;
output  [7:0] layer3_out_V_data_6_V_TDATA;
output  [7:0] layer3_out_V_data_7_V_TDATA;
output  [7:0] layer3_out_V_data_8_V_TDATA;
output  [7:0] layer3_out_V_data_9_V_TDATA;
output  [7:0] layer3_out_V_data_10_V_TDATA;
output  [7:0] layer3_out_V_data_11_V_TDATA;
output  [7:0] layer3_out_V_data_12_V_TDATA;
output  [7:0] layer3_out_V_data_13_V_TDATA;
output  [7:0] layer3_out_V_data_14_V_TDATA;
output  [7:0] layer3_out_V_data_15_V_TDATA;
output  [7:0] layer3_out_V_data_16_V_TDATA;
output  [7:0] layer3_out_V_data_17_V_TDATA;
output  [7:0] layer3_out_V_data_18_V_TDATA;
output  [7:0] layer3_out_V_data_19_V_TDATA;
output  [7:0] layer3_out_V_data_20_V_TDATA;
output  [7:0] layer3_out_V_data_21_V_TDATA;
output  [7:0] layer3_out_V_data_22_V_TDATA;
output  [7:0] layer3_out_V_data_23_V_TDATA;
output  [7:0] layer3_out_V_data_24_V_TDATA;
output  [7:0] layer3_out_V_data_25_V_TDATA;
output  [7:0] layer3_out_V_data_26_V_TDATA;
output  [7:0] layer3_out_V_data_27_V_TDATA;
output  [7:0] layer3_out_V_data_28_V_TDATA;
output  [7:0] layer3_out_V_data_29_V_TDATA;
output  [7:0] layer3_out_V_data_30_V_TDATA;
output  [7:0] layer3_out_V_data_31_V_TDATA;
output  [7:0] layer3_out_V_data_32_V_TDATA;
output  [7:0] layer3_out_V_data_33_V_TDATA;
output  [7:0] layer3_out_V_data_34_V_TDATA;
output  [7:0] layer3_out_V_data_35_V_TDATA;
output  [7:0] layer3_out_V_data_36_V_TDATA;
output  [7:0] layer3_out_V_data_37_V_TDATA;
output  [7:0] layer3_out_V_data_38_V_TDATA;
output  [7:0] layer3_out_V_data_39_V_TDATA;
output  [7:0] layer3_out_V_data_40_V_TDATA;
output  [7:0] layer3_out_V_data_41_V_TDATA;
output  [7:0] layer3_out_V_data_42_V_TDATA;
output  [7:0] layer3_out_V_data_43_V_TDATA;
output  [7:0] layer3_out_V_data_44_V_TDATA;
output  [7:0] layer3_out_V_data_45_V_TDATA;
output  [7:0] layer3_out_V_data_46_V_TDATA;
output  [7:0] layer3_out_V_data_47_V_TDATA;
output  [7:0] layer3_out_V_data_48_V_TDATA;
output  [7:0] layer3_out_V_data_49_V_TDATA;
output  [7:0] layer3_out_V_data_50_V_TDATA;
output  [7:0] layer3_out_V_data_51_V_TDATA;
output  [7:0] layer3_out_V_data_52_V_TDATA;
output  [7:0] layer3_out_V_data_53_V_TDATA;
output  [7:0] layer3_out_V_data_54_V_TDATA;
output  [7:0] layer3_out_V_data_55_V_TDATA;
output  [7:0] layer3_out_V_data_56_V_TDATA;
output  [7:0] layer3_out_V_data_57_V_TDATA;
output  [7:0] layer3_out_V_data_58_V_TDATA;
output  [7:0] layer3_out_V_data_59_V_TDATA;
output  [7:0] layer3_out_V_data_60_V_TDATA;
output  [7:0] layer3_out_V_data_61_V_TDATA;
output  [7:0] layer3_out_V_data_62_V_TDATA;
output  [7:0] layer3_out_V_data_63_V_TDATA;
output  [15:0] const_size_in_1;
output  [15:0] const_size_out_1;
input   ap_clk;
input   ap_rst_n;
output   const_size_in_1_ap_vld;
output   const_size_out_1_ap_vld;
input   ap_start;
output   ap_done;
input   input_1_V_data_0_V_TVALID;
output   input_1_V_data_0_V_TREADY;
input   input_1_V_data_1_V_TVALID;
output   input_1_V_data_1_V_TREADY;
input   input_1_V_data_2_V_TVALID;
output   input_1_V_data_2_V_TREADY;
input   input_1_V_data_3_V_TVALID;
output   input_1_V_data_3_V_TREADY;
input   input_1_V_data_4_V_TVALID;
output   input_1_V_data_4_V_TREADY;
input   input_1_V_data_5_V_TVALID;
output   input_1_V_data_5_V_TREADY;
input   input_1_V_data_6_V_TVALID;
output   input_1_V_data_6_V_TREADY;
input   input_1_V_data_7_V_TVALID;
output   input_1_V_data_7_V_TREADY;
input   input_1_V_data_8_V_TVALID;
output   input_1_V_data_8_V_TREADY;
input   input_1_V_data_9_V_TVALID;
output   input_1_V_data_9_V_TREADY;
input   input_1_V_data_10_V_TVALID;
output   input_1_V_data_10_V_TREADY;
input   input_1_V_data_11_V_TVALID;
output   input_1_V_data_11_V_TREADY;
input   input_1_V_data_12_V_TVALID;
output   input_1_V_data_12_V_TREADY;
input   input_1_V_data_13_V_TVALID;
output   input_1_V_data_13_V_TREADY;
input   input_1_V_data_14_V_TVALID;
output   input_1_V_data_14_V_TREADY;
input   input_1_V_data_15_V_TVALID;
output   input_1_V_data_15_V_TREADY;
output   layer3_out_V_data_0_V_TVALID;
input   layer3_out_V_data_0_V_TREADY;
output   layer3_out_V_data_1_V_TVALID;
input   layer3_out_V_data_1_V_TREADY;
output   layer3_out_V_data_2_V_TVALID;
input   layer3_out_V_data_2_V_TREADY;
output   layer3_out_V_data_3_V_TVALID;
input   layer3_out_V_data_3_V_TREADY;
output   layer3_out_V_data_4_V_TVALID;
input   layer3_out_V_data_4_V_TREADY;
output   layer3_out_V_data_5_V_TVALID;
input   layer3_out_V_data_5_V_TREADY;
output   layer3_out_V_data_6_V_TVALID;
input   layer3_out_V_data_6_V_TREADY;
output   layer3_out_V_data_7_V_TVALID;
input   layer3_out_V_data_7_V_TREADY;
output   layer3_out_V_data_8_V_TVALID;
input   layer3_out_V_data_8_V_TREADY;
output   layer3_out_V_data_9_V_TVALID;
input   layer3_out_V_data_9_V_TREADY;
output   layer3_out_V_data_10_V_TVALID;
input   layer3_out_V_data_10_V_TREADY;
output   layer3_out_V_data_11_V_TVALID;
input   layer3_out_V_data_11_V_TREADY;
output   layer3_out_V_data_12_V_TVALID;
input   layer3_out_V_data_12_V_TREADY;
output   layer3_out_V_data_13_V_TVALID;
input   layer3_out_V_data_13_V_TREADY;
output   layer3_out_V_data_14_V_TVALID;
input   layer3_out_V_data_14_V_TREADY;
output   layer3_out_V_data_15_V_TVALID;
input   layer3_out_V_data_15_V_TREADY;
output   layer3_out_V_data_16_V_TVALID;
input   layer3_out_V_data_16_V_TREADY;
output   layer3_out_V_data_17_V_TVALID;
input   layer3_out_V_data_17_V_TREADY;
output   layer3_out_V_data_18_V_TVALID;
input   layer3_out_V_data_18_V_TREADY;
output   layer3_out_V_data_19_V_TVALID;
input   layer3_out_V_data_19_V_TREADY;
output   layer3_out_V_data_20_V_TVALID;
input   layer3_out_V_data_20_V_TREADY;
output   layer3_out_V_data_21_V_TVALID;
input   layer3_out_V_data_21_V_TREADY;
output   layer3_out_V_data_22_V_TVALID;
input   layer3_out_V_data_22_V_TREADY;
output   layer3_out_V_data_23_V_TVALID;
input   layer3_out_V_data_23_V_TREADY;
output   layer3_out_V_data_24_V_TVALID;
input   layer3_out_V_data_24_V_TREADY;
output   layer3_out_V_data_25_V_TVALID;
input   layer3_out_V_data_25_V_TREADY;
output   layer3_out_V_data_26_V_TVALID;
input   layer3_out_V_data_26_V_TREADY;
output   layer3_out_V_data_27_V_TVALID;
input   layer3_out_V_data_27_V_TREADY;
output   layer3_out_V_data_28_V_TVALID;
input   layer3_out_V_data_28_V_TREADY;
output   layer3_out_V_data_29_V_TVALID;
input   layer3_out_V_data_29_V_TREADY;
output   layer3_out_V_data_30_V_TVALID;
input   layer3_out_V_data_30_V_TREADY;
output   layer3_out_V_data_31_V_TVALID;
input   layer3_out_V_data_31_V_TREADY;
output   layer3_out_V_data_32_V_TVALID;
input   layer3_out_V_data_32_V_TREADY;
output   layer3_out_V_data_33_V_TVALID;
input   layer3_out_V_data_33_V_TREADY;
output   layer3_out_V_data_34_V_TVALID;
input   layer3_out_V_data_34_V_TREADY;
output   layer3_out_V_data_35_V_TVALID;
input   layer3_out_V_data_35_V_TREADY;
output   layer3_out_V_data_36_V_TVALID;
input   layer3_out_V_data_36_V_TREADY;
output   layer3_out_V_data_37_V_TVALID;
input   layer3_out_V_data_37_V_TREADY;
output   layer3_out_V_data_38_V_TVALID;
input   layer3_out_V_data_38_V_TREADY;
output   layer3_out_V_data_39_V_TVALID;
input   layer3_out_V_data_39_V_TREADY;
output   layer3_out_V_data_40_V_TVALID;
input   layer3_out_V_data_40_V_TREADY;
output   layer3_out_V_data_41_V_TVALID;
input   layer3_out_V_data_41_V_TREADY;
output   layer3_out_V_data_42_V_TVALID;
input   layer3_out_V_data_42_V_TREADY;
output   layer3_out_V_data_43_V_TVALID;
input   layer3_out_V_data_43_V_TREADY;
output   layer3_out_V_data_44_V_TVALID;
input   layer3_out_V_data_44_V_TREADY;
output   layer3_out_V_data_45_V_TVALID;
input   layer3_out_V_data_45_V_TREADY;
output   layer3_out_V_data_46_V_TVALID;
input   layer3_out_V_data_46_V_TREADY;
output   layer3_out_V_data_47_V_TVALID;
input   layer3_out_V_data_47_V_TREADY;
output   layer3_out_V_data_48_V_TVALID;
input   layer3_out_V_data_48_V_TREADY;
output   layer3_out_V_data_49_V_TVALID;
input   layer3_out_V_data_49_V_TREADY;
output   layer3_out_V_data_50_V_TVALID;
input   layer3_out_V_data_50_V_TREADY;
output   layer3_out_V_data_51_V_TVALID;
input   layer3_out_V_data_51_V_TREADY;
output   layer3_out_V_data_52_V_TVALID;
input   layer3_out_V_data_52_V_TREADY;
output   layer3_out_V_data_53_V_TVALID;
input   layer3_out_V_data_53_V_TREADY;
output   layer3_out_V_data_54_V_TVALID;
input   layer3_out_V_data_54_V_TREADY;
output   layer3_out_V_data_55_V_TVALID;
input   layer3_out_V_data_55_V_TREADY;
output   layer3_out_V_data_56_V_TVALID;
input   layer3_out_V_data_56_V_TREADY;
output   layer3_out_V_data_57_V_TVALID;
input   layer3_out_V_data_57_V_TREADY;
output   layer3_out_V_data_58_V_TVALID;
input   layer3_out_V_data_58_V_TREADY;
output   layer3_out_V_data_59_V_TVALID;
input   layer3_out_V_data_59_V_TREADY;
output   layer3_out_V_data_60_V_TVALID;
input   layer3_out_V_data_60_V_TREADY;
output   layer3_out_V_data_61_V_TVALID;
input   layer3_out_V_data_61_V_TREADY;
output   layer3_out_V_data_62_V_TVALID;
input   layer3_out_V_data_62_V_TREADY;
output   layer3_out_V_data_63_V_TVALID;
input   layer3_out_V_data_63_V_TREADY;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [15:0] Block_proc_U0_const_size_in_1;
wire    Block_proc_U0_const_size_in_1_ap_vld;
wire   [15:0] Block_proc_U0_const_size_out_1;
wire    Block_proc_U0_const_size_out_1_ap_vld;
wire    ap_sync_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_start_out;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_start_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_0_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_1_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_2_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_3_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_4_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_5_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_6_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_7_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_8_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_9_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_10_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_11_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_12_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_13_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_14_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_15_V_TREADY;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_write;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_ap_start;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_ap_done;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_ap_continue;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_ap_idle;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_ap_ready;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_7_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_8_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_9_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_10_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_11_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_12_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_13_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_14_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_15_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_16_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_17_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_18_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_19_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_20_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_21_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_22_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_23_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_24_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_25_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_26_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_27_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_28_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_29_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_30_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_31_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_32_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_33_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_34_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_35_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_36_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_37_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_38_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_39_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_40_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_41_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_42_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_43_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_44_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_45_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_46_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_47_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_48_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_49_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_50_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_51_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_52_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_53_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_54_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_55_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_56_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_57_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_58_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_59_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_60_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_61_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_62_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_63_V_read;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TVALID;
wire   [7:0] relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TDATA;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TVALID;
wire    layer4_out_V_data_0_V_full_n;
wire   [7:0] layer4_out_V_data_0_V_dout;
wire    layer4_out_V_data_0_V_empty_n;
wire    layer4_out_V_data_1_V_full_n;
wire   [7:0] layer4_out_V_data_1_V_dout;
wire    layer4_out_V_data_1_V_empty_n;
wire    layer4_out_V_data_2_V_full_n;
wire   [7:0] layer4_out_V_data_2_V_dout;
wire    layer4_out_V_data_2_V_empty_n;
wire    layer4_out_V_data_3_V_full_n;
wire   [7:0] layer4_out_V_data_3_V_dout;
wire    layer4_out_V_data_3_V_empty_n;
wire    layer4_out_V_data_4_V_full_n;
wire   [7:0] layer4_out_V_data_4_V_dout;
wire    layer4_out_V_data_4_V_empty_n;
wire    layer4_out_V_data_5_V_full_n;
wire   [7:0] layer4_out_V_data_5_V_dout;
wire    layer4_out_V_data_5_V_empty_n;
wire    layer4_out_V_data_6_V_full_n;
wire   [7:0] layer4_out_V_data_6_V_dout;
wire    layer4_out_V_data_6_V_empty_n;
wire    layer4_out_V_data_7_V_full_n;
wire   [7:0] layer4_out_V_data_7_V_dout;
wire    layer4_out_V_data_7_V_empty_n;
wire    layer4_out_V_data_8_V_full_n;
wire   [7:0] layer4_out_V_data_8_V_dout;
wire    layer4_out_V_data_8_V_empty_n;
wire    layer4_out_V_data_9_V_full_n;
wire   [7:0] layer4_out_V_data_9_V_dout;
wire    layer4_out_V_data_9_V_empty_n;
wire    layer4_out_V_data_10_V_full_n;
wire   [7:0] layer4_out_V_data_10_V_dout;
wire    layer4_out_V_data_10_V_empty_n;
wire    layer4_out_V_data_11_V_full_n;
wire   [7:0] layer4_out_V_data_11_V_dout;
wire    layer4_out_V_data_11_V_empty_n;
wire    layer4_out_V_data_12_V_full_n;
wire   [7:0] layer4_out_V_data_12_V_dout;
wire    layer4_out_V_data_12_V_empty_n;
wire    layer4_out_V_data_13_V_full_n;
wire   [7:0] layer4_out_V_data_13_V_dout;
wire    layer4_out_V_data_13_V_empty_n;
wire    layer4_out_V_data_14_V_full_n;
wire   [7:0] layer4_out_V_data_14_V_dout;
wire    layer4_out_V_data_14_V_empty_n;
wire    layer4_out_V_data_15_V_full_n;
wire   [7:0] layer4_out_V_data_15_V_dout;
wire    layer4_out_V_data_15_V_empty_n;
wire    layer4_out_V_data_16_V_full_n;
wire   [7:0] layer4_out_V_data_16_V_dout;
wire    layer4_out_V_data_16_V_empty_n;
wire    layer4_out_V_data_17_V_full_n;
wire   [7:0] layer4_out_V_data_17_V_dout;
wire    layer4_out_V_data_17_V_empty_n;
wire    layer4_out_V_data_18_V_full_n;
wire   [7:0] layer4_out_V_data_18_V_dout;
wire    layer4_out_V_data_18_V_empty_n;
wire    layer4_out_V_data_19_V_full_n;
wire   [7:0] layer4_out_V_data_19_V_dout;
wire    layer4_out_V_data_19_V_empty_n;
wire    layer4_out_V_data_20_V_full_n;
wire   [7:0] layer4_out_V_data_20_V_dout;
wire    layer4_out_V_data_20_V_empty_n;
wire    layer4_out_V_data_21_V_full_n;
wire   [7:0] layer4_out_V_data_21_V_dout;
wire    layer4_out_V_data_21_V_empty_n;
wire    layer4_out_V_data_22_V_full_n;
wire   [7:0] layer4_out_V_data_22_V_dout;
wire    layer4_out_V_data_22_V_empty_n;
wire    layer4_out_V_data_23_V_full_n;
wire   [7:0] layer4_out_V_data_23_V_dout;
wire    layer4_out_V_data_23_V_empty_n;
wire    layer4_out_V_data_24_V_full_n;
wire   [7:0] layer4_out_V_data_24_V_dout;
wire    layer4_out_V_data_24_V_empty_n;
wire    layer4_out_V_data_25_V_full_n;
wire   [7:0] layer4_out_V_data_25_V_dout;
wire    layer4_out_V_data_25_V_empty_n;
wire    layer4_out_V_data_26_V_full_n;
wire   [7:0] layer4_out_V_data_26_V_dout;
wire    layer4_out_V_data_26_V_empty_n;
wire    layer4_out_V_data_27_V_full_n;
wire   [7:0] layer4_out_V_data_27_V_dout;
wire    layer4_out_V_data_27_V_empty_n;
wire    layer4_out_V_data_28_V_full_n;
wire   [7:0] layer4_out_V_data_28_V_dout;
wire    layer4_out_V_data_28_V_empty_n;
wire    layer4_out_V_data_29_V_full_n;
wire   [7:0] layer4_out_V_data_29_V_dout;
wire    layer4_out_V_data_29_V_empty_n;
wire    layer4_out_V_data_30_V_full_n;
wire   [7:0] layer4_out_V_data_30_V_dout;
wire    layer4_out_V_data_30_V_empty_n;
wire    layer4_out_V_data_31_V_full_n;
wire   [7:0] layer4_out_V_data_31_V_dout;
wire    layer4_out_V_data_31_V_empty_n;
wire    layer4_out_V_data_32_V_full_n;
wire   [7:0] layer4_out_V_data_32_V_dout;
wire    layer4_out_V_data_32_V_empty_n;
wire    layer4_out_V_data_33_V_full_n;
wire   [7:0] layer4_out_V_data_33_V_dout;
wire    layer4_out_V_data_33_V_empty_n;
wire    layer4_out_V_data_34_V_full_n;
wire   [7:0] layer4_out_V_data_34_V_dout;
wire    layer4_out_V_data_34_V_empty_n;
wire    layer4_out_V_data_35_V_full_n;
wire   [7:0] layer4_out_V_data_35_V_dout;
wire    layer4_out_V_data_35_V_empty_n;
wire    layer4_out_V_data_36_V_full_n;
wire   [7:0] layer4_out_V_data_36_V_dout;
wire    layer4_out_V_data_36_V_empty_n;
wire    layer4_out_V_data_37_V_full_n;
wire   [7:0] layer4_out_V_data_37_V_dout;
wire    layer4_out_V_data_37_V_empty_n;
wire    layer4_out_V_data_38_V_full_n;
wire   [7:0] layer4_out_V_data_38_V_dout;
wire    layer4_out_V_data_38_V_empty_n;
wire    layer4_out_V_data_39_V_full_n;
wire   [7:0] layer4_out_V_data_39_V_dout;
wire    layer4_out_V_data_39_V_empty_n;
wire    layer4_out_V_data_40_V_full_n;
wire   [7:0] layer4_out_V_data_40_V_dout;
wire    layer4_out_V_data_40_V_empty_n;
wire    layer4_out_V_data_41_V_full_n;
wire   [7:0] layer4_out_V_data_41_V_dout;
wire    layer4_out_V_data_41_V_empty_n;
wire    layer4_out_V_data_42_V_full_n;
wire   [7:0] layer4_out_V_data_42_V_dout;
wire    layer4_out_V_data_42_V_empty_n;
wire    layer4_out_V_data_43_V_full_n;
wire   [7:0] layer4_out_V_data_43_V_dout;
wire    layer4_out_V_data_43_V_empty_n;
wire    layer4_out_V_data_44_V_full_n;
wire   [7:0] layer4_out_V_data_44_V_dout;
wire    layer4_out_V_data_44_V_empty_n;
wire    layer4_out_V_data_45_V_full_n;
wire   [7:0] layer4_out_V_data_45_V_dout;
wire    layer4_out_V_data_45_V_empty_n;
wire    layer4_out_V_data_46_V_full_n;
wire   [7:0] layer4_out_V_data_46_V_dout;
wire    layer4_out_V_data_46_V_empty_n;
wire    layer4_out_V_data_47_V_full_n;
wire   [7:0] layer4_out_V_data_47_V_dout;
wire    layer4_out_V_data_47_V_empty_n;
wire    layer4_out_V_data_48_V_full_n;
wire   [7:0] layer4_out_V_data_48_V_dout;
wire    layer4_out_V_data_48_V_empty_n;
wire    layer4_out_V_data_49_V_full_n;
wire   [7:0] layer4_out_V_data_49_V_dout;
wire    layer4_out_V_data_49_V_empty_n;
wire    layer4_out_V_data_50_V_full_n;
wire   [7:0] layer4_out_V_data_50_V_dout;
wire    layer4_out_V_data_50_V_empty_n;
wire    layer4_out_V_data_51_V_full_n;
wire   [7:0] layer4_out_V_data_51_V_dout;
wire    layer4_out_V_data_51_V_empty_n;
wire    layer4_out_V_data_52_V_full_n;
wire   [7:0] layer4_out_V_data_52_V_dout;
wire    layer4_out_V_data_52_V_empty_n;
wire    layer4_out_V_data_53_V_full_n;
wire   [7:0] layer4_out_V_data_53_V_dout;
wire    layer4_out_V_data_53_V_empty_n;
wire    layer4_out_V_data_54_V_full_n;
wire   [7:0] layer4_out_V_data_54_V_dout;
wire    layer4_out_V_data_54_V_empty_n;
wire    layer4_out_V_data_55_V_full_n;
wire   [7:0] layer4_out_V_data_55_V_dout;
wire    layer4_out_V_data_55_V_empty_n;
wire    layer4_out_V_data_56_V_full_n;
wire   [7:0] layer4_out_V_data_56_V_dout;
wire    layer4_out_V_data_56_V_empty_n;
wire    layer4_out_V_data_57_V_full_n;
wire   [7:0] layer4_out_V_data_57_V_dout;
wire    layer4_out_V_data_57_V_empty_n;
wire    layer4_out_V_data_58_V_full_n;
wire   [7:0] layer4_out_V_data_58_V_dout;
wire    layer4_out_V_data_58_V_empty_n;
wire    layer4_out_V_data_59_V_full_n;
wire   [7:0] layer4_out_V_data_59_V_dout;
wire    layer4_out_V_data_59_V_empty_n;
wire    layer4_out_V_data_60_V_full_n;
wire   [7:0] layer4_out_V_data_60_V_dout;
wire    layer4_out_V_data_60_V_empty_n;
wire    layer4_out_V_data_61_V_full_n;
wire   [7:0] layer4_out_V_data_61_V_dout;
wire    layer4_out_V_data_61_V_empty_n;
wire    layer4_out_V_data_62_V_full_n;
wire   [7:0] layer4_out_V_data_62_V_dout;
wire    layer4_out_V_data_62_V_empty_n;
wire    layer4_out_V_data_63_V_full_n;
wire   [7:0] layer4_out_V_data_63_V_dout;
wire    layer4_out_V_data_63_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;
wire   [0:0] start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_din;
wire    start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_dout;
wire    start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_empty_n;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_start_full_n;
wire    relu_array_array_ap_fixed_64u_relu_config3_U0_start_write;

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .const_size_in_1(Block_proc_U0_const_size_in_1),
    .const_size_in_1_ap_vld(Block_proc_U0_const_size_in_1_ap_vld),
    .const_size_out_1(Block_proc_U0_const_size_out_1),
    .const_size_out_1_ap_vld(Block_proc_U0_const_size_out_1_ap_vld)
);

pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_s pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_start_out),
    .start_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_start_write),
    .data_V_data_0_V_TDATA(input_1_V_data_0_V_TDATA),
    .data_V_data_0_V_TVALID(input_1_V_data_0_V_TVALID),
    .data_V_data_0_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_0_V_TREADY),
    .data_V_data_1_V_TDATA(input_1_V_data_1_V_TDATA),
    .data_V_data_1_V_TVALID(input_1_V_data_1_V_TVALID),
    .data_V_data_1_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_1_V_TREADY),
    .data_V_data_2_V_TDATA(input_1_V_data_2_V_TDATA),
    .data_V_data_2_V_TVALID(input_1_V_data_2_V_TVALID),
    .data_V_data_2_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_2_V_TREADY),
    .data_V_data_3_V_TDATA(input_1_V_data_3_V_TDATA),
    .data_V_data_3_V_TVALID(input_1_V_data_3_V_TVALID),
    .data_V_data_3_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_3_V_TREADY),
    .data_V_data_4_V_TDATA(input_1_V_data_4_V_TDATA),
    .data_V_data_4_V_TVALID(input_1_V_data_4_V_TVALID),
    .data_V_data_4_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_4_V_TREADY),
    .data_V_data_5_V_TDATA(input_1_V_data_5_V_TDATA),
    .data_V_data_5_V_TVALID(input_1_V_data_5_V_TVALID),
    .data_V_data_5_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_5_V_TREADY),
    .data_V_data_6_V_TDATA(input_1_V_data_6_V_TDATA),
    .data_V_data_6_V_TVALID(input_1_V_data_6_V_TVALID),
    .data_V_data_6_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_6_V_TREADY),
    .data_V_data_7_V_TDATA(input_1_V_data_7_V_TDATA),
    .data_V_data_7_V_TVALID(input_1_V_data_7_V_TVALID),
    .data_V_data_7_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_7_V_TREADY),
    .data_V_data_8_V_TDATA(input_1_V_data_8_V_TDATA),
    .data_V_data_8_V_TVALID(input_1_V_data_8_V_TVALID),
    .data_V_data_8_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_8_V_TREADY),
    .data_V_data_9_V_TDATA(input_1_V_data_9_V_TDATA),
    .data_V_data_9_V_TVALID(input_1_V_data_9_V_TVALID),
    .data_V_data_9_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_9_V_TREADY),
    .data_V_data_10_V_TDATA(input_1_V_data_10_V_TDATA),
    .data_V_data_10_V_TVALID(input_1_V_data_10_V_TVALID),
    .data_V_data_10_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_10_V_TREADY),
    .data_V_data_11_V_TDATA(input_1_V_data_11_V_TDATA),
    .data_V_data_11_V_TVALID(input_1_V_data_11_V_TVALID),
    .data_V_data_11_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_11_V_TREADY),
    .data_V_data_12_V_TDATA(input_1_V_data_12_V_TDATA),
    .data_V_data_12_V_TVALID(input_1_V_data_12_V_TVALID),
    .data_V_data_12_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_12_V_TREADY),
    .data_V_data_13_V_TDATA(input_1_V_data_13_V_TDATA),
    .data_V_data_13_V_TVALID(input_1_V_data_13_V_TVALID),
    .data_V_data_13_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_13_V_TREADY),
    .data_V_data_14_V_TDATA(input_1_V_data_14_V_TDATA),
    .data_V_data_14_V_TVALID(input_1_V_data_14_V_TVALID),
    .data_V_data_14_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_14_V_TREADY),
    .data_V_data_15_V_TDATA(input_1_V_data_15_V_TDATA),
    .data_V_data_15_V_TVALID(input_1_V_data_15_V_TVALID),
    .data_V_data_15_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_15_V_TREADY),
    .res_V_data_0_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer4_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer4_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer4_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer4_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer4_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer4_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer4_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer4_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer4_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer4_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer4_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer4_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer4_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer4_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer4_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer4_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer4_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer4_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer4_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer4_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer4_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer4_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer4_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer4_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer4_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer4_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer4_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer4_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer4_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer4_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer4_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer4_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_write),
    .res_V_data_32_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_din),
    .res_V_data_32_V_full_n(layer4_out_V_data_32_V_full_n),
    .res_V_data_32_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_write),
    .res_V_data_33_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_din),
    .res_V_data_33_V_full_n(layer4_out_V_data_33_V_full_n),
    .res_V_data_33_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_write),
    .res_V_data_34_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_din),
    .res_V_data_34_V_full_n(layer4_out_V_data_34_V_full_n),
    .res_V_data_34_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_write),
    .res_V_data_35_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_din),
    .res_V_data_35_V_full_n(layer4_out_V_data_35_V_full_n),
    .res_V_data_35_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_write),
    .res_V_data_36_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_din),
    .res_V_data_36_V_full_n(layer4_out_V_data_36_V_full_n),
    .res_V_data_36_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_write),
    .res_V_data_37_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_din),
    .res_V_data_37_V_full_n(layer4_out_V_data_37_V_full_n),
    .res_V_data_37_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_write),
    .res_V_data_38_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_din),
    .res_V_data_38_V_full_n(layer4_out_V_data_38_V_full_n),
    .res_V_data_38_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_write),
    .res_V_data_39_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_din),
    .res_V_data_39_V_full_n(layer4_out_V_data_39_V_full_n),
    .res_V_data_39_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_write),
    .res_V_data_40_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_din),
    .res_V_data_40_V_full_n(layer4_out_V_data_40_V_full_n),
    .res_V_data_40_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_write),
    .res_V_data_41_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_din),
    .res_V_data_41_V_full_n(layer4_out_V_data_41_V_full_n),
    .res_V_data_41_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_write),
    .res_V_data_42_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_din),
    .res_V_data_42_V_full_n(layer4_out_V_data_42_V_full_n),
    .res_V_data_42_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_write),
    .res_V_data_43_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_din),
    .res_V_data_43_V_full_n(layer4_out_V_data_43_V_full_n),
    .res_V_data_43_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_write),
    .res_V_data_44_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_din),
    .res_V_data_44_V_full_n(layer4_out_V_data_44_V_full_n),
    .res_V_data_44_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_write),
    .res_V_data_45_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_din),
    .res_V_data_45_V_full_n(layer4_out_V_data_45_V_full_n),
    .res_V_data_45_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_write),
    .res_V_data_46_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_din),
    .res_V_data_46_V_full_n(layer4_out_V_data_46_V_full_n),
    .res_V_data_46_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_write),
    .res_V_data_47_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_din),
    .res_V_data_47_V_full_n(layer4_out_V_data_47_V_full_n),
    .res_V_data_47_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_write),
    .res_V_data_48_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_din),
    .res_V_data_48_V_full_n(layer4_out_V_data_48_V_full_n),
    .res_V_data_48_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_write),
    .res_V_data_49_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_din),
    .res_V_data_49_V_full_n(layer4_out_V_data_49_V_full_n),
    .res_V_data_49_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_write),
    .res_V_data_50_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_din),
    .res_V_data_50_V_full_n(layer4_out_V_data_50_V_full_n),
    .res_V_data_50_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_write),
    .res_V_data_51_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_din),
    .res_V_data_51_V_full_n(layer4_out_V_data_51_V_full_n),
    .res_V_data_51_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_write),
    .res_V_data_52_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_din),
    .res_V_data_52_V_full_n(layer4_out_V_data_52_V_full_n),
    .res_V_data_52_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_write),
    .res_V_data_53_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_din),
    .res_V_data_53_V_full_n(layer4_out_V_data_53_V_full_n),
    .res_V_data_53_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_write),
    .res_V_data_54_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_din),
    .res_V_data_54_V_full_n(layer4_out_V_data_54_V_full_n),
    .res_V_data_54_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_write),
    .res_V_data_55_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_din),
    .res_V_data_55_V_full_n(layer4_out_V_data_55_V_full_n),
    .res_V_data_55_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_write),
    .res_V_data_56_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_din),
    .res_V_data_56_V_full_n(layer4_out_V_data_56_V_full_n),
    .res_V_data_56_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_write),
    .res_V_data_57_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_din),
    .res_V_data_57_V_full_n(layer4_out_V_data_57_V_full_n),
    .res_V_data_57_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_write),
    .res_V_data_58_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_din),
    .res_V_data_58_V_full_n(layer4_out_V_data_58_V_full_n),
    .res_V_data_58_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_write),
    .res_V_data_59_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_din),
    .res_V_data_59_V_full_n(layer4_out_V_data_59_V_full_n),
    .res_V_data_59_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_write),
    .res_V_data_60_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_din),
    .res_V_data_60_V_full_n(layer4_out_V_data_60_V_full_n),
    .res_V_data_60_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_write),
    .res_V_data_61_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_din),
    .res_V_data_61_V_full_n(layer4_out_V_data_61_V_full_n),
    .res_V_data_61_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_write),
    .res_V_data_62_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_din),
    .res_V_data_62_V_full_n(layer4_out_V_data_62_V_full_n),
    .res_V_data_62_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_write),
    .res_V_data_63_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_din),
    .res_V_data_63_V_full_n(layer4_out_V_data_63_V_full_n),
    .res_V_data_63_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_write)
);

relu_array_array_ap_fixed_64u_relu_config3_s relu_array_array_ap_fixed_64u_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_start),
    .ap_done(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_ready),
    .data_V_data_0_V_dout(layer4_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer4_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer4_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer4_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer4_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer4_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer4_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer4_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer4_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer4_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer4_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer4_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer4_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer4_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer4_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer4_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer4_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer4_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer4_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer4_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer4_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer4_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer4_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer4_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer4_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer4_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer4_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer4_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer4_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer4_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer4_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer4_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer4_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer4_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer4_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer4_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer4_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer4_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer4_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer4_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer4_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer4_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer4_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer4_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer4_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer4_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer4_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer4_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer4_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer4_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer4_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer4_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer4_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer4_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer4_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer4_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer4_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer4_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer4_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer4_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer4_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer4_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer4_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer4_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_31_V_read),
    .data_V_data_32_V_dout(layer4_out_V_data_32_V_dout),
    .data_V_data_32_V_empty_n(layer4_out_V_data_32_V_empty_n),
    .data_V_data_32_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_32_V_read),
    .data_V_data_33_V_dout(layer4_out_V_data_33_V_dout),
    .data_V_data_33_V_empty_n(layer4_out_V_data_33_V_empty_n),
    .data_V_data_33_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_33_V_read),
    .data_V_data_34_V_dout(layer4_out_V_data_34_V_dout),
    .data_V_data_34_V_empty_n(layer4_out_V_data_34_V_empty_n),
    .data_V_data_34_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_34_V_read),
    .data_V_data_35_V_dout(layer4_out_V_data_35_V_dout),
    .data_V_data_35_V_empty_n(layer4_out_V_data_35_V_empty_n),
    .data_V_data_35_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_35_V_read),
    .data_V_data_36_V_dout(layer4_out_V_data_36_V_dout),
    .data_V_data_36_V_empty_n(layer4_out_V_data_36_V_empty_n),
    .data_V_data_36_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_36_V_read),
    .data_V_data_37_V_dout(layer4_out_V_data_37_V_dout),
    .data_V_data_37_V_empty_n(layer4_out_V_data_37_V_empty_n),
    .data_V_data_37_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_37_V_read),
    .data_V_data_38_V_dout(layer4_out_V_data_38_V_dout),
    .data_V_data_38_V_empty_n(layer4_out_V_data_38_V_empty_n),
    .data_V_data_38_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_38_V_read),
    .data_V_data_39_V_dout(layer4_out_V_data_39_V_dout),
    .data_V_data_39_V_empty_n(layer4_out_V_data_39_V_empty_n),
    .data_V_data_39_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_39_V_read),
    .data_V_data_40_V_dout(layer4_out_V_data_40_V_dout),
    .data_V_data_40_V_empty_n(layer4_out_V_data_40_V_empty_n),
    .data_V_data_40_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_40_V_read),
    .data_V_data_41_V_dout(layer4_out_V_data_41_V_dout),
    .data_V_data_41_V_empty_n(layer4_out_V_data_41_V_empty_n),
    .data_V_data_41_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_41_V_read),
    .data_V_data_42_V_dout(layer4_out_V_data_42_V_dout),
    .data_V_data_42_V_empty_n(layer4_out_V_data_42_V_empty_n),
    .data_V_data_42_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_42_V_read),
    .data_V_data_43_V_dout(layer4_out_V_data_43_V_dout),
    .data_V_data_43_V_empty_n(layer4_out_V_data_43_V_empty_n),
    .data_V_data_43_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_43_V_read),
    .data_V_data_44_V_dout(layer4_out_V_data_44_V_dout),
    .data_V_data_44_V_empty_n(layer4_out_V_data_44_V_empty_n),
    .data_V_data_44_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_44_V_read),
    .data_V_data_45_V_dout(layer4_out_V_data_45_V_dout),
    .data_V_data_45_V_empty_n(layer4_out_V_data_45_V_empty_n),
    .data_V_data_45_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_45_V_read),
    .data_V_data_46_V_dout(layer4_out_V_data_46_V_dout),
    .data_V_data_46_V_empty_n(layer4_out_V_data_46_V_empty_n),
    .data_V_data_46_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_46_V_read),
    .data_V_data_47_V_dout(layer4_out_V_data_47_V_dout),
    .data_V_data_47_V_empty_n(layer4_out_V_data_47_V_empty_n),
    .data_V_data_47_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_47_V_read),
    .data_V_data_48_V_dout(layer4_out_V_data_48_V_dout),
    .data_V_data_48_V_empty_n(layer4_out_V_data_48_V_empty_n),
    .data_V_data_48_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_48_V_read),
    .data_V_data_49_V_dout(layer4_out_V_data_49_V_dout),
    .data_V_data_49_V_empty_n(layer4_out_V_data_49_V_empty_n),
    .data_V_data_49_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_49_V_read),
    .data_V_data_50_V_dout(layer4_out_V_data_50_V_dout),
    .data_V_data_50_V_empty_n(layer4_out_V_data_50_V_empty_n),
    .data_V_data_50_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_50_V_read),
    .data_V_data_51_V_dout(layer4_out_V_data_51_V_dout),
    .data_V_data_51_V_empty_n(layer4_out_V_data_51_V_empty_n),
    .data_V_data_51_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_51_V_read),
    .data_V_data_52_V_dout(layer4_out_V_data_52_V_dout),
    .data_V_data_52_V_empty_n(layer4_out_V_data_52_V_empty_n),
    .data_V_data_52_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_52_V_read),
    .data_V_data_53_V_dout(layer4_out_V_data_53_V_dout),
    .data_V_data_53_V_empty_n(layer4_out_V_data_53_V_empty_n),
    .data_V_data_53_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_53_V_read),
    .data_V_data_54_V_dout(layer4_out_V_data_54_V_dout),
    .data_V_data_54_V_empty_n(layer4_out_V_data_54_V_empty_n),
    .data_V_data_54_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_54_V_read),
    .data_V_data_55_V_dout(layer4_out_V_data_55_V_dout),
    .data_V_data_55_V_empty_n(layer4_out_V_data_55_V_empty_n),
    .data_V_data_55_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_55_V_read),
    .data_V_data_56_V_dout(layer4_out_V_data_56_V_dout),
    .data_V_data_56_V_empty_n(layer4_out_V_data_56_V_empty_n),
    .data_V_data_56_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_56_V_read),
    .data_V_data_57_V_dout(layer4_out_V_data_57_V_dout),
    .data_V_data_57_V_empty_n(layer4_out_V_data_57_V_empty_n),
    .data_V_data_57_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_57_V_read),
    .data_V_data_58_V_dout(layer4_out_V_data_58_V_dout),
    .data_V_data_58_V_empty_n(layer4_out_V_data_58_V_empty_n),
    .data_V_data_58_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_58_V_read),
    .data_V_data_59_V_dout(layer4_out_V_data_59_V_dout),
    .data_V_data_59_V_empty_n(layer4_out_V_data_59_V_empty_n),
    .data_V_data_59_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_59_V_read),
    .data_V_data_60_V_dout(layer4_out_V_data_60_V_dout),
    .data_V_data_60_V_empty_n(layer4_out_V_data_60_V_empty_n),
    .data_V_data_60_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_60_V_read),
    .data_V_data_61_V_dout(layer4_out_V_data_61_V_dout),
    .data_V_data_61_V_empty_n(layer4_out_V_data_61_V_empty_n),
    .data_V_data_61_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_61_V_read),
    .data_V_data_62_V_dout(layer4_out_V_data_62_V_dout),
    .data_V_data_62_V_empty_n(layer4_out_V_data_62_V_empty_n),
    .data_V_data_62_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_62_V_read),
    .data_V_data_63_V_dout(layer4_out_V_data_63_V_dout),
    .data_V_data_63_V_empty_n(layer4_out_V_data_63_V_empty_n),
    .data_V_data_63_V_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_63_V_read),
    .res_V_data_0_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TDATA),
    .res_V_data_0_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TVALID),
    .res_V_data_0_V_TREADY(layer3_out_V_data_0_V_TREADY),
    .res_V_data_1_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TDATA),
    .res_V_data_1_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TVALID),
    .res_V_data_1_V_TREADY(layer3_out_V_data_1_V_TREADY),
    .res_V_data_2_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TDATA),
    .res_V_data_2_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TVALID),
    .res_V_data_2_V_TREADY(layer3_out_V_data_2_V_TREADY),
    .res_V_data_3_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TDATA),
    .res_V_data_3_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TVALID),
    .res_V_data_3_V_TREADY(layer3_out_V_data_3_V_TREADY),
    .res_V_data_4_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TDATA),
    .res_V_data_4_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TVALID),
    .res_V_data_4_V_TREADY(layer3_out_V_data_4_V_TREADY),
    .res_V_data_5_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TDATA),
    .res_V_data_5_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TVALID),
    .res_V_data_5_V_TREADY(layer3_out_V_data_5_V_TREADY),
    .res_V_data_6_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TDATA),
    .res_V_data_6_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TVALID),
    .res_V_data_6_V_TREADY(layer3_out_V_data_6_V_TREADY),
    .res_V_data_7_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TDATA),
    .res_V_data_7_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TVALID),
    .res_V_data_7_V_TREADY(layer3_out_V_data_7_V_TREADY),
    .res_V_data_8_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TDATA),
    .res_V_data_8_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TVALID),
    .res_V_data_8_V_TREADY(layer3_out_V_data_8_V_TREADY),
    .res_V_data_9_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TDATA),
    .res_V_data_9_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TVALID),
    .res_V_data_9_V_TREADY(layer3_out_V_data_9_V_TREADY),
    .res_V_data_10_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TDATA),
    .res_V_data_10_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TVALID),
    .res_V_data_10_V_TREADY(layer3_out_V_data_10_V_TREADY),
    .res_V_data_11_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TDATA),
    .res_V_data_11_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TVALID),
    .res_V_data_11_V_TREADY(layer3_out_V_data_11_V_TREADY),
    .res_V_data_12_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TDATA),
    .res_V_data_12_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TVALID),
    .res_V_data_12_V_TREADY(layer3_out_V_data_12_V_TREADY),
    .res_V_data_13_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TDATA),
    .res_V_data_13_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TVALID),
    .res_V_data_13_V_TREADY(layer3_out_V_data_13_V_TREADY),
    .res_V_data_14_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TDATA),
    .res_V_data_14_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TVALID),
    .res_V_data_14_V_TREADY(layer3_out_V_data_14_V_TREADY),
    .res_V_data_15_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TDATA),
    .res_V_data_15_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TVALID),
    .res_V_data_15_V_TREADY(layer3_out_V_data_15_V_TREADY),
    .res_V_data_16_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TDATA),
    .res_V_data_16_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TVALID),
    .res_V_data_16_V_TREADY(layer3_out_V_data_16_V_TREADY),
    .res_V_data_17_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TDATA),
    .res_V_data_17_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TVALID),
    .res_V_data_17_V_TREADY(layer3_out_V_data_17_V_TREADY),
    .res_V_data_18_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TDATA),
    .res_V_data_18_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TVALID),
    .res_V_data_18_V_TREADY(layer3_out_V_data_18_V_TREADY),
    .res_V_data_19_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TDATA),
    .res_V_data_19_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TVALID),
    .res_V_data_19_V_TREADY(layer3_out_V_data_19_V_TREADY),
    .res_V_data_20_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TDATA),
    .res_V_data_20_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TVALID),
    .res_V_data_20_V_TREADY(layer3_out_V_data_20_V_TREADY),
    .res_V_data_21_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TDATA),
    .res_V_data_21_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TVALID),
    .res_V_data_21_V_TREADY(layer3_out_V_data_21_V_TREADY),
    .res_V_data_22_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TDATA),
    .res_V_data_22_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TVALID),
    .res_V_data_22_V_TREADY(layer3_out_V_data_22_V_TREADY),
    .res_V_data_23_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TDATA),
    .res_V_data_23_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TVALID),
    .res_V_data_23_V_TREADY(layer3_out_V_data_23_V_TREADY),
    .res_V_data_24_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TDATA),
    .res_V_data_24_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TVALID),
    .res_V_data_24_V_TREADY(layer3_out_V_data_24_V_TREADY),
    .res_V_data_25_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TDATA),
    .res_V_data_25_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TVALID),
    .res_V_data_25_V_TREADY(layer3_out_V_data_25_V_TREADY),
    .res_V_data_26_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TDATA),
    .res_V_data_26_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TVALID),
    .res_V_data_26_V_TREADY(layer3_out_V_data_26_V_TREADY),
    .res_V_data_27_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TDATA),
    .res_V_data_27_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TVALID),
    .res_V_data_27_V_TREADY(layer3_out_V_data_27_V_TREADY),
    .res_V_data_28_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TDATA),
    .res_V_data_28_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TVALID),
    .res_V_data_28_V_TREADY(layer3_out_V_data_28_V_TREADY),
    .res_V_data_29_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TDATA),
    .res_V_data_29_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TVALID),
    .res_V_data_29_V_TREADY(layer3_out_V_data_29_V_TREADY),
    .res_V_data_30_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TDATA),
    .res_V_data_30_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TVALID),
    .res_V_data_30_V_TREADY(layer3_out_V_data_30_V_TREADY),
    .res_V_data_31_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TDATA),
    .res_V_data_31_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TVALID),
    .res_V_data_31_V_TREADY(layer3_out_V_data_31_V_TREADY),
    .res_V_data_32_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TDATA),
    .res_V_data_32_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TVALID),
    .res_V_data_32_V_TREADY(layer3_out_V_data_32_V_TREADY),
    .res_V_data_33_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TDATA),
    .res_V_data_33_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TVALID),
    .res_V_data_33_V_TREADY(layer3_out_V_data_33_V_TREADY),
    .res_V_data_34_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TDATA),
    .res_V_data_34_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TVALID),
    .res_V_data_34_V_TREADY(layer3_out_V_data_34_V_TREADY),
    .res_V_data_35_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TDATA),
    .res_V_data_35_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TVALID),
    .res_V_data_35_V_TREADY(layer3_out_V_data_35_V_TREADY),
    .res_V_data_36_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TDATA),
    .res_V_data_36_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TVALID),
    .res_V_data_36_V_TREADY(layer3_out_V_data_36_V_TREADY),
    .res_V_data_37_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TDATA),
    .res_V_data_37_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TVALID),
    .res_V_data_37_V_TREADY(layer3_out_V_data_37_V_TREADY),
    .res_V_data_38_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TDATA),
    .res_V_data_38_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TVALID),
    .res_V_data_38_V_TREADY(layer3_out_V_data_38_V_TREADY),
    .res_V_data_39_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TDATA),
    .res_V_data_39_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TVALID),
    .res_V_data_39_V_TREADY(layer3_out_V_data_39_V_TREADY),
    .res_V_data_40_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TDATA),
    .res_V_data_40_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TVALID),
    .res_V_data_40_V_TREADY(layer3_out_V_data_40_V_TREADY),
    .res_V_data_41_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TDATA),
    .res_V_data_41_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TVALID),
    .res_V_data_41_V_TREADY(layer3_out_V_data_41_V_TREADY),
    .res_V_data_42_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TDATA),
    .res_V_data_42_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TVALID),
    .res_V_data_42_V_TREADY(layer3_out_V_data_42_V_TREADY),
    .res_V_data_43_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TDATA),
    .res_V_data_43_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TVALID),
    .res_V_data_43_V_TREADY(layer3_out_V_data_43_V_TREADY),
    .res_V_data_44_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TDATA),
    .res_V_data_44_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TVALID),
    .res_V_data_44_V_TREADY(layer3_out_V_data_44_V_TREADY),
    .res_V_data_45_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TDATA),
    .res_V_data_45_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TVALID),
    .res_V_data_45_V_TREADY(layer3_out_V_data_45_V_TREADY),
    .res_V_data_46_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TDATA),
    .res_V_data_46_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TVALID),
    .res_V_data_46_V_TREADY(layer3_out_V_data_46_V_TREADY),
    .res_V_data_47_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TDATA),
    .res_V_data_47_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TVALID),
    .res_V_data_47_V_TREADY(layer3_out_V_data_47_V_TREADY),
    .res_V_data_48_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TDATA),
    .res_V_data_48_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TVALID),
    .res_V_data_48_V_TREADY(layer3_out_V_data_48_V_TREADY),
    .res_V_data_49_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TDATA),
    .res_V_data_49_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TVALID),
    .res_V_data_49_V_TREADY(layer3_out_V_data_49_V_TREADY),
    .res_V_data_50_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TDATA),
    .res_V_data_50_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TVALID),
    .res_V_data_50_V_TREADY(layer3_out_V_data_50_V_TREADY),
    .res_V_data_51_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TDATA),
    .res_V_data_51_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TVALID),
    .res_V_data_51_V_TREADY(layer3_out_V_data_51_V_TREADY),
    .res_V_data_52_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TDATA),
    .res_V_data_52_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TVALID),
    .res_V_data_52_V_TREADY(layer3_out_V_data_52_V_TREADY),
    .res_V_data_53_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TDATA),
    .res_V_data_53_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TVALID),
    .res_V_data_53_V_TREADY(layer3_out_V_data_53_V_TREADY),
    .res_V_data_54_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TDATA),
    .res_V_data_54_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TVALID),
    .res_V_data_54_V_TREADY(layer3_out_V_data_54_V_TREADY),
    .res_V_data_55_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TDATA),
    .res_V_data_55_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TVALID),
    .res_V_data_55_V_TREADY(layer3_out_V_data_55_V_TREADY),
    .res_V_data_56_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TDATA),
    .res_V_data_56_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TVALID),
    .res_V_data_56_V_TREADY(layer3_out_V_data_56_V_TREADY),
    .res_V_data_57_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TDATA),
    .res_V_data_57_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TVALID),
    .res_V_data_57_V_TREADY(layer3_out_V_data_57_V_TREADY),
    .res_V_data_58_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TDATA),
    .res_V_data_58_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TVALID),
    .res_V_data_58_V_TREADY(layer3_out_V_data_58_V_TREADY),
    .res_V_data_59_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TDATA),
    .res_V_data_59_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TVALID),
    .res_V_data_59_V_TREADY(layer3_out_V_data_59_V_TREADY),
    .res_V_data_60_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TDATA),
    .res_V_data_60_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TVALID),
    .res_V_data_60_V_TREADY(layer3_out_V_data_60_V_TREADY),
    .res_V_data_61_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TDATA),
    .res_V_data_61_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TVALID),
    .res_V_data_61_V_TREADY(layer3_out_V_data_61_V_TREADY),
    .res_V_data_62_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TDATA),
    .res_V_data_62_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TVALID),
    .res_V_data_62_V_TREADY(layer3_out_V_data_62_V_TREADY),
    .res_V_data_63_V_TDATA(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TDATA),
    .res_V_data_63_V_TVALID(relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TVALID),
    .res_V_data_63_V_TREADY(layer3_out_V_data_63_V_TREADY)
);

fifo_w8_d784_A layer4_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_din),
    .if_full_n(layer4_out_V_data_0_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_0_V_write),
    .if_dout(layer4_out_V_data_0_V_dout),
    .if_empty_n(layer4_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_0_V_read)
);

fifo_w8_d784_A layer4_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_din),
    .if_full_n(layer4_out_V_data_1_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_1_V_write),
    .if_dout(layer4_out_V_data_1_V_dout),
    .if_empty_n(layer4_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_1_V_read)
);

fifo_w8_d784_A layer4_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_din),
    .if_full_n(layer4_out_V_data_2_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_2_V_write),
    .if_dout(layer4_out_V_data_2_V_dout),
    .if_empty_n(layer4_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_2_V_read)
);

fifo_w8_d784_A layer4_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_din),
    .if_full_n(layer4_out_V_data_3_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_3_V_write),
    .if_dout(layer4_out_V_data_3_V_dout),
    .if_empty_n(layer4_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_3_V_read)
);

fifo_w8_d784_A layer4_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_din),
    .if_full_n(layer4_out_V_data_4_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_4_V_write),
    .if_dout(layer4_out_V_data_4_V_dout),
    .if_empty_n(layer4_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_4_V_read)
);

fifo_w8_d784_A layer4_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_din),
    .if_full_n(layer4_out_V_data_5_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_5_V_write),
    .if_dout(layer4_out_V_data_5_V_dout),
    .if_empty_n(layer4_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_5_V_read)
);

fifo_w8_d784_A layer4_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_din),
    .if_full_n(layer4_out_V_data_6_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_6_V_write),
    .if_dout(layer4_out_V_data_6_V_dout),
    .if_empty_n(layer4_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_6_V_read)
);

fifo_w8_d784_A layer4_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_din),
    .if_full_n(layer4_out_V_data_7_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_7_V_write),
    .if_dout(layer4_out_V_data_7_V_dout),
    .if_empty_n(layer4_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_7_V_read)
);

fifo_w8_d784_A layer4_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_din),
    .if_full_n(layer4_out_V_data_8_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_8_V_write),
    .if_dout(layer4_out_V_data_8_V_dout),
    .if_empty_n(layer4_out_V_data_8_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_8_V_read)
);

fifo_w8_d784_A layer4_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_din),
    .if_full_n(layer4_out_V_data_9_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_9_V_write),
    .if_dout(layer4_out_V_data_9_V_dout),
    .if_empty_n(layer4_out_V_data_9_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_9_V_read)
);

fifo_w8_d784_A layer4_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_din),
    .if_full_n(layer4_out_V_data_10_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_10_V_write),
    .if_dout(layer4_out_V_data_10_V_dout),
    .if_empty_n(layer4_out_V_data_10_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_10_V_read)
);

fifo_w8_d784_A layer4_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_din),
    .if_full_n(layer4_out_V_data_11_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_11_V_write),
    .if_dout(layer4_out_V_data_11_V_dout),
    .if_empty_n(layer4_out_V_data_11_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_11_V_read)
);

fifo_w8_d784_A layer4_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_din),
    .if_full_n(layer4_out_V_data_12_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_12_V_write),
    .if_dout(layer4_out_V_data_12_V_dout),
    .if_empty_n(layer4_out_V_data_12_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_12_V_read)
);

fifo_w8_d784_A layer4_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_din),
    .if_full_n(layer4_out_V_data_13_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_13_V_write),
    .if_dout(layer4_out_V_data_13_V_dout),
    .if_empty_n(layer4_out_V_data_13_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_13_V_read)
);

fifo_w8_d784_A layer4_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_din),
    .if_full_n(layer4_out_V_data_14_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_14_V_write),
    .if_dout(layer4_out_V_data_14_V_dout),
    .if_empty_n(layer4_out_V_data_14_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_14_V_read)
);

fifo_w8_d784_A layer4_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_din),
    .if_full_n(layer4_out_V_data_15_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_15_V_write),
    .if_dout(layer4_out_V_data_15_V_dout),
    .if_empty_n(layer4_out_V_data_15_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_15_V_read)
);

fifo_w8_d784_A layer4_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_din),
    .if_full_n(layer4_out_V_data_16_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_16_V_write),
    .if_dout(layer4_out_V_data_16_V_dout),
    .if_empty_n(layer4_out_V_data_16_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_16_V_read)
);

fifo_w8_d784_A layer4_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_din),
    .if_full_n(layer4_out_V_data_17_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_17_V_write),
    .if_dout(layer4_out_V_data_17_V_dout),
    .if_empty_n(layer4_out_V_data_17_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_17_V_read)
);

fifo_w8_d784_A layer4_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_din),
    .if_full_n(layer4_out_V_data_18_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_18_V_write),
    .if_dout(layer4_out_V_data_18_V_dout),
    .if_empty_n(layer4_out_V_data_18_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_18_V_read)
);

fifo_w8_d784_A layer4_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_din),
    .if_full_n(layer4_out_V_data_19_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_19_V_write),
    .if_dout(layer4_out_V_data_19_V_dout),
    .if_empty_n(layer4_out_V_data_19_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_19_V_read)
);

fifo_w8_d784_A layer4_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_din),
    .if_full_n(layer4_out_V_data_20_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_20_V_write),
    .if_dout(layer4_out_V_data_20_V_dout),
    .if_empty_n(layer4_out_V_data_20_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_20_V_read)
);

fifo_w8_d784_A layer4_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_din),
    .if_full_n(layer4_out_V_data_21_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_21_V_write),
    .if_dout(layer4_out_V_data_21_V_dout),
    .if_empty_n(layer4_out_V_data_21_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_21_V_read)
);

fifo_w8_d784_A layer4_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_din),
    .if_full_n(layer4_out_V_data_22_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_22_V_write),
    .if_dout(layer4_out_V_data_22_V_dout),
    .if_empty_n(layer4_out_V_data_22_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_22_V_read)
);

fifo_w8_d784_A layer4_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_din),
    .if_full_n(layer4_out_V_data_23_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_23_V_write),
    .if_dout(layer4_out_V_data_23_V_dout),
    .if_empty_n(layer4_out_V_data_23_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_23_V_read)
);

fifo_w8_d784_A layer4_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_din),
    .if_full_n(layer4_out_V_data_24_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_24_V_write),
    .if_dout(layer4_out_V_data_24_V_dout),
    .if_empty_n(layer4_out_V_data_24_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_24_V_read)
);

fifo_w8_d784_A layer4_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_din),
    .if_full_n(layer4_out_V_data_25_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_25_V_write),
    .if_dout(layer4_out_V_data_25_V_dout),
    .if_empty_n(layer4_out_V_data_25_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_25_V_read)
);

fifo_w8_d784_A layer4_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_din),
    .if_full_n(layer4_out_V_data_26_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_26_V_write),
    .if_dout(layer4_out_V_data_26_V_dout),
    .if_empty_n(layer4_out_V_data_26_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_26_V_read)
);

fifo_w8_d784_A layer4_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_din),
    .if_full_n(layer4_out_V_data_27_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_27_V_write),
    .if_dout(layer4_out_V_data_27_V_dout),
    .if_empty_n(layer4_out_V_data_27_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_27_V_read)
);

fifo_w8_d784_A layer4_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_din),
    .if_full_n(layer4_out_V_data_28_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_28_V_write),
    .if_dout(layer4_out_V_data_28_V_dout),
    .if_empty_n(layer4_out_V_data_28_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_28_V_read)
);

fifo_w8_d784_A layer4_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_din),
    .if_full_n(layer4_out_V_data_29_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_29_V_write),
    .if_dout(layer4_out_V_data_29_V_dout),
    .if_empty_n(layer4_out_V_data_29_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_29_V_read)
);

fifo_w8_d784_A layer4_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_din),
    .if_full_n(layer4_out_V_data_30_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_30_V_write),
    .if_dout(layer4_out_V_data_30_V_dout),
    .if_empty_n(layer4_out_V_data_30_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_30_V_read)
);

fifo_w8_d784_A layer4_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_din),
    .if_full_n(layer4_out_V_data_31_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_31_V_write),
    .if_dout(layer4_out_V_data_31_V_dout),
    .if_empty_n(layer4_out_V_data_31_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_31_V_read)
);

fifo_w8_d784_A layer4_out_V_data_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_din),
    .if_full_n(layer4_out_V_data_32_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_32_V_write),
    .if_dout(layer4_out_V_data_32_V_dout),
    .if_empty_n(layer4_out_V_data_32_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_32_V_read)
);

fifo_w8_d784_A layer4_out_V_data_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_din),
    .if_full_n(layer4_out_V_data_33_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_33_V_write),
    .if_dout(layer4_out_V_data_33_V_dout),
    .if_empty_n(layer4_out_V_data_33_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_33_V_read)
);

fifo_w8_d784_A layer4_out_V_data_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_din),
    .if_full_n(layer4_out_V_data_34_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_34_V_write),
    .if_dout(layer4_out_V_data_34_V_dout),
    .if_empty_n(layer4_out_V_data_34_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_34_V_read)
);

fifo_w8_d784_A layer4_out_V_data_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_din),
    .if_full_n(layer4_out_V_data_35_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_35_V_write),
    .if_dout(layer4_out_V_data_35_V_dout),
    .if_empty_n(layer4_out_V_data_35_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_35_V_read)
);

fifo_w8_d784_A layer4_out_V_data_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_din),
    .if_full_n(layer4_out_V_data_36_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_36_V_write),
    .if_dout(layer4_out_V_data_36_V_dout),
    .if_empty_n(layer4_out_V_data_36_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_36_V_read)
);

fifo_w8_d784_A layer4_out_V_data_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_din),
    .if_full_n(layer4_out_V_data_37_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_37_V_write),
    .if_dout(layer4_out_V_data_37_V_dout),
    .if_empty_n(layer4_out_V_data_37_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_37_V_read)
);

fifo_w8_d784_A layer4_out_V_data_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_din),
    .if_full_n(layer4_out_V_data_38_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_38_V_write),
    .if_dout(layer4_out_V_data_38_V_dout),
    .if_empty_n(layer4_out_V_data_38_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_38_V_read)
);

fifo_w8_d784_A layer4_out_V_data_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_din),
    .if_full_n(layer4_out_V_data_39_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_39_V_write),
    .if_dout(layer4_out_V_data_39_V_dout),
    .if_empty_n(layer4_out_V_data_39_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_39_V_read)
);

fifo_w8_d784_A layer4_out_V_data_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_din),
    .if_full_n(layer4_out_V_data_40_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_40_V_write),
    .if_dout(layer4_out_V_data_40_V_dout),
    .if_empty_n(layer4_out_V_data_40_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_40_V_read)
);

fifo_w8_d784_A layer4_out_V_data_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_din),
    .if_full_n(layer4_out_V_data_41_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_41_V_write),
    .if_dout(layer4_out_V_data_41_V_dout),
    .if_empty_n(layer4_out_V_data_41_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_41_V_read)
);

fifo_w8_d784_A layer4_out_V_data_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_din),
    .if_full_n(layer4_out_V_data_42_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_42_V_write),
    .if_dout(layer4_out_V_data_42_V_dout),
    .if_empty_n(layer4_out_V_data_42_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_42_V_read)
);

fifo_w8_d784_A layer4_out_V_data_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_din),
    .if_full_n(layer4_out_V_data_43_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_43_V_write),
    .if_dout(layer4_out_V_data_43_V_dout),
    .if_empty_n(layer4_out_V_data_43_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_43_V_read)
);

fifo_w8_d784_A layer4_out_V_data_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_din),
    .if_full_n(layer4_out_V_data_44_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_44_V_write),
    .if_dout(layer4_out_V_data_44_V_dout),
    .if_empty_n(layer4_out_V_data_44_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_44_V_read)
);

fifo_w8_d784_A layer4_out_V_data_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_din),
    .if_full_n(layer4_out_V_data_45_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_45_V_write),
    .if_dout(layer4_out_V_data_45_V_dout),
    .if_empty_n(layer4_out_V_data_45_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_45_V_read)
);

fifo_w8_d784_A layer4_out_V_data_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_din),
    .if_full_n(layer4_out_V_data_46_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_46_V_write),
    .if_dout(layer4_out_V_data_46_V_dout),
    .if_empty_n(layer4_out_V_data_46_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_46_V_read)
);

fifo_w8_d784_A layer4_out_V_data_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_din),
    .if_full_n(layer4_out_V_data_47_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_47_V_write),
    .if_dout(layer4_out_V_data_47_V_dout),
    .if_empty_n(layer4_out_V_data_47_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_47_V_read)
);

fifo_w8_d784_A layer4_out_V_data_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_din),
    .if_full_n(layer4_out_V_data_48_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_48_V_write),
    .if_dout(layer4_out_V_data_48_V_dout),
    .if_empty_n(layer4_out_V_data_48_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_48_V_read)
);

fifo_w8_d784_A layer4_out_V_data_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_din),
    .if_full_n(layer4_out_V_data_49_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_49_V_write),
    .if_dout(layer4_out_V_data_49_V_dout),
    .if_empty_n(layer4_out_V_data_49_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_49_V_read)
);

fifo_w8_d784_A layer4_out_V_data_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_din),
    .if_full_n(layer4_out_V_data_50_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_50_V_write),
    .if_dout(layer4_out_V_data_50_V_dout),
    .if_empty_n(layer4_out_V_data_50_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_50_V_read)
);

fifo_w8_d784_A layer4_out_V_data_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_din),
    .if_full_n(layer4_out_V_data_51_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_51_V_write),
    .if_dout(layer4_out_V_data_51_V_dout),
    .if_empty_n(layer4_out_V_data_51_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_51_V_read)
);

fifo_w8_d784_A layer4_out_V_data_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_din),
    .if_full_n(layer4_out_V_data_52_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_52_V_write),
    .if_dout(layer4_out_V_data_52_V_dout),
    .if_empty_n(layer4_out_V_data_52_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_52_V_read)
);

fifo_w8_d784_A layer4_out_V_data_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_din),
    .if_full_n(layer4_out_V_data_53_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_53_V_write),
    .if_dout(layer4_out_V_data_53_V_dout),
    .if_empty_n(layer4_out_V_data_53_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_53_V_read)
);

fifo_w8_d784_A layer4_out_V_data_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_din),
    .if_full_n(layer4_out_V_data_54_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_54_V_write),
    .if_dout(layer4_out_V_data_54_V_dout),
    .if_empty_n(layer4_out_V_data_54_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_54_V_read)
);

fifo_w8_d784_A layer4_out_V_data_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_din),
    .if_full_n(layer4_out_V_data_55_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_55_V_write),
    .if_dout(layer4_out_V_data_55_V_dout),
    .if_empty_n(layer4_out_V_data_55_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_55_V_read)
);

fifo_w8_d784_A layer4_out_V_data_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_din),
    .if_full_n(layer4_out_V_data_56_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_56_V_write),
    .if_dout(layer4_out_V_data_56_V_dout),
    .if_empty_n(layer4_out_V_data_56_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_56_V_read)
);

fifo_w8_d784_A layer4_out_V_data_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_din),
    .if_full_n(layer4_out_V_data_57_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_57_V_write),
    .if_dout(layer4_out_V_data_57_V_dout),
    .if_empty_n(layer4_out_V_data_57_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_57_V_read)
);

fifo_w8_d784_A layer4_out_V_data_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_din),
    .if_full_n(layer4_out_V_data_58_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_58_V_write),
    .if_dout(layer4_out_V_data_58_V_dout),
    .if_empty_n(layer4_out_V_data_58_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_58_V_read)
);

fifo_w8_d784_A layer4_out_V_data_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_din),
    .if_full_n(layer4_out_V_data_59_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_59_V_write),
    .if_dout(layer4_out_V_data_59_V_dout),
    .if_empty_n(layer4_out_V_data_59_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_59_V_read)
);

fifo_w8_d784_A layer4_out_V_data_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_din),
    .if_full_n(layer4_out_V_data_60_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_60_V_write),
    .if_dout(layer4_out_V_data_60_V_dout),
    .if_empty_n(layer4_out_V_data_60_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_60_V_read)
);

fifo_w8_d784_A layer4_out_V_data_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_din),
    .if_full_n(layer4_out_V_data_61_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_61_V_write),
    .if_dout(layer4_out_V_data_61_V_dout),
    .if_empty_n(layer4_out_V_data_61_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_61_V_read)
);

fifo_w8_d784_A layer4_out_V_data_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_din),
    .if_full_n(layer4_out_V_data_62_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_62_V_write),
    .if_dout(layer4_out_V_data_62_V_dout),
    .if_empty_n(layer4_out_V_data_62_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_62_V_read)
);

fifo_w8_d784_A layer4_out_V_data_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_din),
    .if_full_n(layer4_out_V_data_63_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_res_V_data_63_V_write),
    .if_dout(layer4_out_V_data_63_V_dout),
    .if_empty_n(layer4_out_V_data_63_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_data_V_data_63_V_read)
);

start_for_relu_array_array_ap_fixed_64u_relu_config3_U0 start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config3_U0_ap_ready)
);

assign Block_proc_U0_ap_continue = ap_sync_done;

assign Block_proc_U0_ap_start = ap_start;

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign ap_done = ap_sync_done;

assign ap_idle = (relu_array_array_ap_fixed_64u_relu_config3_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_idle & Block_proc_U0_ap_idle);

assign ap_ready = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (relu_array_array_ap_fixed_64u_relu_config3_U0_ap_done & Block_proc_U0_ap_done);

assign ap_sync_ready = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_ready;

assign const_size_in_1 = Block_proc_U0_const_size_in_1;

assign const_size_in_1_ap_vld = Block_proc_U0_const_size_in_1_ap_vld;

assign const_size_out_1 = Block_proc_U0_const_size_out_1;

assign const_size_out_1_ap_vld = Block_proc_U0_const_size_out_1_ap_vld;

assign input_1_V_data_0_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_0_V_TREADY;

assign input_1_V_data_10_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_10_V_TREADY;

assign input_1_V_data_11_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_11_V_TREADY;

assign input_1_V_data_12_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_12_V_TREADY;

assign input_1_V_data_13_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_13_V_TREADY;

assign input_1_V_data_14_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_14_V_TREADY;

assign input_1_V_data_15_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_15_V_TREADY;

assign input_1_V_data_1_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_1_V_TREADY;

assign input_1_V_data_2_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_2_V_TREADY;

assign input_1_V_data_3_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_3_V_TREADY;

assign input_1_V_data_4_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_4_V_TREADY;

assign input_1_V_data_5_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_5_V_TREADY;

assign input_1_V_data_6_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_6_V_TREADY;

assign input_1_V_data_7_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_7_V_TREADY;

assign input_1_V_data_8_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_8_V_TREADY;

assign input_1_V_data_9_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_data_V_data_9_V_TREADY;

assign layer3_out_V_data_0_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TDATA;

assign layer3_out_V_data_0_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_0_V_TVALID;

assign layer3_out_V_data_10_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TDATA;

assign layer3_out_V_data_10_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_10_V_TVALID;

assign layer3_out_V_data_11_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TDATA;

assign layer3_out_V_data_11_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_11_V_TVALID;

assign layer3_out_V_data_12_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TDATA;

assign layer3_out_V_data_12_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_12_V_TVALID;

assign layer3_out_V_data_13_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TDATA;

assign layer3_out_V_data_13_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_13_V_TVALID;

assign layer3_out_V_data_14_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TDATA;

assign layer3_out_V_data_14_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_14_V_TVALID;

assign layer3_out_V_data_15_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TDATA;

assign layer3_out_V_data_15_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_15_V_TVALID;

assign layer3_out_V_data_16_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TDATA;

assign layer3_out_V_data_16_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_16_V_TVALID;

assign layer3_out_V_data_17_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TDATA;

assign layer3_out_V_data_17_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_17_V_TVALID;

assign layer3_out_V_data_18_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TDATA;

assign layer3_out_V_data_18_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_18_V_TVALID;

assign layer3_out_V_data_19_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TDATA;

assign layer3_out_V_data_19_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_19_V_TVALID;

assign layer3_out_V_data_1_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TDATA;

assign layer3_out_V_data_1_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_1_V_TVALID;

assign layer3_out_V_data_20_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TDATA;

assign layer3_out_V_data_20_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_20_V_TVALID;

assign layer3_out_V_data_21_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TDATA;

assign layer3_out_V_data_21_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_21_V_TVALID;

assign layer3_out_V_data_22_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TDATA;

assign layer3_out_V_data_22_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_22_V_TVALID;

assign layer3_out_V_data_23_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TDATA;

assign layer3_out_V_data_23_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_23_V_TVALID;

assign layer3_out_V_data_24_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TDATA;

assign layer3_out_V_data_24_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_24_V_TVALID;

assign layer3_out_V_data_25_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TDATA;

assign layer3_out_V_data_25_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_25_V_TVALID;

assign layer3_out_V_data_26_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TDATA;

assign layer3_out_V_data_26_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_26_V_TVALID;

assign layer3_out_V_data_27_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TDATA;

assign layer3_out_V_data_27_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_27_V_TVALID;

assign layer3_out_V_data_28_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TDATA;

assign layer3_out_V_data_28_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_28_V_TVALID;

assign layer3_out_V_data_29_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TDATA;

assign layer3_out_V_data_29_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_29_V_TVALID;

assign layer3_out_V_data_2_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TDATA;

assign layer3_out_V_data_2_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_2_V_TVALID;

assign layer3_out_V_data_30_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TDATA;

assign layer3_out_V_data_30_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_30_V_TVALID;

assign layer3_out_V_data_31_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TDATA;

assign layer3_out_V_data_31_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_31_V_TVALID;

assign layer3_out_V_data_32_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TDATA;

assign layer3_out_V_data_32_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_32_V_TVALID;

assign layer3_out_V_data_33_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TDATA;

assign layer3_out_V_data_33_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_33_V_TVALID;

assign layer3_out_V_data_34_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TDATA;

assign layer3_out_V_data_34_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_34_V_TVALID;

assign layer3_out_V_data_35_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TDATA;

assign layer3_out_V_data_35_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_35_V_TVALID;

assign layer3_out_V_data_36_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TDATA;

assign layer3_out_V_data_36_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_36_V_TVALID;

assign layer3_out_V_data_37_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TDATA;

assign layer3_out_V_data_37_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_37_V_TVALID;

assign layer3_out_V_data_38_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TDATA;

assign layer3_out_V_data_38_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_38_V_TVALID;

assign layer3_out_V_data_39_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TDATA;

assign layer3_out_V_data_39_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_39_V_TVALID;

assign layer3_out_V_data_3_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TDATA;

assign layer3_out_V_data_3_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_3_V_TVALID;

assign layer3_out_V_data_40_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TDATA;

assign layer3_out_V_data_40_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_40_V_TVALID;

assign layer3_out_V_data_41_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TDATA;

assign layer3_out_V_data_41_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_41_V_TVALID;

assign layer3_out_V_data_42_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TDATA;

assign layer3_out_V_data_42_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_42_V_TVALID;

assign layer3_out_V_data_43_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TDATA;

assign layer3_out_V_data_43_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_43_V_TVALID;

assign layer3_out_V_data_44_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TDATA;

assign layer3_out_V_data_44_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_44_V_TVALID;

assign layer3_out_V_data_45_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TDATA;

assign layer3_out_V_data_45_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_45_V_TVALID;

assign layer3_out_V_data_46_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TDATA;

assign layer3_out_V_data_46_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_46_V_TVALID;

assign layer3_out_V_data_47_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TDATA;

assign layer3_out_V_data_47_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_47_V_TVALID;

assign layer3_out_V_data_48_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TDATA;

assign layer3_out_V_data_48_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_48_V_TVALID;

assign layer3_out_V_data_49_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TDATA;

assign layer3_out_V_data_49_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_49_V_TVALID;

assign layer3_out_V_data_4_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TDATA;

assign layer3_out_V_data_4_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_4_V_TVALID;

assign layer3_out_V_data_50_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TDATA;

assign layer3_out_V_data_50_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_50_V_TVALID;

assign layer3_out_V_data_51_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TDATA;

assign layer3_out_V_data_51_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_51_V_TVALID;

assign layer3_out_V_data_52_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TDATA;

assign layer3_out_V_data_52_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_52_V_TVALID;

assign layer3_out_V_data_53_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TDATA;

assign layer3_out_V_data_53_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_53_V_TVALID;

assign layer3_out_V_data_54_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TDATA;

assign layer3_out_V_data_54_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_54_V_TVALID;

assign layer3_out_V_data_55_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TDATA;

assign layer3_out_V_data_55_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_55_V_TVALID;

assign layer3_out_V_data_56_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TDATA;

assign layer3_out_V_data_56_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_56_V_TVALID;

assign layer3_out_V_data_57_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TDATA;

assign layer3_out_V_data_57_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_57_V_TVALID;

assign layer3_out_V_data_58_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TDATA;

assign layer3_out_V_data_58_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_58_V_TVALID;

assign layer3_out_V_data_59_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TDATA;

assign layer3_out_V_data_59_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_59_V_TVALID;

assign layer3_out_V_data_5_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TDATA;

assign layer3_out_V_data_5_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_5_V_TVALID;

assign layer3_out_V_data_60_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TDATA;

assign layer3_out_V_data_60_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_60_V_TVALID;

assign layer3_out_V_data_61_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TDATA;

assign layer3_out_V_data_61_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_61_V_TVALID;

assign layer3_out_V_data_62_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TDATA;

assign layer3_out_V_data_62_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_62_V_TVALID;

assign layer3_out_V_data_63_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TDATA;

assign layer3_out_V_data_63_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_63_V_TVALID;

assign layer3_out_V_data_6_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TDATA;

assign layer3_out_V_data_6_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_6_V_TVALID;

assign layer3_out_V_data_7_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TDATA;

assign layer3_out_V_data_7_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_7_V_TVALID;

assign layer3_out_V_data_8_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TDATA;

assign layer3_out_V_data_8_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_8_V_TVALID;

assign layer3_out_V_data_9_V_TDATA = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TDATA;

assign layer3_out_V_data_9_V_TVALID = relu_array_array_ap_fixed_64u_relu_config3_U0_res_V_data_9_V_TVALID;

assign pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_64u_config4_U0_ap_start = ap_start;

assign relu_array_array_ap_fixed_64u_relu_config3_U0_ap_continue = ap_sync_done;

assign relu_array_array_ap_fixed_64u_relu_config3_U0_ap_start = start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_empty_n;

assign relu_array_array_ap_fixed_64u_relu_config3_U0_start_full_n = 1'b1;

assign relu_array_array_ap_fixed_64u_relu_config3_U0_start_write = 1'b0;

assign start_for_relu_array_array_ap_fixed_64u_relu_config3_U0_din = 1'b1;

endmodule //myproject
