{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655507036615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655507036616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 00:03:56 2022 " "Processing started: Sat Jun 18 00:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655507036616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507036616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507036616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655507036892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655507036892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043832 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043833 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043834 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-Behavioral " "Found design unit 1: bcd7seg-Behavioral" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043838 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerUnit-Behavioral " "Found design unit 1: registerUnit-Behavioral" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043840 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerUnit " "Found entity 1: registerUnit" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGen-Behavioral " "Found design unit 1: PulseGen-Behavioral" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043841 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGen " "Found entity 1: PulseGen" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavar-Shell " "Found design unit 1: MaqLavar-Shell" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavar " "Found entity 1: MaqLavar" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655507043842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaqLavar " "Elaborating entity \"MaqLavar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655507043868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registerUnit registerUnit:registerBlock A:behavioral " "Elaborating entity \"registerUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\"" {  } { { "MaqLavar.vhd" "registerBlock" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655507043869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit registerUnit:registerBlock\|DebounceUnit:debounceReset A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\|DebounceUnit:debounceReset\"" {  } { { "registerUnit.vhd" "debounceReset" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655507043870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSMUnit A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSMUnit\"" {  } { { "MaqLavar.vhd" "FSMUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655507043871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(85) " "VHDL Process Statement warning at FSM.vhd(85): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(89) " "VHDL Process Statement warning at FSM.vhd(89): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(89) " "VHDL Process Statement warning at FSM.vhd(89): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(89) " "VHDL Process Statement warning at FSM.vhd(89): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(93) " "VHDL Process Statement warning at FSM.vhd(93): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(93) " "VHDL Process Statement warning at FSM.vhd(93): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(93) " "VHDL Process Statement warning at FSM.vhd(93): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043872 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(103) " "VHDL Process Statement warning at FSM.vhd(103): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(106) " "VHDL Process Statement warning at FSM.vhd(106): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(108) " "VHDL Process Statement warning at FSM.vhd(108): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(117) " "VHDL Process Statement warning at FSM.vhd(117): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(159) " "VHDL Process Statement warning at FSM.vhd(159): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(162) " "VHDL Process Statement warning at FSM.vhd(162): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "finish FSM.vhd(164) " "VHDL Process Statement warning at FSM.vhd(164): signal \"finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledOn FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"ledOn\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waterValve FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"waterValve\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rinse FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"rinse\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waterPump FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"waterPump\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spin FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"spin\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_program FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"s_program\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timeVal FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"timeVal\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nSt FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"nSt\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cycle FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"cycle\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "program FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"program\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043873 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "finish FSM.vhd(75) " "VHDL Process Statement warning at FSM.vhd(75): inferring latch(es) for signal or variable \"finish\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program\[0\] FSM.vhd(75) " "Inferred latch for \"program\[0\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program\[1\] FSM.vhd(75) " "Inferred latch for \"program\[1\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program\[2\] FSM.vhd(75) " "Inferred latch for \"program\[2\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program\[3\] FSM.vhd(75) " "Inferred latch for \"program\[3\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle FSM.vhd(75) " "Inferred latch for \"cycle\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.off FSM.vhd(75) " "Inferred latch for \"nSt.off\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.spn FSM.vhd(75) " "Inferred latch for \"nSt.spn\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.wOut FSM.vhd(75) " "Inferred latch for \"nSt.wOut\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.rns FSM.vhd(75) " "Inferred latch for \"nSt.rns\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.wIn FSM.vhd(75) " "Inferred latch for \"nSt.wIn\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043874 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nSt.idle FSM.vhd(75) " "Inferred latch for \"nSt.idle\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[0\] FSM.vhd(75) " "Inferred latch for \"timeVal\[0\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[1\] FSM.vhd(75) " "Inferred latch for \"timeVal\[1\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[2\] FSM.vhd(75) " "Inferred latch for \"timeVal\[2\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[3\] FSM.vhd(75) " "Inferred latch for \"timeVal\[3\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[4\] FSM.vhd(75) " "Inferred latch for \"timeVal\[4\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[5\] FSM.vhd(75) " "Inferred latch for \"timeVal\[5\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[6\] FSM.vhd(75) " "Inferred latch for \"timeVal\[6\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[7\] FSM.vhd(75) " "Inferred latch for \"timeVal\[7\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[0\] FSM.vhd(75) " "Inferred latch for \"s_program\[0\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[1\] FSM.vhd(75) " "Inferred latch for \"s_program\[1\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[2\] FSM.vhd(75) " "Inferred latch for \"s_program\[2\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[3\] FSM.vhd(75) " "Inferred latch for \"s_program\[3\]\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spin FSM.vhd(75) " "Inferred latch for \"spin\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waterPump FSM.vhd(75) " "Inferred latch for \"waterPump\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rinse FSM.vhd(75) " "Inferred latch for \"rinse\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waterValve FSM.vhd(75) " "Inferred latch for \"waterValve\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledOn FSM.vhd(75) " "Inferred latch for \"ledOn\" at FSM.vhd(75)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043875 "|MaqLavar|FSM:FSMUnit"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "timeEn FSM.vhd(77) " "Can't resolve multiple constant drivers for net \"timeEn\" at FSM.vhd(77)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 77 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043876 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FSM.vhd(54) " "Constant driver at FSM.vhd(54)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 54 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507043876 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:FSMUnit " "Can't elaborate user hierarchy \"FSM:FSMUnit\"" {  } { { "MaqLavar.vhd" "FSMUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 56 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655507043876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655507044007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 18 00:04:04 2022 " "Processing ended: Sat Jun 18 00:04:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655507044007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655507044007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655507044007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507044007 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655507044644 ""}
