

================================================================
== Synthesis Summary Report of 'fast_accel'
================================================================
+ General Information: 
    * Date:           Sat Nov 12 18:10:08 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        fast
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |         |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+
    |+ fast_accel                         |     -|  0.05|    16400|  1.640e+05|         -|    16401|      -|        no|     -|  2 (~0%)|  8185 (7%)|  1786 (3%)|    -|
    | + fast_accel_Pipeline_Compute_Loop  |     -|  0.05|    16398|  1.640e+05|         -|    16398|      -|        no|     -|  2 (~0%)|  8102 (7%)|  1688 (3%)|    -|
    |  o Compute_Loop                     |     -|  3.30|    16396|  1.640e+05|        14|        1|  16384|       yes|     -|        -|          -|          -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| img_in_address0  | 15       |
| img_in_q0        | 9        |
| img_out_address0 | 15       |
| img_out_d0       | 9        |
+------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| cols      | ap_none | 32       |
| rows      | ap_none | 32       |
| threshold | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| img_in    | in        | ap_int<9>* |
| threshold | in        | int        |
| img_out   | out       | ap_int<9>* |
| rows      | in        | int        |
| cols      | in        | int        |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+------------------+---------+----------+
| Argument  | HW Interface     | HW Type | HW Usage |
+-----------+------------------+---------+----------+
| img_in    | img_in_address0  | port    | offset   |
| img_in    | img_in_ce0       | port    |          |
| img_in    | img_in_q0        | port    |          |
| threshold | threshold        | port    |          |
| img_out   | img_out_address0 | port    | offset   |
| img_out   | img_out_ce0      | port    |          |
| img_out   | img_out_we0      | port    |          |
| img_out   | img_out_d0       | port    |          |
| rows      | rows             | port    |          |
| cols      | cols             | port    |          |
+-----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fast_accel                        | 2   |        |              |     |        |         |
|   op2_assign_fu_73_p2               | -   |        | op2_assign   | add | fabric | 0       |
|   op2_assign_1_fu_79_p2             | -   |        | op2_assign_1 | add | fabric | 0       |
|  + fast_accel_Pipeline_Compute_Loop | 2   |        |              |     |        |         |
|    counter_2_fu_3274_p2             | -   |        | counter_2    | add | fabric | 0       |
|    mac_muladd_15s_10s_7ns_15_4_1_U1 | 1   |        | ret_V_18     | mul | dsp48  | 3       |
|    mac_muladd_15s_10s_7ns_15_4_1_U1 | 1   |        | ret_V        | add | dsp48  | 3       |
|    in_i_V_fu_3306_p2                | -   |        | in_i_V       | add | fabric | 0       |
|    in_j_V_fu_3320_p2                | -   |        | in_j_V       | add | fabric | 0       |
|    ret_V_2_fu_5682_p2               | -   |        | ret_V_2      | sub | fabric | 0       |
|    sub_ln61_fu_9688_p2              | -   |        | sub_ln61     | sub | fabric | 0       |
|    ret_V_3_fu_5692_p2               | -   |        | ret_V_3      | sub | fabric | 0       |
|    sub_ln61_1_fu_9693_p2            | -   |        | sub_ln61_1   | sub | fabric | 0       |
|    ret_V_4_fu_5702_p2               | -   |        | ret_V_4      | sub | fabric | 0       |
|    sub_ln61_2_fu_9698_p2            | -   |        | sub_ln61_2   | sub | fabric | 0       |
|    ret_V_5_fu_5712_p2               | -   |        | ret_V_5      | sub | fabric | 0       |
|    sub_ln61_3_fu_9703_p2            | -   |        | sub_ln61_3   | sub | fabric | 0       |
|    ret_V_6_fu_5722_p2               | -   |        | ret_V_6      | sub | fabric | 0       |
|    sub_ln61_4_fu_9708_p2            | -   |        | sub_ln61_4   | sub | fabric | 0       |
|    ret_V_7_fu_5732_p2               | -   |        | ret_V_7      | sub | fabric | 0       |
|    sub_ln61_5_fu_9713_p2            | -   |        | sub_ln61_5   | sub | fabric | 0       |
|    ret_V_8_fu_5742_p2               | -   |        | ret_V_8      | sub | fabric | 0       |
|    sub_ln61_6_fu_9718_p2            | -   |        | sub_ln61_6   | sub | fabric | 0       |
|    ret_V_9_fu_5752_p2               | -   |        | ret_V_9      | sub | fabric | 0       |
|    sub_ln61_7_fu_9723_p2            | -   |        | sub_ln61_7   | sub | fabric | 0       |
|    ret_V_10_fu_5762_p2              | -   |        | ret_V_10     | sub | fabric | 0       |
|    sub_ln61_8_fu_9728_p2            | -   |        | sub_ln61_8   | sub | fabric | 0       |
|    ret_V_11_fu_5772_p2              | -   |        | ret_V_11     | sub | fabric | 0       |
|    sub_ln61_9_fu_9733_p2            | -   |        | sub_ln61_9   | sub | fabric | 0       |
|    ret_V_12_fu_5782_p2              | -   |        | ret_V_12     | sub | fabric | 0       |
|    sub_ln61_10_fu_9738_p2           | -   |        | sub_ln61_10  | sub | fabric | 0       |
|    ret_V_13_fu_5792_p2              | -   |        | ret_V_13     | sub | fabric | 0       |
|    sub_ln61_11_fu_9743_p2           | -   |        | sub_ln61_11  | sub | fabric | 0       |
|    ret_V_14_fu_5802_p2              | -   |        | ret_V_14     | sub | fabric | 0       |
|    sub_ln61_12_fu_9748_p2           | -   |        | sub_ln61_12  | sub | fabric | 0       |
|    ret_V_15_fu_5812_p2              | -   |        | ret_V_15     | sub | fabric | 0       |
|    sub_ln61_13_fu_9753_p2           | -   |        | sub_ln61_13  | sub | fabric | 0       |
|    ret_V_16_fu_5822_p2              | -   |        | ret_V_16     | sub | fabric | 0       |
|    sub_ln61_14_fu_9758_p2           | -   |        | sub_ln61_14  | sub | fabric | 0       |
|    ret_V_17_fu_5832_p2              | -   |        | ret_V_17     | sub | fabric | 0       |
|    sub_ln61_15_fu_9763_p2           | -   |        | sub_ln61_15  | sub | fabric | 0       |
|    add_ln232_fu_10170_p2            | -   |        | add_ln232    | add | fabric | 0       |
|    add_ln232_1_fu_10180_p2          | -   |        | add_ln232_1  | add | fabric | 0       |
|    Comp_hard_V_fu_10190_p2          | -   |        | Comp_hard_V  | add | fabric | 0       |
|    add_ln232_3_fu_10232_p2          | -   |        | add_ln232_3  | add | fabric | 0       |
|    add_ln232_4_fu_10242_p2          | -   |        | add_ln232_4  | add | fabric | 0       |
|    add_ln232_5_fu_10252_p2          | -   |        | add_ln232_5  | add | fabric | 0       |
|    add_ln232_6_fu_10258_p2          | -   |        | add_ln232_6  | add | fabric | 0       |
|    add_ln232_7_fu_10268_p2          | -   |        | add_ln232_7  | add | fabric | 0       |
|    add_ln232_8_fu_10278_p2          | -   |        | add_ln232_8  | add | fabric | 0       |
|    add_ln232_9_fu_10383_p2          | -   |        | add_ln232_9  | add | fabric | 0       |
|    add_ln232_10_fu_10284_p2         | -   |        | add_ln232_10 | add | fabric | 0       |
|    add_ln232_11_fu_10294_p2         | -   |        | add_ln232_11 | add | fabric | 0       |
|    add_ln232_12_fu_10304_p2         | -   |        | add_ln232_12 | add | fabric | 0       |
|    add_ln232_13_fu_10310_p2         | -   |        | add_ln232_13 | add | fabric | 0       |
|    add_ln232_14_fu_10320_p2         | -   |        | add_ln232_14 | add | fabric | 0       |
|    add_ln232_15_fu_10330_p2         | -   |        | add_ln232_15 | add | fabric | 0       |
|    add_ln232_16_fu_10395_p2         | -   |        | add_ln232_16 | add | fabric | 0       |
|    Comp_soft_V_fu_10412_p2          | -   |        | Comp_soft_V  | add | fabric | 0       |
|    mac_muladd_7ns_15s_7ns_15_4_1_U2 | 1   |        | mul_ln157    | mul | dsp48  | 3       |
|    mac_muladd_7ns_15s_7ns_15_4_1_U2 | 1   |        | add_ln157    | add | dsp48  | 3       |
|    out_i_V_1_fu_10132_p2            | -   |        | out_i_V_1    | add | fabric | 0       |
|    out_j_V_1_fu_10146_p2            | -   |        | out_j_V_1    | add | fabric | 0       |
+-------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------+--------------------------------------------------------+
| Type            | Options                                       | Location                                               |
+-----------------+-----------------------------------------------+--------------------------------------------------------+
| inline          |                                               | fast/code_src/fast.cpp:11 in shift_data                |
| unroll          |                                               | fast/code_src/fast.cpp:14 in shift_data                |
| inline          |                                               | fast/code_src/fast.cpp:24 in calculation               |
| inline          |                                               | fast/code_src/fast.cpp:118 in write_data               |
| array_partition | variable=buffer complete dim=1                | fast/solution1/directives.tcl:14 in fast_accel, buffer |
| interface       | ap_memory depth=17000 port=img_in             | fast/solution1/directives.tcl:8 in fast_accel, img_in  |
| interface       | ap_memory depth=17000 latency=20 port=img_out | fast/solution1/directives.tcl:9 in fast_accel, img_out |
| pipeline        |                                               | fast/solution1/directives.tcl:12 in fast_accel         |
+-----------------+-----------------------------------------------+--------------------------------------------------------+


