
5. Printing statistics.

=== shift_register_group_18_48_18 ===

   Number of wires:                 99
   Number of wire bits:           1731
   Number of public wires:          99
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     shift_register_unit_18_18      48

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe_18                      18

=== design hierarchy ===

   shift_register_group_18_48_18      1
     shift_register_unit_18_18      48

   Number of wires:               1203
   Number of wire bits:          19155
   Number of public wires:        1203
   Number of public wire bits:   19155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                864
     $sdffe_18                     864

