// ##############################################################################
// ## Intel Top Secret                                                         ##
// ##############################################################################
// ## Copyright (C) Intel Corporation.                                         ##
// ##                                                                          ##
// ## This is the property of Intel Corporation and may only be utilized       ##
// ## pursuant to a written Restricted Use Nondisclosure Agreement and any     ##
// ## applicable licenses with Intel Corporation.  It may not be used,         ##
// ## reproduced, or disclosed to others except in accordance with the terms   ##
// ## and conditions of such agreement.                                        ##
// ##                                                                          ##
// ## All products, processes, computer systems, dates, and figures            ##
// ## specified are preliminary based on current expectations, and are         ##
// ## subject to change without notice.                                        ##
// ##############################################################################
// ## Text_Tag % __Placeholder neutral1


`ifdef INTCNOPWR
      //do nothing
`else
      `define POWER_AWARE_MODE
`endif

`ifdef functional
      `define FUNCTIONAL
`endif



`timescale 1ps/1ps


`ifdef FUNCTIONAL
  `define glsdelay 1
  `ifdef no_unit_delay
          `define cell_delay_value
          `define seq_delay_value
          `define clkcell_delay_value
          `define clkseq_delay_value
  `elsif seq_unit_delay
          `define cell_delay_value
          `define seq_delay_value #1
          `define clkcell_delay_value
          `define clkseq_delay_value #1
  `elsif parameterized_delay
          `define cell_delay_value #(glsdelay)
          `define seq_delay_value #(glsdelay)
          `define clkcell_delay_value #(glsdelay)
          `define clkseq_delay_value #(glsdelay)
  `else   
          `define cell_delay_value #1
          `define seq_delay_value #1
          `define clkcell_delay_value #1
          `define clkseq_delay_value #1
  `endif
  `ifdef clk_no_delay
          `define clkcell_delay_value
          `define clkseq_delay_value
  `endif
`endif

  
`ifdef FUNCTIONAL
     `ifndef fdz003ac_delay
        `define fdz003ac_delay `seq_delay_value
     `endif
     `ifndef fgz000ac_delay
        `define fgz000ac_delay `seq_delay_value
     `endif
     `ifndef fgz200ac_delay
        `define fgz200ac_delay `seq_delay_value
     `endif
     `ifndef fgz400ac_delay
        `define fgz400ac_delay `seq_delay_value
     `endif
     `ifndef fgz800ac_delay
        `define fgz800ac_delay `seq_delay_value
     `endif
     `ifndef fhz000ac_delay
        `define fhz000ac_delay `seq_delay_value
     `endif
     `ifndef fhz003ac_delay
        `define fhz003ac_delay `seq_delay_value
     `endif
     `ifndef fhz008ac_delay
        `define fhz008ac_delay `seq_delay_value
     `endif
     `ifndef fhz010ac_delay
        `define fhz010ac_delay `seq_delay_value
     `endif
     `ifndef fhz200ac_delay
        `define fhz200ac_delay `seq_delay_value
     `endif
     `ifndef fhz400ac_delay
        `define fhz400ac_delay `seq_delay_value
     `endif
     `ifndef fqz203ac_delay
        `define fqz203ac_delay `seq_delay_value
     `endif
     `ifndef fqz403ac_delay
        `define fqz403ac_delay `seq_delay_value
     `endif
     `ifndef fqz803ac_delay
        `define fqz803ac_delay `seq_delay_value
     `endif
     `ifndef ftn000ac_delay
        `define ftn000ac_delay `seq_delay_value
     `endif
     `ifndef ftz000ac_delay
        `define ftz000ac_delay `seq_delay_value
     `endif
     `ifndef ftz012ac_delay
        `define ftz012ac_delay `seq_delay_value
     `endif
     `ifndef ftz050ac_delay
        `define ftz050ac_delay `seq_delay_value
     `endif
     `ifndef ftz053ac_delay
        `define ftz053ac_delay `seq_delay_value
     `endif
  `endif



primitive INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0( MGM_CLK0, clk `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_CLK0;
  input clk;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //clk vcc, vssx: MGM_CLK0
    1  1  0: 1;
    0  1  0: 0;
  `else
  //clk: MGM_CLK0
    1: 1;
    0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1( MGM_C0, rb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_C0;
  input rb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //rb vcc, vssx: MGM_C0
    0  1  0: 1;
    1  1  0: 0;
  `else
  //rb: MGM_C0
    0: 1;
    1: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2( MGM_D0, d, si, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_D0;
  input d, si, ssb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //d, si, ssb vcc, vssx: MGM_D0
    1  1  ?  1  0: 1;
    1  ?  1  1  0: 1;
    ?  1  0  1  0: 1;
    0  0  ?  1  0: 0;
    0  ?  1  1  0: 0;
    ?  0  0  1  0: 0;
  `else
  //d, si, ssb: MGM_D0
    1  1  ?: 1;
    1  ?  1: 1;
    ?  1  0: 1;
    0  0  ?: 0;
    0  ?  1: 0;
    ?  0  0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP( Q, C, P, CK, D `ifdef POWER_AWARE_MODE , vcc, vssx `endif , N );
   output Q;
   reg Q;
   input C, P, CK, D, N; 
   `ifdef POWER_AWARE_MODE
   input vcc, vssx;
   `endif
   table 
  `ifdef POWER_AWARE_MODE
   //C  P  CK D  PW GN N  :  Q  :  Q 
     0  0  n  ?  1  0  ?  :  ?  :  -;
     ?  0  n  ?  1  0  ?  :  0  :  0;
     0  ?  n  ?  1  0  ?  :  1  :  1;
     ?  0  r  0  1  0  ?  :  ?  :  0;
     1  0  ?  ?  1  0  ?  :  ?  :  0;
     0  ?  r  1  1  0  ?  :  ?  :  1;
     0  1  ?  ?  1  0  ?  :  ?  :  1;
     0  0  ?  *  1  0  ?  :  ?  :  -;
     0  ?  ?  *  1  0  ?  :  1  :  1;
     ?  0  ?  *  1  0  ?  :  0  :  0;
     0  *  ?  ?  1  0  ?  :  1  :  1;
     *  0  ?  ?  1  0  ?  :  0  :  0;
     ?  0  *  0  1  0  ?  :  0  :  0;
     0  ?  *  1  1  0  ?  :  1  :  1;
     ?  ?  ?  ?  1  0  *  :  ?  :  x;
  `else
   //C  P  CK D  N  :  Q  :  Q 
     0  0  n  ?  ?  :  ?  :  -;
     ?  0  n  ?  ?  :  0  :  0;
     0  ?  n  ?  ?  :  1  :  1;
     ?  0  r  0  ?  :  ?  :  0;
     1  0  ?  ?  ?  :  ?  :  0;
     0  ?  r  1  ?  :  ?  :  1;
     0  1  ?  ?  ?  :  ?  :  1;
     0  0  ?  *  ?  :  ?  :  -;
     0  ?  ?  *  ?  :  1  :  1;
     ?  0  ?  *  ?  :  0  :  0;
     0  *  ?  ?  ?  :  1  :  1;
     *  0  ?  ?  ?  :  0  :  0;
     ?  0  *  0  ?  :  0  :  0;
     0  ?  *  1  ?  :  1  :  1;
     ?  ?  ?  ?  *  :  ?  :  x;
  `endif

endtable
endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func( clk, d, o, rb, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, rb, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst6( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst6( so, IQ );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func( clk, d, o, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3( MGM_D1, IQ1, d2, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_D1;
  input IQ1, d2, ssb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //IQ1, d2, ssb vcc, vssx: MGM_D1
    1  1  ?  1  0: 1;
    1  ?  0  1  0: 1;
    ?  1  1  1  0: 1;
    0  0  ?  1  0: 0;
    0  ?  0  1  0: 0;
    ?  0  1  1  0: 0;
  `else
  //IQ1, d2, ssb: MGM_D1
    1  1  ?: 1;
    1  ?  0: 1;
    ?  1  1: 1;
    0  0  ?: 0;
    0  ?  0: 0;
    ?  0  1: 0;
  `endif
  endtable

endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func( clk, d1, d2, o1, o2, si, so, ssb, notifier0, notifier1 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, si, ssb, notifier0, notifier1;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst8( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( so, o2, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst8( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( so, o2 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb, notifier0, notifier1, notifier2, notifier3 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, d3, d4, si, ssb, notifier0, notifier1, notifier2, notifier3;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, vcc, vssx, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, vcc, vssx, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst14( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst15( o3, IQ3, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( o4, IQ4, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( so, o4, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst14( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst15( o3, IQ3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( o4, IQ4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( so, o4 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, si, so, ssb, notifier0, notifier1, notifier2, notifier3, notifier4, notifier5, notifier6, notifier7 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, d3, d4, d5, d6, d7, d8, si, ssb, notifier0, notifier1, notifier2, notifier3, notifier4, notifier5, notifier6, notifier7;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, vcc, vssx, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, vcc, vssx, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK4, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst14( MGM_D4, IQ4, d5, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst15( IQ5, 1'b0, 1'b0, MGM_CLK4, MGM_D4, vcc, vssx, notifier4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( MGM_CLK5, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst17( MGM_D5, IQ5, d6, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst18( IQ6, 1'b0, 1'b0, MGM_CLK5, MGM_D5, vcc, vssx, notifier5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst19( MGM_CLK6, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst20( MGM_D6, IQ6, d7, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst21( IQ7, 1'b0, 1'b0, MGM_CLK6, MGM_D6, vcc, vssx, notifier6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst22( MGM_CLK7, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst23( MGM_D7, IQ7, d8, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst24( IQ8, 1'b0, 1'b0, MGM_CLK7, MGM_D7, vcc, vssx, notifier7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst25( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst26( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst27( o3, IQ3, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst28( o4, IQ4, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst29( o5, IQ5, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst30( o6, IQ6, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst31( o7, IQ7, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst32( o8, IQ8, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst33( so, o8, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK4, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst14( MGM_D4, IQ4, d5, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst15( IQ5, 1'b0, 1'b0, MGM_CLK4, MGM_D4, notifier4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( MGM_CLK5, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst17( MGM_D5, IQ5, d6, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst18( IQ6, 1'b0, 1'b0, MGM_CLK5, MGM_D5, notifier5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst19( MGM_CLK6, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst20( MGM_D6, IQ6, d7, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst21( IQ7, 1'b0, 1'b0, MGM_CLK6, MGM_D6, notifier6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst22( MGM_CLK7, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst23( MGM_D7, IQ7, d8, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst24( IQ8, 1'b0, 1'b0, MGM_CLK7, MGM_D7, notifier7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst25( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst26( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst27( o3, IQ3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst28( o4, IQ4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst29( o5, IQ5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst30( o6, IQ6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst31( o7, IQ7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst32( o8, IQ8 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst33( so, o8 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func( clk, d, o, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0( o, a `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output o;
  input a;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //a vcc, vssx: o
    1  1  0: 1;
    0  1  0: 0;
  `else
  //a: o
    1: 1;
    0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_1( MGM_D1, d1, rb, si, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_D1;
  input d1, rb, si, ssb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //d1, rb, si, ssb vcc, vssx: MGM_D1
    1  1  1  ?  1  0: 1;
    1  1  ?  1  1  0: 1;
    ?  ?  1  0  1  0: 1;
    0  ?  0  ?  1  0: 0;
    0  ?  ?  1  1  0: 0;
    ?  0  0  ?  1  0: 0;
    ?  0  ?  1  1  0: 0;
    ?  ?  0  0  1  0: 0;
  `else
  //d1, rb, si, ssb: MGM_D1
    1  1  1  ?: 1;
    1  1  ?  1: 1;
    ?  ?  1  0: 1;
    0  ?  0  ?: 0;
    0  ?  ?  1: 0;
    ?  0  0  ?: 0;
    ?  0  ?  1: 0;
    ?  ?  0  0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_2( Q, C, P, CK, D `ifdef POWER_AWARE_MODE , vcc, vssx `endif , N );
   output Q;
   reg Q;
   input C, P, CK, D, N; 
   `ifdef POWER_AWARE_MODE
   input vcc, vssx;
   `endif
   table 
  `ifdef POWER_AWARE_MODE
   //C  P  CK D  PW GN N  :  Q  :  Q 
     0  0  n  ?  1  0  ?  :  ?  :  -;
     ?  0  n  ?  1  0  ?  :  0  :  0;
     0  ?  n  ?  1  0  ?  :  1  :  1;
     ?  0  r  0  1  0  ?  :  ?  :  0;
     1  0  ?  ?  1  0  ?  :  ?  :  0;
     0  ?  r  1  1  0  ?  :  ?  :  1;
     0  1  ?  ?  1  0  ?  :  ?  :  1;
     0  0  ?  *  1  0  ?  :  ?  :  -;
     0  ?  ?  *  1  0  ?  :  1  :  1;
     ?  0  ?  *  1  0  ?  :  0  :  0;
     0  *  ?  ?  1  0  ?  :  1  :  1;
     *  0  ?  ?  1  0  ?  :  0  :  0;
     ?  0  *  0  1  0  ?  :  0  :  0;
     0  ?  *  1  1  0  ?  :  1  :  1;
     ?  ?  ?  ?  1  0  *  :  ?  :  x;
  `else
   //C  P  CK D  N  :  Q  :  Q 
     0  0  n  ?  ?  :  ?  :  -;
     ?  0  n  ?  ?  :  0  :  0;
     0  ?  n  ?  ?  :  1  :  1;
     ?  0  r  0  ?  :  ?  :  0;
     1  0  ?  ?  ?  :  ?  :  0;
     0  ?  r  1  ?  :  ?  :  1;
     0  1  ?  ?  ?  :  ?  :  1;
     0  0  ?  *  ?  :  ?  :  -;
     0  ?  ?  *  ?  :  1  :  1;
     ?  0  ?  *  ?  :  0  :  0;
     0  *  ?  ?  ?  :  1  :  1;
     *  0  ?  ?  ?  :  0  :  0;
     ?  0  *  0  ?  :  0  :  0;
     0  ?  *  1  ?  :  1  :  1;
     ?  ?  ?  ?  *  :  ?  :  x;
  `endif

endtable
endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func( clk, d, o, rb, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, rb, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_1 inst2( MGM_D0, d, rb, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_2 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst4( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_1 inst2( MGM_D0, d, rb, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_2 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst4( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_4( MGM_D0, d, si, ssb, s `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_D0;
  input d, si, ssb, s;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //d, si, ssb, s vcc, vssx: MGM_D0
    1  1  ?  ?  1  0: 1;
    1  ?  1  ?  1  0: 1;
    ?  1  ?  1  1  0: 1;
    ?  ?  1  1  1  0: 1;
    ?  1  0  ?  1  0: 1;
    0  0  ?  0  1  0: 0;
    0  ?  1  0  1  0: 0;
    ?  0  0  ?  1  0: 0;
  `else
  //d, si, ssb, s: MGM_D0
    1  1  ?  ?: 1;
    1  ?  1  ?: 1;
    ?  1  ?  1: 1;
    ?  ?  1  1: 1;
    ?  1  0  ?: 1;
    0  0  ?  0: 0;
    0  ?  1  0: 0;
    ?  0  0  ?: 0;
  `endif
  endtable

endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func( clk, d, o, s, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, s, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_4 inst2( MGM_D0, d, si, ssb, s, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_4 inst2( MGM_D0, d, si, ssb, s );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_5( MGM_D0, d, si, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output MGM_D0;
  input d, si, ssb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //d, si, ssb vcc, vssx: MGM_D0
    0  0  ?  1  0: 1;
    0  ?  1  1  0: 1;
    ?  0  0  1  0: 1;
    1  1  ?  1  0: 0;
    1  ?  1  1  0: 0;
    ?  1  0  1  0: 0;
  `else
  //d, si, ssb: MGM_D0
    0  0  ?: 1;
    0  ?  1: 1;
    ?  0  0: 1;
    1  1  ?: 0;
    1  ?  1: 0;
    ?  1  0: 0;
  `endif
  endtable

endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func( clk, d, ob, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, si, ssb, notifier;
   output ob, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_5 inst2( MGM_D0, d, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( ob, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_5 inst2( MGM_D0, d, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( ob, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func( clk, d1, d2, o1, o2, si, so, ssb, notifier0, notifier1 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, si, ssb, notifier0, notifier1;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst8( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( so, o2, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst8( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( so, o2 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb, notifier0, notifier1, notifier2, notifier3 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, d3, d4, si, ssb, notifier0, notifier1, notifier2, notifier3;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, vcc, vssx, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, vcc, vssx, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst14( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst15( o3, IQ3, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( o4, IQ4, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( so, o4, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ1, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst5( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst6( IQ2, 1'b0, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst7( MGM_CLK2, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst8( MGM_D2, IQ2, d3, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst9( IQ3, 1'b0, 1'b0, MGM_CLK2, MGM_D2, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( MGM_CLK3, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D3, IQ3, d4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ4, 1'b0, 1'b0, MGM_CLK3, MGM_D3, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst14( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst15( o3, IQ3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst16( o4, IQ4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( so, o4 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func( clk, d1, d2, o1, o2, rb, si, so, ssb, notifier0, notifier1 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, rb, si, ssb, notifier0, notifier1;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst11( so, o2, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst10( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst11( so, o2 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func( clk, d1, d2, d3, d4, o1, o2, o3, o4, rb, si, so, ssb, notifier0, notifier1, notifier2, notifier3 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, d3, d4, rb, si, ssb, notifier0, notifier1, notifier2, notifier3;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( MGM_CLK2, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst10( MGM_C2, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D2, IQ2, d3, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ3, MGM_C2, 1'b0, MGM_CLK2, MGM_D2, vcc, vssx, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK3, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst14( MGM_C3, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst15( MGM_D3, IQ3, d4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst16( IQ4, MGM_C3, 1'b0, MGM_CLK3, MGM_D3, vcc, vssx, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst18( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst19( o3, IQ3, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst20( o4, IQ4, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst21( so, o4, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( MGM_CLK2, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst10( MGM_C2, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D2, IQ2, d3, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ3, MGM_C2, 1'b0, MGM_CLK2, MGM_D2, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK3, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst14( MGM_C3, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst15( MGM_D3, IQ3, d4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst16( IQ4, MGM_C3, 1'b0, MGM_CLK3, MGM_D3, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst18( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst19( o3, IQ3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst20( o4, IQ4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst21( so, o4 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, rb, si, so, ssb, notifier0, notifier1, notifier2, notifier3, notifier4, notifier5, notifier6, notifier7 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d1, d2, d3, d4, d5, d6, d7, d8, rb, si, ssb, notifier0, notifier1, notifier2, notifier3, notifier4, notifier5, notifier6, notifier7;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, vcc, vssx, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( MGM_CLK2, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst10( MGM_C2, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D2, IQ2, d3, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ3, MGM_C2, 1'b0, MGM_CLK2, MGM_D2, vcc, vssx, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK3, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst14( MGM_C3, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst15( MGM_D3, IQ3, d4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst16( IQ4, MGM_C3, 1'b0, MGM_CLK3, MGM_D3, vcc, vssx, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( MGM_CLK4, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst18( MGM_C4, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst19( MGM_D4, IQ4, d5, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst20( IQ5, MGM_C4, 1'b0, MGM_CLK4, MGM_D4, vcc, vssx, notifier4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst21( MGM_CLK5, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst22( MGM_C5, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst23( MGM_D5, IQ5, d6, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst24( IQ6, MGM_C5, 1'b0, MGM_CLK5, MGM_D5, vcc, vssx, notifier5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst25( MGM_CLK6, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst26( MGM_C6, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst27( MGM_D6, IQ6, d7, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst28( IQ7, MGM_C6, 1'b0, MGM_CLK6, MGM_D6, vcc, vssx, notifier6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst29( MGM_CLK7, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst30( MGM_C7, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst31( MGM_D7, IQ7, d8, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst32( IQ8, MGM_C7, 1'b0, MGM_CLK7, MGM_D7, vcc, vssx, notifier7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst33( o1, IQ1, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst34( o2, IQ2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst35( o3, IQ3, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst36( o4, IQ4, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst37( o5, IQ5, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst38( o6, IQ6, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst39( o7, IQ7, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst40( o8, IQ8, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst41( so, o8, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst2( MGM_C0, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst3( MGM_D0, d1, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst4( IQ1, MGM_C0, 1'b0, MGM_CLK0, MGM_D0, notifier0 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( MGM_CLK1, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst6( MGM_C1, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst7( MGM_D1, IQ1, d2, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst8( IQ2, MGM_C1, 1'b0, MGM_CLK1, MGM_D1, notifier1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst9( MGM_CLK2, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst10( MGM_C2, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst11( MGM_D2, IQ2, d3, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst12( IQ3, MGM_C2, 1'b0, MGM_CLK2, MGM_D2, notifier2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst13( MGM_CLK3, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst14( MGM_C3, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst15( MGM_D3, IQ3, d4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst16( IQ4, MGM_C3, 1'b0, MGM_CLK3, MGM_D3, notifier3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst17( MGM_CLK4, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst18( MGM_C4, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst19( MGM_D4, IQ4, d5, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst20( IQ5, MGM_C4, 1'b0, MGM_CLK4, MGM_D4, notifier4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst21( MGM_CLK5, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst22( MGM_C5, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst23( MGM_D5, IQ5, d6, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst24( IQ6, MGM_C5, 1'b0, MGM_CLK5, MGM_D5, notifier5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst25( MGM_CLK6, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst26( MGM_C6, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst27( MGM_D6, IQ6, d7, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst28( IQ7, MGM_C6, 1'b0, MGM_CLK6, MGM_D6, notifier6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst29( MGM_CLK7, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst30( MGM_C7, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_3 inst31( MGM_D7, IQ7, d8, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst32( IQ8, MGM_C7, 1'b0, MGM_CLK7, MGM_D7, notifier7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst33( o1, IQ1 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst34( o2, IQ2 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst35( o3, IQ3 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst36( o4, IQ4 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst37( o5, IQ5 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst38( o6, IQ6 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst39( o7, IQ7 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst40( o8, IQ8 );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst41( so, o8 );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func( clk, d, o, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, notifier;
   output o;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst2( MGM_D0, d, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst2( MGM_D0, d );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func( clk, d, o, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, si, ssb, notifier;
   output o, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_2 inst2( MGM_D0, d, si, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst4( o, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst5( so, IQ );
`endif

endmodule
`endcelldefine 






`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func( clk, d, ob, r, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, r, si, ssb, notifier;
   output ob, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_4 inst2( MGM_D0, d, si, ssb, r, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst4( ob, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst5( so, IQ, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_4 inst2( MGM_D0, d, si, ssb, r );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_N_IQ_FF_UDP inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst4( ob, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_1 inst5( so, IQ );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0( o, a `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output o;
  input a;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //a vcc, vssx: o
    1  1  0: 1;
    0  1  0: 0;
  `else
  //a: o
    1: 1;
    0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_1( Q, C, P, CK, D `ifdef POWER_AWARE_MODE , vcc, vssx `endif , N );
   output Q;
   reg Q;
   input C, P, CK, D, N; 
   `ifdef POWER_AWARE_MODE
   input vcc, vssx;
   `endif
   table 
  `ifdef POWER_AWARE_MODE
   //C  P  CK D  PW GN N  :  Q  :  Q 
     0  0  n  ?  1  0  ?  :  ?  :  -;
     ?  0  n  ?  1  0  ?  :  0  :  0;
     0  ?  n  ?  1  0  ?  :  1  :  1;
     ?  0  r  0  1  0  ?  :  ?  :  0;
     1  0  ?  ?  1  0  ?  :  ?  :  0;
     0  ?  r  1  1  0  ?  :  ?  :  1;
     0  1  ?  ?  1  0  ?  :  ?  :  1;
     0  0  ?  *  1  0  ?  :  ?  :  -;
     0  ?  ?  *  1  0  ?  :  1  :  1;
     ?  0  ?  *  1  0  ?  :  0  :  0;
     0  *  ?  ?  1  0  ?  :  1  :  1;
     *  0  ?  ?  1  0  ?  :  0  :  0;
     ?  0  *  0  1  0  ?  :  0  :  0;
     0  ?  *  1  1  0  ?  :  1  :  1;
     ?  ?  ?  ?  1  0  *  :  ?  :  x;
  `else
   //C  P  CK D  N  :  Q  :  Q 
     0  0  n  ?  ?  :  ?  :  -;
     ?  0  n  ?  ?  :  0  :  0;
     0  ?  n  ?  ?  :  1  :  1;
     ?  0  r  0  ?  :  ?  :  0;
     1  0  ?  ?  ?  :  ?  :  0;
     0  ?  r  1  ?  :  ?  :  1;
     0  1  ?  ?  ?  :  ?  :  1;
     0  0  ?  *  ?  :  ?  :  -;
     0  ?  ?  *  ?  :  1  :  1;
     ?  0  ?  *  ?  :  0  :  0;
     0  *  ?  ?  ?  :  1  :  1;
     *  0  ?  ?  ?  :  0  :  0;
     ?  0  *  0  ?  :  0  :  0;
     0  ?  *  1  ?  :  1  :  1;
     ?  ?  ?  ?  *  :  ?  :  x;
  `endif

endtable
endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_2( clkout, clk `ifdef POWER_AWARE_MODE , vcc_in, vssx `endif );
  output clkout;
  input clk;
  `ifdef POWER_AWARE_MODE
  input vcc_in, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //clk vcc_in, vssx: clkout
    0  1  0: 1;
    1  1  0: 0;
  `else
  //clk: clkout
    0: 1;
    1: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_3( int3, en1, int1, int2 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output int3;
  input en1, int1, int2;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //en1, int1, int2 vcc, vssx: int3
    1  1  ?  1  0: 1;
    0  ?  1  1  0: 1;
    ?  1  1  1  0: 1;
    1  0  ?  1  0: 0;
    0  ?  0  1  0: 0;
    ?  0  0  1  0: 0;
  `else
  //en1, int1, int2: int3
    1  1  ?: 1;
    0  ?  1: 1;
    ?  1  1: 1;
    1  0  ?: 0;
    0  ?  0: 0;
    ?  0  0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_4( clkout, clk1, clk2, s `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output clkout;
  input clk1, clk2, s;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //clk1, clk2, s vcc, vssx: clkout
    1  1  ?  1  0: 1;
    1  ?  1  1  0: 1;
    ?  1  0  1  0: 1;
    0  0  ?  1  0: 0;
    0  ?  1  1  0: 0;
    ?  0  0  1  0: 0;
  `else
  //clk1, clk2, s: clkout
    1  1  ?: 1;
    1  ?  1: 1;
    ?  1  0: 1;
    0  0  ?: 0;
    0  ?  1: 0;
    ?  0  0: 0;
  `endif
  endtable

endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func( clk, d, en, ob, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, en, si, ssb, notifier;
   output ob, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst2( MGM_D0, int5, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_1 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_2 inst4( int1, d, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst5( int2, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_3 inst6( int3, en, int1, int2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_2 inst7( int4, si, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_4 inst8( int5, int3, int4, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst9( ob, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst10( so, ob, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst2( MGM_D0, int5 );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_1 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_2 inst4( int1, d );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst5( int2, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_3 inst6( int3, en, int1, int2 );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_2 inst7( int4, si );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_4 inst8( int5, int3, int4, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst9( ob, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_0 inst10( so, ob );
`endif

endmodule
`endcelldefine 




primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0( o, a `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output o;
  input a;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //a vcc, vssx: o
    1  1  0: 1;
    0  1  0: 0;
  `else
  //a: o
    1: 1;
    0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_1( Q, C, P, CK, D `ifdef POWER_AWARE_MODE , vcc, vssx `endif , N );
   output Q;
   reg Q;
   input C, P, CK, D, N; 
   `ifdef POWER_AWARE_MODE
   input vcc, vssx;
   `endif
   table 
  `ifdef POWER_AWARE_MODE
   //C  P  CK D  PW GN N  :  Q  :  Q 
     0  0  n  ?  1  0  ?  :  ?  :  -;
     ?  0  n  ?  1  0  ?  :  0  :  0;
     0  ?  n  ?  1  0  ?  :  1  :  1;
     ?  0  r  0  1  0  ?  :  ?  :  0;
     1  0  ?  ?  1  0  ?  :  ?  :  0;
     0  ?  r  1  1  0  ?  :  ?  :  1;
     0  1  ?  ?  1  0  ?  :  ?  :  1;
     0  0  ?  *  1  0  ?  :  ?  :  -;
     0  ?  ?  *  1  0  ?  :  1  :  1;
     ?  0  ?  *  1  0  ?  :  0  :  0;
     0  *  ?  ?  1  0  ?  :  1  :  1;
     *  0  ?  ?  1  0  ?  :  0  :  0;
     ?  0  *  0  1  0  ?  :  0  :  0;
     0  ?  *  1  1  0  ?  :  1  :  1;
     ?  ?  ?  ?  1  0  *  :  ?  :  x;
  `else
   //C  P  CK D  N  :  Q  :  Q 
     0  0  n  ?  ?  :  ?  :  -;
     ?  0  n  ?  ?  :  0  :  0;
     0  ?  n  ?  ?  :  1  :  1;
     ?  0  r  0  ?  :  ?  :  0;
     1  0  ?  ?  ?  :  ?  :  0;
     0  ?  r  1  ?  :  ?  :  1;
     0  1  ?  ?  ?  :  ?  :  1;
     0  0  ?  *  ?  :  ?  :  -;
     0  ?  ?  *  ?  :  1  :  1;
     ?  0  ?  *  ?  :  0  :  0;
     0  *  ?  ?  ?  :  1  :  1;
     *  0  ?  ?  ?  :  0  :  0;
     ?  0  *  0  ?  :  0  :  0;
     0  ?  *  1  ?  :  1  :  1;
     ?  ?  ?  ?  *  :  ?  :  x;
  `endif

endtable
endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_2( clkout, clk `ifdef POWER_AWARE_MODE , vcc_in, vssx `endif );
  output clkout;
  input clk;
  `ifdef POWER_AWARE_MODE
  input vcc_in, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //clk vcc_in, vssx: clkout
    0  1  0: 1;
    1  1  0: 0;
  `else
  //clk: clkout
    0: 1;
    1: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_3( int3, en1, int1, int2 `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output int3;
  input en1, int1, int2;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //en1, int1, int2 vcc, vssx: int3
    1  1  ?  1  0: 1;
    0  ?  1  1  0: 1;
    ?  1  1  1  0: 1;
    1  0  ?  1  0: 0;
    0  ?  0  1  0: 0;
    ?  0  0  1  0: 0;
  `else
  //en1, int1, int2: int3
    1  1  ?: 1;
    0  ?  1: 1;
    ?  1  1: 1;
    1  0  ?: 0;
    0  ?  0: 0;
    ?  0  0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_4( o, a, b `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output o;
  input a, b;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //a, b vcc, vssx: o
    1  1  1  0: 1;
    0  ?  1  0: 0;
    ?  0  1  0: 0;
  `else
  //a, b: o
    1  1: 1;
    0  ?: 0;
    ?  0: 0;
  `endif
  endtable

endprimitive
primitive INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_5( clkout, int1, int2, sb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
  output clkout;
  input int1, int2, sb;
  `ifdef POWER_AWARE_MODE
  input vcc, vssx;
  `endif

  table
  `ifdef POWER_AWARE_MODE
  //int1, int2, sb vcc, vssx: clkout
    1  1  ?  1  0: 1;
    1  ?  0  1  0: 1;
    ?  1  1  1  0: 1;
    0  0  ?  1  0: 0;
    0  ?  0  1  0: 0;
    ?  0  1  1  0: 0;
  `else
  //int1, int2, sb: clkout
    1  1  ?: 1;
    1  ?  0: 1;
    ?  1  1: 1;
    0  0  ?: 0;
    0  ?  0: 0;
    ?  0  1: 0;
  `endif
  endtable

endprimitive


`celldefine 


module INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func( clk, d, en, ob, rb, si, so, ssb, notifier `ifdef POWER_AWARE_MODE , vcc, vssx `endif );
   input clk, d, en, rb, si, ssb, notifier;
   output ob, so;
`ifdef POWER_AWARE_MODE
   inout  vcc;
   inout  vssx;
`endif

`ifdef POWER_AWARE_MODE
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst1( MGM_CLK0, clk, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst2( MGM_D0, int6, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_1 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, vcc, vssx, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_2 inst4( int1, d, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst5( int2, ob, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_3 inst6( int3, en, int1, int2, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_2 inst7( int4, si, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_4 inst8( int5, int3, rb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_5 inst9( int6, int4, int5, ssb, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst10( ob, IQ, vcc, vssx );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst11( so, ob, vcc, vssx );
`else
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst1( MGM_CLK0, clk );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst2( MGM_D0, int6 );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_1 inst3( IQ, 1'b0, 1'b0, MGM_CLK0, MGM_D0, notifier );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_2 inst4( int1, d );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst5( int2, ob );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_3 inst6( int3, en, int1, int2 );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_2 inst7( int4, si );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_4 inst8( int5, int3, rb );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_5 inst9( int6, int4, int5, ssb );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst10( ob, IQ );
   INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_0 inst11( so, ob );
`endif

endmodule
`endcelldefine 




`celldefine 


module i0sfdz003ac1d03x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Posedge FF with async active low reset scan cell
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ <= 1'b0 ;
// end
// else
// begin
// IQ <= ssb ? d : si ;
// end
// end
// 
// assign `fdz003ac_delay o =  IQ;
// assign `fdz003ac_delay so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G1963(MGM_W1526,d_delay);
   and MGM_G1964(MGM_W1527,rb_delay,MGM_W1526);
   not MGM_G1965(MGM_W1528,si_delay);
   and MGM_G1966(MGM_W1529,MGM_W1528,MGM_W1527);
   not MGM_G1967(MGM_W1530,ssb_delay);
   and MGM_G1968(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1530,MGM_W1529);
   not MGM_G1969(MGM_W1531,d_delay);
   and MGM_G1970(MGM_W1532,rb_delay,MGM_W1531);
   not MGM_G1971(MGM_W1533,si_delay);
   and MGM_G1972(MGM_W1534,MGM_W1533,MGM_W1532);
   and MGM_G1973(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1534);
   not MGM_G1974(MGM_W1535,d_delay);
   and MGM_G1975(MGM_W1536,rb_delay,MGM_W1535);
   and MGM_G1976(MGM_W1537,si_delay,MGM_W1536);
   not MGM_G1977(MGM_W1538,ssb_delay);
   and MGM_G1978(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1538,MGM_W1537);
   not MGM_G1979(MGM_W1539,d_delay);
   and MGM_G1980(MGM_W1540,rb_delay,MGM_W1539);
   and MGM_G1981(MGM_W1541,si_delay,MGM_W1540);
   and MGM_G1982(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1541);
   and MGM_G1983(MGM_W1542,rb_delay,d_delay);
   not MGM_G1984(MGM_W1543,si_delay);
   and MGM_G1985(MGM_W1544,MGM_W1543,MGM_W1542);
   not MGM_G1986(MGM_W1545,ssb_delay);
   and MGM_G1987(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1545,MGM_W1544);
   and MGM_G1988(MGM_W1546,rb_delay,d_delay);
   not MGM_G1989(MGM_W1547,si_delay);
   and MGM_G1990(MGM_W1548,MGM_W1547,MGM_W1546);
   and MGM_G1991(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1548);
   and MGM_G1992(MGM_W1549,rb_delay,d_delay);
   and MGM_G1993(MGM_W1550,si_delay,MGM_W1549);
   not MGM_G1994(MGM_W1551,ssb_delay);
   and MGM_G1995(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1551,MGM_W1550);
   and MGM_G1996(MGM_W1552,rb_delay,d_delay);
   and MGM_G1997(MGM_W1553,si_delay,MGM_W1552);
   and MGM_G1998(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1553);
   not MGM_G1999(MGM_W1554,si_delay);
   and MGM_G2000(MGM_W1555,MGM_W1554,rb_delay);
   and MGM_G2001(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1555);
   and MGM_G2002(MGM_W1556,si_delay,rb_delay);
   and MGM_G2003(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W1556);
   not MGM_G2004(MGM_W1557,d_delay);
   and MGM_G2005(MGM_W1558,si_delay,MGM_W1557);
   not MGM_G2006(MGM_W1559,ssb_delay);
   and MGM_G2007(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W1559,MGM_W1558);
   not MGM_G2008(MGM_W1560,si_delay);
   and MGM_G2009(MGM_W1561,MGM_W1560,d_delay);
   and MGM_G2010(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1561);
   and MGM_G2011(MGM_W1562,si_delay,d_delay);
   not MGM_G2012(MGM_W1563,ssb_delay);
   and MGM_G2013(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W1563,MGM_W1562);
   and MGM_G2014(MGM_W1564,si_delay,d_delay);
   and MGM_G2015(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W1564);
   not MGM_G2016(MGM_W1565,clk_delay);
   not MGM_G2017(MGM_W1566,d_delay);
   and MGM_G2018(MGM_W1567,MGM_W1566,MGM_W1565);
   not MGM_G2019(MGM_W1568,si_delay);
   and MGM_G2020(MGM_W1569,MGM_W1568,MGM_W1567);
   not MGM_G2021(MGM_W1570,ssb_delay);
   and MGM_G2022(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1570,MGM_W1569);
   not MGM_G2023(MGM_W1571,clk_delay);
   not MGM_G2024(MGM_W1572,d_delay);
   and MGM_G2025(MGM_W1573,MGM_W1572,MGM_W1571);
   not MGM_G2026(MGM_W1574,si_delay);
   and MGM_G2027(MGM_W1575,MGM_W1574,MGM_W1573);
   and MGM_G2028(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1575);
   not MGM_G2029(MGM_W1576,clk_delay);
   not MGM_G2030(MGM_W1577,d_delay);
   and MGM_G2031(MGM_W1578,MGM_W1577,MGM_W1576);
   and MGM_G2032(MGM_W1579,si_delay,MGM_W1578);
   not MGM_G2033(MGM_W1580,ssb_delay);
   and MGM_G2034(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1580,MGM_W1579);
   not MGM_G2035(MGM_W1581,clk_delay);
   not MGM_G2036(MGM_W1582,d_delay);
   and MGM_G2037(MGM_W1583,MGM_W1582,MGM_W1581);
   and MGM_G2038(MGM_W1584,si_delay,MGM_W1583);
   and MGM_G2039(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1584);
   not MGM_G2040(MGM_W1585,clk_delay);
   and MGM_G2041(MGM_W1586,d_delay,MGM_W1585);
   not MGM_G2042(MGM_W1587,si_delay);
   and MGM_G2043(MGM_W1588,MGM_W1587,MGM_W1586);
   not MGM_G2044(MGM_W1589,ssb_delay);
   and MGM_G2045(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1589,MGM_W1588);
   not MGM_G2046(MGM_W1590,clk_delay);
   and MGM_G2047(MGM_W1591,d_delay,MGM_W1590);
   not MGM_G2048(MGM_W1592,si_delay);
   and MGM_G2049(MGM_W1593,MGM_W1592,MGM_W1591);
   and MGM_G2050(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1593);
   not MGM_G2051(MGM_W1594,clk_delay);
   and MGM_G2052(MGM_W1595,d_delay,MGM_W1594);
   and MGM_G2053(MGM_W1596,si_delay,MGM_W1595);
   not MGM_G2054(MGM_W1597,ssb_delay);
   and MGM_G2055(ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1597,MGM_W1596);
   not MGM_G2056(MGM_W1598,clk_delay);
   and MGM_G2057(MGM_W1599,d_delay,MGM_W1598);
   and MGM_G2058(MGM_W1600,si_delay,MGM_W1599);
   and MGM_G2059(ENABLE_NOT_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1600);
   not MGM_G2060(MGM_W1601,d_delay);
   and MGM_G2061(MGM_W1602,MGM_W1601,clk_delay);
   not MGM_G2062(MGM_W1603,si_delay);
   and MGM_G2063(MGM_W1604,MGM_W1603,MGM_W1602);
   not MGM_G2064(MGM_W1605,ssb_delay);
   and MGM_G2065(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1605,MGM_W1604);
   not MGM_G2066(MGM_W1606,d_delay);
   and MGM_G2067(MGM_W1607,MGM_W1606,clk_delay);
   not MGM_G2068(MGM_W1608,si_delay);
   and MGM_G2069(MGM_W1609,MGM_W1608,MGM_W1607);
   and MGM_G2070(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1609);
   not MGM_G2071(MGM_W1610,d_delay);
   and MGM_G2072(MGM_W1611,MGM_W1610,clk_delay);
   and MGM_G2073(MGM_W1612,si_delay,MGM_W1611);
   not MGM_G2074(MGM_W1613,ssb_delay);
   and MGM_G2075(ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1613,MGM_W1612);
   not MGM_G2076(MGM_W1614,d_delay);
   and MGM_G2077(MGM_W1615,MGM_W1614,clk_delay);
   and MGM_G2078(MGM_W1616,si_delay,MGM_W1615);
   and MGM_G2079(ENABLE_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1616);
   and MGM_G2080(MGM_W1617,d_delay,clk_delay);
   not MGM_G2081(MGM_W1618,si_delay);
   and MGM_G2082(MGM_W1619,MGM_W1618,MGM_W1617);
   not MGM_G2083(MGM_W1620,ssb_delay);
   and MGM_G2084(ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1620,MGM_W1619);
   and MGM_G2085(MGM_W1621,d_delay,clk_delay);
   not MGM_G2086(MGM_W1622,si_delay);
   and MGM_G2087(MGM_W1623,MGM_W1622,MGM_W1621);
   and MGM_G2088(ENABLE_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1623);
   and MGM_G2089(MGM_W1624,d_delay,clk_delay);
   and MGM_G2090(MGM_W1625,si_delay,MGM_W1624);
   not MGM_G2091(MGM_W1626,ssb_delay);
   and MGM_G2092(ENABLE_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1626,MGM_W1625);
   and MGM_G2093(MGM_W1627,d_delay,clk_delay);
   and MGM_G2094(MGM_W1628,si_delay,MGM_W1627);
   and MGM_G2095(ENABLE_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1628);
   not MGM_G2096(MGM_W1629,d_delay);
   and MGM_G2097(MGM_W1630,rb_delay,MGM_W1629);
   not MGM_G2098(MGM_W1631,ssb_delay);
   and MGM_G2099(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W1631,MGM_W1630);
   and MGM_G2100(MGM_W1632,rb_delay,d_delay);
   not MGM_G2101(MGM_W1633,ssb_delay);
   and MGM_G2102(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W1633,MGM_W1632);
   not MGM_G2103(MGM_W1634,d_delay);
   and MGM_G2104(MGM_W1635,rb_delay,MGM_W1634);
   and MGM_G2105(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W1635);
   and MGM_G2106(MGM_W1636,rb_delay,d_delay);
   not MGM_G2107(MGM_W1637,si_delay);
   and MGM_G2108(ENABLE_d_AND_rb_AND_NOT_si,MGM_W1637,MGM_W1636);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfdz003ac1d06x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Posedge FF with async active low reset scan cell
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ <= 1'b0 ;
// end
// else
// begin
// IQ <= ssb ? d : si ;
// end
// end
// 
// assign `fdz003ac_delay o =  IQ;
// assign `fdz003ac_delay so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G1963(MGM_W1526,d_delay);
   and MGM_G1964(MGM_W1527,rb_delay,MGM_W1526);
   not MGM_G1965(MGM_W1528,si_delay);
   and MGM_G1966(MGM_W1529,MGM_W1528,MGM_W1527);
   not MGM_G1967(MGM_W1530,ssb_delay);
   and MGM_G1968(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1530,MGM_W1529);
   not MGM_G1969(MGM_W1531,d_delay);
   and MGM_G1970(MGM_W1532,rb_delay,MGM_W1531);
   not MGM_G1971(MGM_W1533,si_delay);
   and MGM_G1972(MGM_W1534,MGM_W1533,MGM_W1532);
   and MGM_G1973(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1534);
   not MGM_G1974(MGM_W1535,d_delay);
   and MGM_G1975(MGM_W1536,rb_delay,MGM_W1535);
   and MGM_G1976(MGM_W1537,si_delay,MGM_W1536);
   not MGM_G1977(MGM_W1538,ssb_delay);
   and MGM_G1978(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1538,MGM_W1537);
   not MGM_G1979(MGM_W1539,d_delay);
   and MGM_G1980(MGM_W1540,rb_delay,MGM_W1539);
   and MGM_G1981(MGM_W1541,si_delay,MGM_W1540);
   and MGM_G1982(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1541);
   and MGM_G1983(MGM_W1542,rb_delay,d_delay);
   not MGM_G1984(MGM_W1543,si_delay);
   and MGM_G1985(MGM_W1544,MGM_W1543,MGM_W1542);
   not MGM_G1986(MGM_W1545,ssb_delay);
   and MGM_G1987(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1545,MGM_W1544);
   and MGM_G1988(MGM_W1546,rb_delay,d_delay);
   not MGM_G1989(MGM_W1547,si_delay);
   and MGM_G1990(MGM_W1548,MGM_W1547,MGM_W1546);
   and MGM_G1991(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1548);
   and MGM_G1992(MGM_W1549,rb_delay,d_delay);
   and MGM_G1993(MGM_W1550,si_delay,MGM_W1549);
   not MGM_G1994(MGM_W1551,ssb_delay);
   and MGM_G1995(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1551,MGM_W1550);
   and MGM_G1996(MGM_W1552,rb_delay,d_delay);
   and MGM_G1997(MGM_W1553,si_delay,MGM_W1552);
   and MGM_G1998(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1553);
   not MGM_G1999(MGM_W1554,si_delay);
   and MGM_G2000(MGM_W1555,MGM_W1554,rb_delay);
   and MGM_G2001(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1555);
   and MGM_G2002(MGM_W1556,si_delay,rb_delay);
   and MGM_G2003(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W1556);
   not MGM_G2004(MGM_W1557,d_delay);
   and MGM_G2005(MGM_W1558,si_delay,MGM_W1557);
   not MGM_G2006(MGM_W1559,ssb_delay);
   and MGM_G2007(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W1559,MGM_W1558);
   not MGM_G2008(MGM_W1560,si_delay);
   and MGM_G2009(MGM_W1561,MGM_W1560,d_delay);
   and MGM_G2010(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1561);
   and MGM_G2011(MGM_W1562,si_delay,d_delay);
   not MGM_G2012(MGM_W1563,ssb_delay);
   and MGM_G2013(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W1563,MGM_W1562);
   and MGM_G2014(MGM_W1564,si_delay,d_delay);
   and MGM_G2015(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W1564);
   not MGM_G2016(MGM_W1565,clk_delay);
   not MGM_G2017(MGM_W1566,d_delay);
   and MGM_G2018(MGM_W1567,MGM_W1566,MGM_W1565);
   not MGM_G2019(MGM_W1568,si_delay);
   and MGM_G2020(MGM_W1569,MGM_W1568,MGM_W1567);
   not MGM_G2021(MGM_W1570,ssb_delay);
   and MGM_G2022(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1570,MGM_W1569);
   not MGM_G2023(MGM_W1571,clk_delay);
   not MGM_G2024(MGM_W1572,d_delay);
   and MGM_G2025(MGM_W1573,MGM_W1572,MGM_W1571);
   not MGM_G2026(MGM_W1574,si_delay);
   and MGM_G2027(MGM_W1575,MGM_W1574,MGM_W1573);
   and MGM_G2028(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1575);
   not MGM_G2029(MGM_W1576,clk_delay);
   not MGM_G2030(MGM_W1577,d_delay);
   and MGM_G2031(MGM_W1578,MGM_W1577,MGM_W1576);
   and MGM_G2032(MGM_W1579,si_delay,MGM_W1578);
   not MGM_G2033(MGM_W1580,ssb_delay);
   and MGM_G2034(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1580,MGM_W1579);
   not MGM_G2035(MGM_W1581,clk_delay);
   not MGM_G2036(MGM_W1582,d_delay);
   and MGM_G2037(MGM_W1583,MGM_W1582,MGM_W1581);
   and MGM_G2038(MGM_W1584,si_delay,MGM_W1583);
   and MGM_G2039(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1584);
   not MGM_G2040(MGM_W1585,clk_delay);
   and MGM_G2041(MGM_W1586,d_delay,MGM_W1585);
   not MGM_G2042(MGM_W1587,si_delay);
   and MGM_G2043(MGM_W1588,MGM_W1587,MGM_W1586);
   not MGM_G2044(MGM_W1589,ssb_delay);
   and MGM_G2045(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1589,MGM_W1588);
   not MGM_G2046(MGM_W1590,clk_delay);
   and MGM_G2047(MGM_W1591,d_delay,MGM_W1590);
   not MGM_G2048(MGM_W1592,si_delay);
   and MGM_G2049(MGM_W1593,MGM_W1592,MGM_W1591);
   and MGM_G2050(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1593);
   not MGM_G2051(MGM_W1594,clk_delay);
   and MGM_G2052(MGM_W1595,d_delay,MGM_W1594);
   and MGM_G2053(MGM_W1596,si_delay,MGM_W1595);
   not MGM_G2054(MGM_W1597,ssb_delay);
   and MGM_G2055(ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1597,MGM_W1596);
   not MGM_G2056(MGM_W1598,clk_delay);
   and MGM_G2057(MGM_W1599,d_delay,MGM_W1598);
   and MGM_G2058(MGM_W1600,si_delay,MGM_W1599);
   and MGM_G2059(ENABLE_NOT_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1600);
   not MGM_G2060(MGM_W1601,d_delay);
   and MGM_G2061(MGM_W1602,MGM_W1601,clk_delay);
   not MGM_G2062(MGM_W1603,si_delay);
   and MGM_G2063(MGM_W1604,MGM_W1603,MGM_W1602);
   not MGM_G2064(MGM_W1605,ssb_delay);
   and MGM_G2065(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1605,MGM_W1604);
   not MGM_G2066(MGM_W1606,d_delay);
   and MGM_G2067(MGM_W1607,MGM_W1606,clk_delay);
   not MGM_G2068(MGM_W1608,si_delay);
   and MGM_G2069(MGM_W1609,MGM_W1608,MGM_W1607);
   and MGM_G2070(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1609);
   not MGM_G2071(MGM_W1610,d_delay);
   and MGM_G2072(MGM_W1611,MGM_W1610,clk_delay);
   and MGM_G2073(MGM_W1612,si_delay,MGM_W1611);
   not MGM_G2074(MGM_W1613,ssb_delay);
   and MGM_G2075(ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1613,MGM_W1612);
   not MGM_G2076(MGM_W1614,d_delay);
   and MGM_G2077(MGM_W1615,MGM_W1614,clk_delay);
   and MGM_G2078(MGM_W1616,si_delay,MGM_W1615);
   and MGM_G2079(ENABLE_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1616);
   and MGM_G2080(MGM_W1617,d_delay,clk_delay);
   not MGM_G2081(MGM_W1618,si_delay);
   and MGM_G2082(MGM_W1619,MGM_W1618,MGM_W1617);
   not MGM_G2083(MGM_W1620,ssb_delay);
   and MGM_G2084(ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1620,MGM_W1619);
   and MGM_G2085(MGM_W1621,d_delay,clk_delay);
   not MGM_G2086(MGM_W1622,si_delay);
   and MGM_G2087(MGM_W1623,MGM_W1622,MGM_W1621);
   and MGM_G2088(ENABLE_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1623);
   and MGM_G2089(MGM_W1624,d_delay,clk_delay);
   and MGM_G2090(MGM_W1625,si_delay,MGM_W1624);
   not MGM_G2091(MGM_W1626,ssb_delay);
   and MGM_G2092(ENABLE_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1626,MGM_W1625);
   and MGM_G2093(MGM_W1627,d_delay,clk_delay);
   and MGM_G2094(MGM_W1628,si_delay,MGM_W1627);
   and MGM_G2095(ENABLE_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1628);
   not MGM_G2096(MGM_W1629,d_delay);
   and MGM_G2097(MGM_W1630,rb_delay,MGM_W1629);
   not MGM_G2098(MGM_W1631,ssb_delay);
   and MGM_G2099(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W1631,MGM_W1630);
   and MGM_G2100(MGM_W1632,rb_delay,d_delay);
   not MGM_G2101(MGM_W1633,ssb_delay);
   and MGM_G2102(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W1633,MGM_W1632);
   not MGM_G2103(MGM_W1634,d_delay);
   and MGM_G2104(MGM_W1635,rb_delay,MGM_W1634);
   and MGM_G2105(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W1635);
   and MGM_G2106(MGM_W1636,rb_delay,d_delay);
   not MGM_G2107(MGM_W1637,si_delay);
   and MGM_G2108(ENABLE_d_AND_rb_AND_NOT_si,MGM_W1637,MGM_W1636);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfdz003ac1d12x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Posedge FF with async active low reset scan cell
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ <= 1'b0 ;
// end
// else
// begin
// IQ <= ssb ? d : si ;
// end
// end
// 
// assign `fdz003ac_delay o =  IQ;
// assign `fdz003ac_delay so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G1963(MGM_W1526,d_delay);
   and MGM_G1964(MGM_W1527,rb_delay,MGM_W1526);
   not MGM_G1965(MGM_W1528,si_delay);
   and MGM_G1966(MGM_W1529,MGM_W1528,MGM_W1527);
   not MGM_G1967(MGM_W1530,ssb_delay);
   and MGM_G1968(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1530,MGM_W1529);
   not MGM_G1969(MGM_W1531,d_delay);
   and MGM_G1970(MGM_W1532,rb_delay,MGM_W1531);
   not MGM_G1971(MGM_W1533,si_delay);
   and MGM_G1972(MGM_W1534,MGM_W1533,MGM_W1532);
   and MGM_G1973(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1534);
   not MGM_G1974(MGM_W1535,d_delay);
   and MGM_G1975(MGM_W1536,rb_delay,MGM_W1535);
   and MGM_G1976(MGM_W1537,si_delay,MGM_W1536);
   not MGM_G1977(MGM_W1538,ssb_delay);
   and MGM_G1978(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1538,MGM_W1537);
   not MGM_G1979(MGM_W1539,d_delay);
   and MGM_G1980(MGM_W1540,rb_delay,MGM_W1539);
   and MGM_G1981(MGM_W1541,si_delay,MGM_W1540);
   and MGM_G1982(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1541);
   and MGM_G1983(MGM_W1542,rb_delay,d_delay);
   not MGM_G1984(MGM_W1543,si_delay);
   and MGM_G1985(MGM_W1544,MGM_W1543,MGM_W1542);
   not MGM_G1986(MGM_W1545,ssb_delay);
   and MGM_G1987(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1545,MGM_W1544);
   and MGM_G1988(MGM_W1546,rb_delay,d_delay);
   not MGM_G1989(MGM_W1547,si_delay);
   and MGM_G1990(MGM_W1548,MGM_W1547,MGM_W1546);
   and MGM_G1991(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1548);
   and MGM_G1992(MGM_W1549,rb_delay,d_delay);
   and MGM_G1993(MGM_W1550,si_delay,MGM_W1549);
   not MGM_G1994(MGM_W1551,ssb_delay);
   and MGM_G1995(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1551,MGM_W1550);
   and MGM_G1996(MGM_W1552,rb_delay,d_delay);
   and MGM_G1997(MGM_W1553,si_delay,MGM_W1552);
   and MGM_G1998(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1553);
   not MGM_G1999(MGM_W1554,si_delay);
   and MGM_G2000(MGM_W1555,MGM_W1554,rb_delay);
   and MGM_G2001(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1555);
   and MGM_G2002(MGM_W1556,si_delay,rb_delay);
   and MGM_G2003(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W1556);
   not MGM_G2004(MGM_W1557,d_delay);
   and MGM_G2005(MGM_W1558,si_delay,MGM_W1557);
   not MGM_G2006(MGM_W1559,ssb_delay);
   and MGM_G2007(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W1559,MGM_W1558);
   not MGM_G2008(MGM_W1560,si_delay);
   and MGM_G2009(MGM_W1561,MGM_W1560,d_delay);
   and MGM_G2010(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1561);
   and MGM_G2011(MGM_W1562,si_delay,d_delay);
   not MGM_G2012(MGM_W1563,ssb_delay);
   and MGM_G2013(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W1563,MGM_W1562);
   and MGM_G2014(MGM_W1564,si_delay,d_delay);
   and MGM_G2015(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W1564);
   not MGM_G2016(MGM_W1565,clk_delay);
   not MGM_G2017(MGM_W1566,d_delay);
   and MGM_G2018(MGM_W1567,MGM_W1566,MGM_W1565);
   not MGM_G2019(MGM_W1568,si_delay);
   and MGM_G2020(MGM_W1569,MGM_W1568,MGM_W1567);
   not MGM_G2021(MGM_W1570,ssb_delay);
   and MGM_G2022(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1570,MGM_W1569);
   not MGM_G2023(MGM_W1571,clk_delay);
   not MGM_G2024(MGM_W1572,d_delay);
   and MGM_G2025(MGM_W1573,MGM_W1572,MGM_W1571);
   not MGM_G2026(MGM_W1574,si_delay);
   and MGM_G2027(MGM_W1575,MGM_W1574,MGM_W1573);
   and MGM_G2028(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1575);
   not MGM_G2029(MGM_W1576,clk_delay);
   not MGM_G2030(MGM_W1577,d_delay);
   and MGM_G2031(MGM_W1578,MGM_W1577,MGM_W1576);
   and MGM_G2032(MGM_W1579,si_delay,MGM_W1578);
   not MGM_G2033(MGM_W1580,ssb_delay);
   and MGM_G2034(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1580,MGM_W1579);
   not MGM_G2035(MGM_W1581,clk_delay);
   not MGM_G2036(MGM_W1582,d_delay);
   and MGM_G2037(MGM_W1583,MGM_W1582,MGM_W1581);
   and MGM_G2038(MGM_W1584,si_delay,MGM_W1583);
   and MGM_G2039(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1584);
   not MGM_G2040(MGM_W1585,clk_delay);
   and MGM_G2041(MGM_W1586,d_delay,MGM_W1585);
   not MGM_G2042(MGM_W1587,si_delay);
   and MGM_G2043(MGM_W1588,MGM_W1587,MGM_W1586);
   not MGM_G2044(MGM_W1589,ssb_delay);
   and MGM_G2045(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1589,MGM_W1588);
   not MGM_G2046(MGM_W1590,clk_delay);
   and MGM_G2047(MGM_W1591,d_delay,MGM_W1590);
   not MGM_G2048(MGM_W1592,si_delay);
   and MGM_G2049(MGM_W1593,MGM_W1592,MGM_W1591);
   and MGM_G2050(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1593);
   not MGM_G2051(MGM_W1594,clk_delay);
   and MGM_G2052(MGM_W1595,d_delay,MGM_W1594);
   and MGM_G2053(MGM_W1596,si_delay,MGM_W1595);
   not MGM_G2054(MGM_W1597,ssb_delay);
   and MGM_G2055(ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1597,MGM_W1596);
   not MGM_G2056(MGM_W1598,clk_delay);
   and MGM_G2057(MGM_W1599,d_delay,MGM_W1598);
   and MGM_G2058(MGM_W1600,si_delay,MGM_W1599);
   and MGM_G2059(ENABLE_NOT_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1600);
   not MGM_G2060(MGM_W1601,d_delay);
   and MGM_G2061(MGM_W1602,MGM_W1601,clk_delay);
   not MGM_G2062(MGM_W1603,si_delay);
   and MGM_G2063(MGM_W1604,MGM_W1603,MGM_W1602);
   not MGM_G2064(MGM_W1605,ssb_delay);
   and MGM_G2065(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1605,MGM_W1604);
   not MGM_G2066(MGM_W1606,d_delay);
   and MGM_G2067(MGM_W1607,MGM_W1606,clk_delay);
   not MGM_G2068(MGM_W1608,si_delay);
   and MGM_G2069(MGM_W1609,MGM_W1608,MGM_W1607);
   and MGM_G2070(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1609);
   not MGM_G2071(MGM_W1610,d_delay);
   and MGM_G2072(MGM_W1611,MGM_W1610,clk_delay);
   and MGM_G2073(MGM_W1612,si_delay,MGM_W1611);
   not MGM_G2074(MGM_W1613,ssb_delay);
   and MGM_G2075(ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1613,MGM_W1612);
   not MGM_G2076(MGM_W1614,d_delay);
   and MGM_G2077(MGM_W1615,MGM_W1614,clk_delay);
   and MGM_G2078(MGM_W1616,si_delay,MGM_W1615);
   and MGM_G2079(ENABLE_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1616);
   and MGM_G2080(MGM_W1617,d_delay,clk_delay);
   not MGM_G2081(MGM_W1618,si_delay);
   and MGM_G2082(MGM_W1619,MGM_W1618,MGM_W1617);
   not MGM_G2083(MGM_W1620,ssb_delay);
   and MGM_G2084(ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1620,MGM_W1619);
   and MGM_G2085(MGM_W1621,d_delay,clk_delay);
   not MGM_G2086(MGM_W1622,si_delay);
   and MGM_G2087(MGM_W1623,MGM_W1622,MGM_W1621);
   and MGM_G2088(ENABLE_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1623);
   and MGM_G2089(MGM_W1624,d_delay,clk_delay);
   and MGM_G2090(MGM_W1625,si_delay,MGM_W1624);
   not MGM_G2091(MGM_W1626,ssb_delay);
   and MGM_G2092(ENABLE_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1626,MGM_W1625);
   and MGM_G2093(MGM_W1627,d_delay,clk_delay);
   and MGM_G2094(MGM_W1628,si_delay,MGM_W1627);
   and MGM_G2095(ENABLE_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1628);
   not MGM_G2096(MGM_W1629,d_delay);
   and MGM_G2097(MGM_W1630,rb_delay,MGM_W1629);
   not MGM_G2098(MGM_W1631,ssb_delay);
   and MGM_G2099(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W1631,MGM_W1630);
   and MGM_G2100(MGM_W1632,rb_delay,d_delay);
   not MGM_G2101(MGM_W1633,ssb_delay);
   and MGM_G2102(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W1633,MGM_W1632);
   not MGM_G2103(MGM_W1634,d_delay);
   and MGM_G2104(MGM_W1635,rb_delay,MGM_W1634);
   and MGM_G2105(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W1635);
   and MGM_G2106(MGM_W1636,rb_delay,d_delay);
   not MGM_G2107(MGM_W1637,si_delay);
   and MGM_G2108(ENABLE_d_AND_rb_AND_NOT_si,MGM_W1637,MGM_W1636);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfdz003ac1d24x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Posedge FF with async active low reset scan cell
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ <= 1'b0 ;
// end
// else
// begin
// IQ <= ssb ? d : si ;
// end
// end
// 
// assign `fdz003ac_delay o =  IQ;
// assign `fdz003ac_delay so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fdz003ac_delay o_random_init = o_tmp ;
      assign `fdz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fdz003ac_func i0sfdz003ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G1963(MGM_W1526,d_delay);
   and MGM_G1964(MGM_W1527,rb_delay,MGM_W1526);
   not MGM_G1965(MGM_W1528,si_delay);
   and MGM_G1966(MGM_W1529,MGM_W1528,MGM_W1527);
   not MGM_G1967(MGM_W1530,ssb_delay);
   and MGM_G1968(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1530,MGM_W1529);
   not MGM_G1969(MGM_W1531,d_delay);
   and MGM_G1970(MGM_W1532,rb_delay,MGM_W1531);
   not MGM_G1971(MGM_W1533,si_delay);
   and MGM_G1972(MGM_W1534,MGM_W1533,MGM_W1532);
   and MGM_G1973(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1534);
   not MGM_G1974(MGM_W1535,d_delay);
   and MGM_G1975(MGM_W1536,rb_delay,MGM_W1535);
   and MGM_G1976(MGM_W1537,si_delay,MGM_W1536);
   not MGM_G1977(MGM_W1538,ssb_delay);
   and MGM_G1978(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1538,MGM_W1537);
   not MGM_G1979(MGM_W1539,d_delay);
   and MGM_G1980(MGM_W1540,rb_delay,MGM_W1539);
   and MGM_G1981(MGM_W1541,si_delay,MGM_W1540);
   and MGM_G1982(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1541);
   and MGM_G1983(MGM_W1542,rb_delay,d_delay);
   not MGM_G1984(MGM_W1543,si_delay);
   and MGM_G1985(MGM_W1544,MGM_W1543,MGM_W1542);
   not MGM_G1986(MGM_W1545,ssb_delay);
   and MGM_G1987(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W1545,MGM_W1544);
   and MGM_G1988(MGM_W1546,rb_delay,d_delay);
   not MGM_G1989(MGM_W1547,si_delay);
   and MGM_G1990(MGM_W1548,MGM_W1547,MGM_W1546);
   and MGM_G1991(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1548);
   and MGM_G1992(MGM_W1549,rb_delay,d_delay);
   and MGM_G1993(MGM_W1550,si_delay,MGM_W1549);
   not MGM_G1994(MGM_W1551,ssb_delay);
   and MGM_G1995(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W1551,MGM_W1550);
   and MGM_G1996(MGM_W1552,rb_delay,d_delay);
   and MGM_G1997(MGM_W1553,si_delay,MGM_W1552);
   and MGM_G1998(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W1553);
   not MGM_G1999(MGM_W1554,si_delay);
   and MGM_G2000(MGM_W1555,MGM_W1554,rb_delay);
   and MGM_G2001(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1555);
   and MGM_G2002(MGM_W1556,si_delay,rb_delay);
   and MGM_G2003(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W1556);
   not MGM_G2004(MGM_W1557,d_delay);
   and MGM_G2005(MGM_W1558,si_delay,MGM_W1557);
   not MGM_G2006(MGM_W1559,ssb_delay);
   and MGM_G2007(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W1559,MGM_W1558);
   not MGM_G2008(MGM_W1560,si_delay);
   and MGM_G2009(MGM_W1561,MGM_W1560,d_delay);
   and MGM_G2010(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1561);
   and MGM_G2011(MGM_W1562,si_delay,d_delay);
   not MGM_G2012(MGM_W1563,ssb_delay);
   and MGM_G2013(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W1563,MGM_W1562);
   and MGM_G2014(MGM_W1564,si_delay,d_delay);
   and MGM_G2015(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W1564);
   not MGM_G2016(MGM_W1565,clk_delay);
   not MGM_G2017(MGM_W1566,d_delay);
   and MGM_G2018(MGM_W1567,MGM_W1566,MGM_W1565);
   not MGM_G2019(MGM_W1568,si_delay);
   and MGM_G2020(MGM_W1569,MGM_W1568,MGM_W1567);
   not MGM_G2021(MGM_W1570,ssb_delay);
   and MGM_G2022(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1570,MGM_W1569);
   not MGM_G2023(MGM_W1571,clk_delay);
   not MGM_G2024(MGM_W1572,d_delay);
   and MGM_G2025(MGM_W1573,MGM_W1572,MGM_W1571);
   not MGM_G2026(MGM_W1574,si_delay);
   and MGM_G2027(MGM_W1575,MGM_W1574,MGM_W1573);
   and MGM_G2028(ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1575);
   not MGM_G2029(MGM_W1576,clk_delay);
   not MGM_G2030(MGM_W1577,d_delay);
   and MGM_G2031(MGM_W1578,MGM_W1577,MGM_W1576);
   and MGM_G2032(MGM_W1579,si_delay,MGM_W1578);
   not MGM_G2033(MGM_W1580,ssb_delay);
   and MGM_G2034(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1580,MGM_W1579);
   not MGM_G2035(MGM_W1581,clk_delay);
   not MGM_G2036(MGM_W1582,d_delay);
   and MGM_G2037(MGM_W1583,MGM_W1582,MGM_W1581);
   and MGM_G2038(MGM_W1584,si_delay,MGM_W1583);
   and MGM_G2039(ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1584);
   not MGM_G2040(MGM_W1585,clk_delay);
   and MGM_G2041(MGM_W1586,d_delay,MGM_W1585);
   not MGM_G2042(MGM_W1587,si_delay);
   and MGM_G2043(MGM_W1588,MGM_W1587,MGM_W1586);
   not MGM_G2044(MGM_W1589,ssb_delay);
   and MGM_G2045(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1589,MGM_W1588);
   not MGM_G2046(MGM_W1590,clk_delay);
   and MGM_G2047(MGM_W1591,d_delay,MGM_W1590);
   not MGM_G2048(MGM_W1592,si_delay);
   and MGM_G2049(MGM_W1593,MGM_W1592,MGM_W1591);
   and MGM_G2050(ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1593);
   not MGM_G2051(MGM_W1594,clk_delay);
   and MGM_G2052(MGM_W1595,d_delay,MGM_W1594);
   and MGM_G2053(MGM_W1596,si_delay,MGM_W1595);
   not MGM_G2054(MGM_W1597,ssb_delay);
   and MGM_G2055(ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1597,MGM_W1596);
   not MGM_G2056(MGM_W1598,clk_delay);
   and MGM_G2057(MGM_W1599,d_delay,MGM_W1598);
   and MGM_G2058(MGM_W1600,si_delay,MGM_W1599);
   and MGM_G2059(ENABLE_NOT_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1600);
   not MGM_G2060(MGM_W1601,d_delay);
   and MGM_G2061(MGM_W1602,MGM_W1601,clk_delay);
   not MGM_G2062(MGM_W1603,si_delay);
   and MGM_G2063(MGM_W1604,MGM_W1603,MGM_W1602);
   not MGM_G2064(MGM_W1605,ssb_delay);
   and MGM_G2065(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W1605,MGM_W1604);
   not MGM_G2066(MGM_W1606,d_delay);
   and MGM_G2067(MGM_W1607,MGM_W1606,clk_delay);
   not MGM_G2068(MGM_W1608,si_delay);
   and MGM_G2069(MGM_W1609,MGM_W1608,MGM_W1607);
   and MGM_G2070(ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1609);
   not MGM_G2071(MGM_W1610,d_delay);
   and MGM_G2072(MGM_W1611,MGM_W1610,clk_delay);
   and MGM_G2073(MGM_W1612,si_delay,MGM_W1611);
   not MGM_G2074(MGM_W1613,ssb_delay);
   and MGM_G2075(ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb,MGM_W1613,MGM_W1612);
   not MGM_G2076(MGM_W1614,d_delay);
   and MGM_G2077(MGM_W1615,MGM_W1614,clk_delay);
   and MGM_G2078(MGM_W1616,si_delay,MGM_W1615);
   and MGM_G2079(ENABLE_clk_AND_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W1616);
   and MGM_G2080(MGM_W1617,d_delay,clk_delay);
   not MGM_G2081(MGM_W1618,si_delay);
   and MGM_G2082(MGM_W1619,MGM_W1618,MGM_W1617);
   not MGM_G2083(MGM_W1620,ssb_delay);
   and MGM_G2084(ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb,MGM_W1620,MGM_W1619);
   and MGM_G2085(MGM_W1621,d_delay,clk_delay);
   not MGM_G2086(MGM_W1622,si_delay);
   and MGM_G2087(MGM_W1623,MGM_W1622,MGM_W1621);
   and MGM_G2088(ENABLE_clk_AND_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W1623);
   and MGM_G2089(MGM_W1624,d_delay,clk_delay);
   and MGM_G2090(MGM_W1625,si_delay,MGM_W1624);
   not MGM_G2091(MGM_W1626,ssb_delay);
   and MGM_G2092(ENABLE_clk_AND_d_AND_si_AND_NOT_ssb,MGM_W1626,MGM_W1625);
   and MGM_G2093(MGM_W1627,d_delay,clk_delay);
   and MGM_G2094(MGM_W1628,si_delay,MGM_W1627);
   and MGM_G2095(ENABLE_clk_AND_d_AND_si_AND_ssb,ssb_delay,MGM_W1628);
   not MGM_G2096(MGM_W1629,d_delay);
   and MGM_G2097(MGM_W1630,rb_delay,MGM_W1629);
   not MGM_G2098(MGM_W1631,ssb_delay);
   and MGM_G2099(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W1631,MGM_W1630);
   and MGM_G2100(MGM_W1632,rb_delay,d_delay);
   not MGM_G2101(MGM_W1633,ssb_delay);
   and MGM_G2102(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W1633,MGM_W1632);
   not MGM_G2103(MGM_W1634,d_delay);
   and MGM_G2104(MGM_W1635,rb_delay,MGM_W1634);
   and MGM_G2105(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W1635);
   and MGM_G2106(MGM_W1636,rb_delay,d_delay);
   not MGM_G2107(MGM_W1637,si_delay);
   and MGM_G2108(ENABLE_d_AND_rb_AND_NOT_si,MGM_W1637,MGM_W1636);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o
      (negedge rb => (o +: 1'b0))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d03f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d03x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d06f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d06x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d12f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz000ac1d12x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fgz000ac_delay o =  IQ;
// assign `fgz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fgz000ac_delay o_random_init = o_tmp ;
      assign `fgz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz000ac_func i0sfgz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz200ac1d03f5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit MDFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fgz200ac_delay o1 =  IQ1;
// assign `fgz200ac_delay o2 =  IQ2;
// assign `fgz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz200ac1d03x5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit MDFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fgz200ac_delay o1 =  IQ1;
// assign `fgz200ac_delay o2 =  IQ2;
// assign `fgz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz200ac1d06f5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit MDFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fgz200ac_delay o1 =  IQ1;
// assign `fgz200ac_delay o2 =  IQ2;
// assign `fgz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz200ac1d06x5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit MDFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fgz200ac_delay o1 =  IQ1;
// assign `fgz200ac_delay o2 =  IQ2;
// assign `fgz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fgz200ac_delay so_random_init = so_tmp ;
      assign `fgz200ac_delay o1_random_init = o1_tmp ;
      assign `fgz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz200ac_func i0sfgz200ac1d06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz400ac1q03f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fgz400ac_delay o1 =  IQ1;
// assign `fgz400ac_delay o2 =  IQ2;
// assign `fgz400ac_delay o3 =  IQ3;
// assign `fgz400ac_delay o4 =  IQ4;
// assign `fgz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz400ac1q03x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fgz400ac_delay o1 =  IQ1;
// assign `fgz400ac_delay o2 =  IQ2;
// assign `fgz400ac_delay o3 =  IQ3;
// assign `fgz400ac_delay o4 =  IQ4;
// assign `fgz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz400ac1q06f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fgz400ac_delay o1 =  IQ1;
// assign `fgz400ac_delay o2 =  IQ2;
// assign `fgz400ac_delay o3 =  IQ3;
// assign `fgz400ac_delay o4 =  IQ4;
// assign `fgz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz400ac1q06x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fgz400ac_delay o1 =  IQ1;
// assign `fgz400ac_delay o2 =  IQ2;
// assign `fgz400ac_delay o3 =  IQ3;
// assign `fgz400ac_delay o4 =  IQ4;
// assign `fgz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fgz400ac_delay so_random_init = so_tmp ;
      assign `fgz400ac_delay o1_random_init = o1_tmp ;
      assign `fgz400ac_delay o2_random_init = o2_tmp ;
      assign `fgz400ac_delay o3_random_init = o3_tmp ;
      assign `fgz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz400ac_func i0sfgz400ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz800ac1q03f5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} o5 = {(o4*!ssb+d5*ssb) on rising clk} o6 = {(o5*!ssb+d6*ssb) on rising clk} o7 = {(o6*!ssb+d7*ssb) on rising clk} o8 = {(o7*!ssb+d8*ssb) on rising clk} so = {(o7*!ssb+d8*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// always @ (posedge clk)
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// always @ (posedge clk)
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// always @ (posedge clk)
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// always @ (posedge clk)
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// 
// assign `fgz800ac_delay o1 =  IQ1;
// assign `fgz800ac_delay o2 =  IQ2;
// assign `fgz800ac_delay o3 =  IQ3;
// assign `fgz800ac_delay o4 =  IQ4;
// assign `fgz800ac_delay o5 =  IQ5;
// assign `fgz800ac_delay o6 =  IQ6;
// assign `fgz800ac_delay o7 =  IQ7;
// assign `fgz800ac_delay o8 =  IQ8;
// assign `fgz800ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   not MGM_G56(MGM_W48,d1_delay);
   not MGM_G57(MGM_W49,d2_delay);
   and MGM_G58(MGM_W50,MGM_W49,MGM_W48);
   not MGM_G59(MGM_W51,d3_delay);
   and MGM_G60(MGM_W52,MGM_W51,MGM_W50);
   not MGM_G61(MGM_W53,d4_delay);
   and MGM_G62(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G63(MGM_W55,d5_delay);
   and MGM_G64(MGM_W56,MGM_W55,MGM_W54);
   not MGM_G65(MGM_W57,d6_delay);
   and MGM_G66(MGM_W58,MGM_W57,MGM_W56);
   not MGM_G67(MGM_W59,d7_delay);
   and MGM_G68(MGM_W60,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W61,d8_delay);
   and MGM_G70(MGM_W62,MGM_W61,MGM_W60);
   and MGM_G71(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb,ssb_delay,MGM_W62);
   not MGM_G72(MGM_W63,si_delay);
   not MGM_G73(MGM_W64,ssb_delay);
   and MGM_G74(ENABLE_NOT_si_AND_NOT_ssb,MGM_W64,MGM_W63);
   and MGM_G75(MGM_W65,d2_delay,d1_delay);
   and MGM_G76(MGM_W66,d3_delay,MGM_W65);
   and MGM_G77(MGM_W67,d4_delay,MGM_W66);
   and MGM_G78(MGM_W68,d5_delay,MGM_W67);
   and MGM_G79(MGM_W69,d6_delay,MGM_W68);
   and MGM_G80(MGM_W70,d7_delay,MGM_W69);
   and MGM_G81(MGM_W71,d8_delay,MGM_W70);
   and MGM_G82(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb,ssb_delay,MGM_W71);
   not MGM_G83(MGM_W72,ssb_delay);
   and MGM_G84(ENABLE_si_AND_NOT_ssb,MGM_W72,si_delay);
   not MGM_G85(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G86(MGM_W73,d1_delay);
   not MGM_G87(MGM_W74,d2_delay);
   and MGM_G88(MGM_W75,MGM_W74,MGM_W73);
   not MGM_G89(MGM_W76,d3_delay);
   and MGM_G90(MGM_W77,MGM_W76,MGM_W75);
   not MGM_G91(MGM_W78,d4_delay);
   and MGM_G92(MGM_W79,MGM_W78,MGM_W77);
   not MGM_G93(MGM_W80,d5_delay);
   and MGM_G94(MGM_W81,MGM_W80,MGM_W79);
   not MGM_G95(MGM_W82,d6_delay);
   and MGM_G96(MGM_W83,MGM_W82,MGM_W81);
   not MGM_G97(MGM_W84,d7_delay);
   and MGM_G98(MGM_W85,MGM_W84,MGM_W83);
   not MGM_G99(MGM_W86,d8_delay);
   and MGM_G100(MGM_W87,MGM_W86,MGM_W85);
   and MGM_G101(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W87);
   and MGM_G102(MGM_W88,d2_delay,d1_delay);
   and MGM_G103(MGM_W89,d3_delay,MGM_W88);
   and MGM_G104(MGM_W90,d4_delay,MGM_W89);
   and MGM_G105(MGM_W91,d5_delay,MGM_W90);
   and MGM_G106(MGM_W92,d6_delay,MGM_W91);
   and MGM_G107(MGM_W93,d7_delay,MGM_W92);
   and MGM_G108(MGM_W94,d8_delay,MGM_W93);
   not MGM_G109(MGM_W95,si_delay);
   and MGM_G110(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W95,MGM_W94);
   buf MGM_G111(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz800ac1q03x5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} o5 = {(o4*!ssb+d5*ssb) on rising clk} o6 = {(o5*!ssb+d6*ssb) on rising clk} o7 = {(o6*!ssb+d7*ssb) on rising clk} o8 = {(o7*!ssb+d8*ssb) on rising clk} so = {(o7*!ssb+d8*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// always @ (posedge clk)
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// always @ (posedge clk)
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// always @ (posedge clk)
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// always @ (posedge clk)
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// 
// assign `fgz800ac_delay o1 =  IQ1;
// assign `fgz800ac_delay o2 =  IQ2;
// assign `fgz800ac_delay o3 =  IQ3;
// assign `fgz800ac_delay o4 =  IQ4;
// assign `fgz800ac_delay o5 =  IQ5;
// assign `fgz800ac_delay o6 =  IQ6;
// assign `fgz800ac_delay o7 =  IQ7;
// assign `fgz800ac_delay o8 =  IQ8;
// assign `fgz800ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   not MGM_G56(MGM_W48,d1_delay);
   not MGM_G57(MGM_W49,d2_delay);
   and MGM_G58(MGM_W50,MGM_W49,MGM_W48);
   not MGM_G59(MGM_W51,d3_delay);
   and MGM_G60(MGM_W52,MGM_W51,MGM_W50);
   not MGM_G61(MGM_W53,d4_delay);
   and MGM_G62(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G63(MGM_W55,d5_delay);
   and MGM_G64(MGM_W56,MGM_W55,MGM_W54);
   not MGM_G65(MGM_W57,d6_delay);
   and MGM_G66(MGM_W58,MGM_W57,MGM_W56);
   not MGM_G67(MGM_W59,d7_delay);
   and MGM_G68(MGM_W60,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W61,d8_delay);
   and MGM_G70(MGM_W62,MGM_W61,MGM_W60);
   and MGM_G71(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb,ssb_delay,MGM_W62);
   not MGM_G72(MGM_W63,si_delay);
   not MGM_G73(MGM_W64,ssb_delay);
   and MGM_G74(ENABLE_NOT_si_AND_NOT_ssb,MGM_W64,MGM_W63);
   and MGM_G75(MGM_W65,d2_delay,d1_delay);
   and MGM_G76(MGM_W66,d3_delay,MGM_W65);
   and MGM_G77(MGM_W67,d4_delay,MGM_W66);
   and MGM_G78(MGM_W68,d5_delay,MGM_W67);
   and MGM_G79(MGM_W69,d6_delay,MGM_W68);
   and MGM_G80(MGM_W70,d7_delay,MGM_W69);
   and MGM_G81(MGM_W71,d8_delay,MGM_W70);
   and MGM_G82(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb,ssb_delay,MGM_W71);
   not MGM_G83(MGM_W72,ssb_delay);
   and MGM_G84(ENABLE_si_AND_NOT_ssb,MGM_W72,si_delay);
   not MGM_G85(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G86(MGM_W73,d1_delay);
   not MGM_G87(MGM_W74,d2_delay);
   and MGM_G88(MGM_W75,MGM_W74,MGM_W73);
   not MGM_G89(MGM_W76,d3_delay);
   and MGM_G90(MGM_W77,MGM_W76,MGM_W75);
   not MGM_G91(MGM_W78,d4_delay);
   and MGM_G92(MGM_W79,MGM_W78,MGM_W77);
   not MGM_G93(MGM_W80,d5_delay);
   and MGM_G94(MGM_W81,MGM_W80,MGM_W79);
   not MGM_G95(MGM_W82,d6_delay);
   and MGM_G96(MGM_W83,MGM_W82,MGM_W81);
   not MGM_G97(MGM_W84,d7_delay);
   and MGM_G98(MGM_W85,MGM_W84,MGM_W83);
   not MGM_G99(MGM_W86,d8_delay);
   and MGM_G100(MGM_W87,MGM_W86,MGM_W85);
   and MGM_G101(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W87);
   and MGM_G102(MGM_W88,d2_delay,d1_delay);
   and MGM_G103(MGM_W89,d3_delay,MGM_W88);
   and MGM_G104(MGM_W90,d4_delay,MGM_W89);
   and MGM_G105(MGM_W91,d5_delay,MGM_W90);
   and MGM_G106(MGM_W92,d6_delay,MGM_W91);
   and MGM_G107(MGM_W93,d7_delay,MGM_W92);
   and MGM_G108(MGM_W94,d8_delay,MGM_W93);
   not MGM_G109(MGM_W95,si_delay);
   and MGM_G110(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W95,MGM_W94);
   buf MGM_G111(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz800ac1q06f5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} o5 = {(o4*!ssb+d5*ssb) on rising clk} o6 = {(o5*!ssb+d6*ssb) on rising clk} o7 = {(o6*!ssb+d7*ssb) on rising clk} o8 = {(o7*!ssb+d8*ssb) on rising clk} so = {(o7*!ssb+d8*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// always @ (posedge clk)
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// always @ (posedge clk)
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// always @ (posedge clk)
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// always @ (posedge clk)
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// 
// assign `fgz800ac_delay o1 =  IQ1;
// assign `fgz800ac_delay o2 =  IQ2;
// assign `fgz800ac_delay o3 =  IQ3;
// assign `fgz800ac_delay o4 =  IQ4;
// assign `fgz800ac_delay o5 =  IQ5;
// assign `fgz800ac_delay o6 =  IQ6;
// assign `fgz800ac_delay o7 =  IQ7;
// assign `fgz800ac_delay o8 =  IQ8;
// assign `fgz800ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   not MGM_G56(MGM_W48,d1_delay);
   not MGM_G57(MGM_W49,d2_delay);
   and MGM_G58(MGM_W50,MGM_W49,MGM_W48);
   not MGM_G59(MGM_W51,d3_delay);
   and MGM_G60(MGM_W52,MGM_W51,MGM_W50);
   not MGM_G61(MGM_W53,d4_delay);
   and MGM_G62(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G63(MGM_W55,d5_delay);
   and MGM_G64(MGM_W56,MGM_W55,MGM_W54);
   not MGM_G65(MGM_W57,d6_delay);
   and MGM_G66(MGM_W58,MGM_W57,MGM_W56);
   not MGM_G67(MGM_W59,d7_delay);
   and MGM_G68(MGM_W60,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W61,d8_delay);
   and MGM_G70(MGM_W62,MGM_W61,MGM_W60);
   and MGM_G71(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb,ssb_delay,MGM_W62);
   not MGM_G72(MGM_W63,si_delay);
   not MGM_G73(MGM_W64,ssb_delay);
   and MGM_G74(ENABLE_NOT_si_AND_NOT_ssb,MGM_W64,MGM_W63);
   and MGM_G75(MGM_W65,d2_delay,d1_delay);
   and MGM_G76(MGM_W66,d3_delay,MGM_W65);
   and MGM_G77(MGM_W67,d4_delay,MGM_W66);
   and MGM_G78(MGM_W68,d5_delay,MGM_W67);
   and MGM_G79(MGM_W69,d6_delay,MGM_W68);
   and MGM_G80(MGM_W70,d7_delay,MGM_W69);
   and MGM_G81(MGM_W71,d8_delay,MGM_W70);
   and MGM_G82(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb,ssb_delay,MGM_W71);
   not MGM_G83(MGM_W72,ssb_delay);
   and MGM_G84(ENABLE_si_AND_NOT_ssb,MGM_W72,si_delay);
   not MGM_G85(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G86(MGM_W73,d1_delay);
   not MGM_G87(MGM_W74,d2_delay);
   and MGM_G88(MGM_W75,MGM_W74,MGM_W73);
   not MGM_G89(MGM_W76,d3_delay);
   and MGM_G90(MGM_W77,MGM_W76,MGM_W75);
   not MGM_G91(MGM_W78,d4_delay);
   and MGM_G92(MGM_W79,MGM_W78,MGM_W77);
   not MGM_G93(MGM_W80,d5_delay);
   and MGM_G94(MGM_W81,MGM_W80,MGM_W79);
   not MGM_G95(MGM_W82,d6_delay);
   and MGM_G96(MGM_W83,MGM_W82,MGM_W81);
   not MGM_G97(MGM_W84,d7_delay);
   and MGM_G98(MGM_W85,MGM_W84,MGM_W83);
   not MGM_G99(MGM_W86,d8_delay);
   and MGM_G100(MGM_W87,MGM_W86,MGM_W85);
   and MGM_G101(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W87);
   and MGM_G102(MGM_W88,d2_delay,d1_delay);
   and MGM_G103(MGM_W89,d3_delay,MGM_W88);
   and MGM_G104(MGM_W90,d4_delay,MGM_W89);
   and MGM_G105(MGM_W91,d5_delay,MGM_W90);
   and MGM_G106(MGM_W92,d6_delay,MGM_W91);
   and MGM_G107(MGM_W93,d7_delay,MGM_W92);
   and MGM_G108(MGM_W94,d8_delay,MGM_W93);
   not MGM_G109(MGM_W95,si_delay);
   and MGM_G110(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W95,MGM_W94);
   buf MGM_G111(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfgz800ac1q06x5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} o5 = {(o4*!ssb+d5*ssb) on rising clk} o6 = {(o5*!ssb+d6*ssb) on rising clk} o7 = {(o6*!ssb+d7*ssb) on rising clk} o8 = {(o7*!ssb+d8*ssb) on rising clk} so = {(o7*!ssb+d8*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// always @ (posedge clk)
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// always @ (posedge clk)
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// always @ (posedge clk)
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// always @ (posedge clk)
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// 
// assign `fgz800ac_delay o1 =  IQ1;
// assign `fgz800ac_delay o2 =  IQ2;
// assign `fgz800ac_delay o3 =  IQ3;
// assign `fgz800ac_delay o4 =  IQ4;
// assign `fgz800ac_delay o5 =  IQ5;
// assign `fgz800ac_delay o6 =  IQ6;
// assign `fgz800ac_delay o7 =  IQ7;
// assign `fgz800ac_delay o8 =  IQ8;
// assign `fgz800ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fgz800ac_delay so_random_init = so_tmp ;
      assign `fgz800ac_delay o1_random_init = o1_tmp ;
      assign `fgz800ac_delay o2_random_init = o2_tmp ;
      assign `fgz800ac_delay o3_random_init = o3_tmp ;
      assign `fgz800ac_delay o4_random_init = o4_tmp ;
      assign `fgz800ac_delay o5_random_init = o5_tmp ;
      assign `fgz800ac_delay o6_random_init = o6_tmp ;
      assign `fgz800ac_delay o7_random_init = o7_tmp ;
      assign `fgz800ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fgz800ac_func i0sfgz800ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   not MGM_G56(MGM_W48,d1_delay);
   not MGM_G57(MGM_W49,d2_delay);
   and MGM_G58(MGM_W50,MGM_W49,MGM_W48);
   not MGM_G59(MGM_W51,d3_delay);
   and MGM_G60(MGM_W52,MGM_W51,MGM_W50);
   not MGM_G61(MGM_W53,d4_delay);
   and MGM_G62(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G63(MGM_W55,d5_delay);
   and MGM_G64(MGM_W56,MGM_W55,MGM_W54);
   not MGM_G65(MGM_W57,d6_delay);
   and MGM_G66(MGM_W58,MGM_W57,MGM_W56);
   not MGM_G67(MGM_W59,d7_delay);
   and MGM_G68(MGM_W60,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W61,d8_delay);
   and MGM_G70(MGM_W62,MGM_W61,MGM_W60);
   and MGM_G71(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb,ssb_delay,MGM_W62);
   not MGM_G72(MGM_W63,si_delay);
   not MGM_G73(MGM_W64,ssb_delay);
   and MGM_G74(ENABLE_NOT_si_AND_NOT_ssb,MGM_W64,MGM_W63);
   and MGM_G75(MGM_W65,d2_delay,d1_delay);
   and MGM_G76(MGM_W66,d3_delay,MGM_W65);
   and MGM_G77(MGM_W67,d4_delay,MGM_W66);
   and MGM_G78(MGM_W68,d5_delay,MGM_W67);
   and MGM_G79(MGM_W69,d6_delay,MGM_W68);
   and MGM_G80(MGM_W70,d7_delay,MGM_W69);
   and MGM_G81(MGM_W71,d8_delay,MGM_W70);
   and MGM_G82(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb,ssb_delay,MGM_W71);
   not MGM_G83(MGM_W72,ssb_delay);
   and MGM_G84(ENABLE_si_AND_NOT_ssb,MGM_W72,si_delay);
   not MGM_G85(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G86(MGM_W73,d1_delay);
   not MGM_G87(MGM_W74,d2_delay);
   and MGM_G88(MGM_W75,MGM_W74,MGM_W73);
   not MGM_G89(MGM_W76,d3_delay);
   and MGM_G90(MGM_W77,MGM_W76,MGM_W75);
   not MGM_G91(MGM_W78,d4_delay);
   and MGM_G92(MGM_W79,MGM_W78,MGM_W77);
   not MGM_G93(MGM_W80,d5_delay);
   and MGM_G94(MGM_W81,MGM_W80,MGM_W79);
   not MGM_G95(MGM_W82,d6_delay);
   and MGM_G96(MGM_W83,MGM_W82,MGM_W81);
   not MGM_G97(MGM_W84,d7_delay);
   and MGM_G98(MGM_W85,MGM_W84,MGM_W83);
   not MGM_G99(MGM_W86,d8_delay);
   and MGM_G100(MGM_W87,MGM_W86,MGM_W85);
   and MGM_G101(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W87);
   and MGM_G102(MGM_W88,d2_delay,d1_delay);
   and MGM_G103(MGM_W89,d3_delay,MGM_W88);
   and MGM_G104(MGM_W90,d4_delay,MGM_W89);
   and MGM_G105(MGM_W91,d5_delay,MGM_W90);
   and MGM_G106(MGM_W92,d6_delay,MGM_W91);
   and MGM_G107(MGM_W93,d7_delay,MGM_W92);
   and MGM_G108(MGM_W94,d8_delay,MGM_W93);
   not MGM_G109(MGM_W95,si_delay);
   and MGM_G110(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W95,MGM_W94);
   buf MGM_G111(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d5 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d6 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d7 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d8 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d03f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d03x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d06f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d06x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d12f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d12x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d24f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz000ac1d24x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `fhz000ac_delay o =  IQ;
// assign `fhz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz000ac_delay o_random_init = o_tmp ;
      assign `fhz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz000ac_func i0sfhz000ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d03f5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d03x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d06f5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d06x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d12f5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d12x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d24f5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz003ac1d24x5( clk, d, o, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout and synch reset o = {((si*!ssb)+(rb*d*ssb)) on rising clk} so = {((si*!ssb)+(rb*d*ssb)) on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d&rb;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign  o =  IQ;
// assign  so =  IQ;
// 

   input clk, d, rb, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire o_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(o_random_init or so_random_init)
   if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign o = o_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz003ac_delay o_random_init = o_tmp ;
      assign `fhz003ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz003ac_func i0sfhz003ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,rb_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,rb_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   not MGM_G10(MGM_W9,si_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W10);
   not MGM_G13(MGM_W11,d_delay);
   not MGM_G14(MGM_W12,rb_delay);
   and MGM_G15(MGM_W13,MGM_W12,MGM_W11);
   and MGM_G16(MGM_W14,si_delay,MGM_W13);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   not MGM_G20(MGM_W17,rb_delay);
   and MGM_G21(MGM_W18,MGM_W17,MGM_W16);
   and MGM_G22(MGM_W19,si_delay,MGM_W18);
   and MGM_G23(ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,rb_delay,MGM_W20);
   not MGM_G26(MGM_W22,si_delay);
   and MGM_G27(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G28(MGM_W24,ssb_delay);
   and MGM_G29(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W24,MGM_W23);
   not MGM_G30(MGM_W25,d_delay);
   and MGM_G31(MGM_W26,rb_delay,MGM_W25);
   not MGM_G32(MGM_W27,si_delay);
   and MGM_G33(MGM_W28,MGM_W27,MGM_W26);
   and MGM_G34(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W28);
   not MGM_G35(MGM_W29,d_delay);
   and MGM_G36(MGM_W30,rb_delay,MGM_W29);
   and MGM_G37(MGM_W31,si_delay,MGM_W30);
   not MGM_G38(MGM_W32,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   not MGM_G40(MGM_W33,d_delay);
   and MGM_G41(MGM_W34,rb_delay,MGM_W33);
   and MGM_G42(MGM_W35,si_delay,MGM_W34);
   and MGM_G43(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G44(MGM_W36,rb_delay);
   and MGM_G45(MGM_W37,MGM_W36,d_delay);
   not MGM_G46(MGM_W38,si_delay);
   and MGM_G47(MGM_W39,MGM_W38,MGM_W37);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G50(MGM_W41,rb_delay);
   and MGM_G51(MGM_W42,MGM_W41,d_delay);
   not MGM_G52(MGM_W43,si_delay);
   and MGM_G53(MGM_W44,MGM_W43,MGM_W42);
   and MGM_G54(ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W44);
   not MGM_G55(MGM_W45,rb_delay);
   and MGM_G56(MGM_W46,MGM_W45,d_delay);
   and MGM_G57(MGM_W47,si_delay,MGM_W46);
   not MGM_G58(MGM_W48,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G60(MGM_W49,rb_delay);
   and MGM_G61(MGM_W50,MGM_W49,d_delay);
   and MGM_G62(MGM_W51,si_delay,MGM_W50);
   and MGM_G63(ENABLE_d_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W51);
   and MGM_G64(MGM_W52,rb_delay,d_delay);
   not MGM_G65(MGM_W53,si_delay);
   and MGM_G66(MGM_W54,MGM_W53,MGM_W52);
   not MGM_G67(MGM_W55,ssb_delay);
   and MGM_G68(ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W55,MGM_W54);
   and MGM_G69(MGM_W56,rb_delay,d_delay);
   not MGM_G70(MGM_W57,si_delay);
   and MGM_G71(MGM_W58,MGM_W57,MGM_W56);
   and MGM_G72(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W58);
   and MGM_G73(MGM_W59,rb_delay,d_delay);
   and MGM_G74(MGM_W60,si_delay,MGM_W59);
   not MGM_G75(MGM_W61,ssb_delay);
   and MGM_G76(ENABLE_d_AND_rb_AND_si_AND_NOT_ssb,MGM_W61,MGM_W60);
   and MGM_G77(MGM_W62,rb_delay,d_delay);
   and MGM_G78(MGM_W63,si_delay,MGM_W62);
   and MGM_G79(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W63);
   not MGM_G80(MGM_W64,si_delay);
   and MGM_G81(MGM_W65,MGM_W64,rb_delay);
   and MGM_G82(ENABLE_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W65);
   and MGM_G83(MGM_W66,si_delay,rb_delay);
   and MGM_G84(ENABLE_rb_AND_si_AND_ssb,ssb_delay,MGM_W66);
   not MGM_G85(MGM_W67,si_delay);
   and MGM_G86(MGM_W68,MGM_W67,d_delay);
   and MGM_G87(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W68);
   and MGM_G88(MGM_W69,si_delay,d_delay);
   and MGM_G89(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W69);
   not MGM_G90(MGM_W70,d_delay);
   not MGM_G91(MGM_W71,rb_delay);
   and MGM_G92(MGM_W72,MGM_W71,MGM_W70);
   not MGM_G93(MGM_W73,ssb_delay);
   and MGM_G94(ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb,MGM_W73,MGM_W72);
   not MGM_G95(MGM_W74,d_delay);
   and MGM_G96(MGM_W75,rb_delay,MGM_W74);
   not MGM_G97(MGM_W76,ssb_delay);
   and MGM_G98(ENABLE_NOT_d_AND_rb_AND_NOT_ssb,MGM_W76,MGM_W75);
   not MGM_G99(MGM_W77,rb_delay);
   and MGM_G100(MGM_W78,MGM_W77,d_delay);
   not MGM_G101(MGM_W79,ssb_delay);
   and MGM_G102(ENABLE_d_AND_NOT_rb_AND_NOT_ssb,MGM_W79,MGM_W78);
   and MGM_G103(MGM_W80,rb_delay,d_delay);
   not MGM_G104(MGM_W81,ssb_delay);
   and MGM_G105(ENABLE_d_AND_rb_AND_NOT_ssb,MGM_W81,MGM_W80);
   not MGM_G106(MGM_W82,d_delay);
   not MGM_G107(MGM_W83,rb_delay);
   and MGM_G108(MGM_W84,MGM_W83,MGM_W82);
   and MGM_G109(ENABLE_NOT_d_AND_NOT_rb_AND_si,si_delay,MGM_W84);
   not MGM_G110(MGM_W85,d_delay);
   and MGM_G111(MGM_W86,rb_delay,MGM_W85);
   and MGM_G112(ENABLE_NOT_d_AND_rb_AND_si,si_delay,MGM_W86);
   not MGM_G113(MGM_W87,rb_delay);
   and MGM_G114(MGM_W88,MGM_W87,d_delay);
   and MGM_G115(ENABLE_d_AND_NOT_rb_AND_si,si_delay,MGM_W88);
   and MGM_G116(MGM_W89,rb_delay,d_delay);
   not MGM_G117(MGM_W90,si_delay);
   and MGM_G118(ENABLE_d_AND_rb_AND_NOT_si,MGM_W90,MGM_W89);
   // spec_gates_end
  specify
   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> o
   (posedge clk => (o : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d03f5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d03x5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d06f5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d06x5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d12f5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d12x5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d24f5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz008ac1d24x5( clk, d, o, s, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout and synch set o = {((si*!ssb)+((d+s)*ssb)  on rising clk} so = {((si*!ssb)+((d+s)*ssb)  on rising clk}
// 
// 
// wire si_temp, ssb_temp;
// 
// `ifdef REMOVE_SCAN
// assign si_temp = 1'b0;
// assign ssb_temp = 1'b1;
// `else
// assign si_temp = si;
// assign ssb_temp = ssb;
// `endif
// 
// assign int1 =  d|s;
// 
// always @ (posedge clk)
// begin
// IQ <= ssb_temp ? int1 : si_temp ;
// end
// 
// assign `fhz008ac_delay o =  IQ;
// assign `fhz008ac_delay so =  IQ;
// 

   input clk, d, s, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.s(s),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz008ac_delay o_random_init = o_tmp ;
      assign `fhz008ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire s_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz008ac_func i0sfhz008ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.s(s_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,s_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,s_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,s_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,s_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,s_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,s_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,s_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,s_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,s_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,s_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,s_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,s_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,s_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,s_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,s_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_s_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,s_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_s_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,s_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_s_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,s_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_s_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,s_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,s_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_s_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,s_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_s_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,s_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_s_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,s_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_s_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,s_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_s_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,s_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_s_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,s_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_s_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && s==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_s_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_s_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge s &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,s_delay);
      
      // setuphold s- clk-LH
      
      // setuphold s- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_s_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_s_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_s_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d03f5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d03x5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d06f5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d06x5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d12f5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d12x5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d24f5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz010ac1d24x5( clk, d, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan TBFF with scanout ob = {(!si*!ssb+!d*ssb) on rising clk} so = {(!si*!ssb+!d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? ~d : ~si ;
// end
// 
// assign `fhz010ac_delay ob =  IQ;
// assign `fhz010ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `fhz010ac_delay ob_random_init = ob_tmp ;
      assign `fhz010ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz010ac_func i0sfhz010ac1d24x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz200ac1d03f5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fhz200ac_delay o1 =  IQ1;
// assign `fhz200ac_delay o2 =  IQ2;
// assign `fhz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz200ac1d03x5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fhz200ac_delay o1 =  IQ1;
// assign `fhz200ac_delay o2 =  IQ2;
// assign `fhz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz200ac1d06f5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fhz200ac_delay o1 =  IQ1;
// assign `fhz200ac_delay o2 =  IQ2;
// assign `fhz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz200ac1d06x5( clk, d1, d2, o1, o2, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} so = {(o1*!ssb+d2*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// 
// assign `fhz200ac_delay o1 =  IQ1;
// assign `fhz200ac_delay o2 =  IQ2;
// assign `fhz200ac_delay so =  o2;
// 

   input clk, d1, d2, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fhz200ac_delay so_random_init = so_tmp ;
      assign `fhz200ac_delay o1_random_init = o1_tmp ;
      assign `fhz200ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz200ac_func i0sfhz200ac1d06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   not MGM_G110(MGM_W84,d1_delay);
   not MGM_G111(MGM_W85,d2_delay);
   and MGM_G112(MGM_W86,MGM_W85,MGM_W84);
   not MGM_G113(MGM_W87,si_delay);
   and MGM_G114(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G115(MGM_W89,ssb_delay);
   and MGM_G116(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W89,MGM_W88);
   not MGM_G117(MGM_W90,d1_delay);
   not MGM_G118(MGM_W91,d2_delay);
   and MGM_G119(MGM_W92,MGM_W91,MGM_W90);
   not MGM_G120(MGM_W93,si_delay);
   and MGM_G121(MGM_W94,MGM_W93,MGM_W92);
   and MGM_G122(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W94);
   not MGM_G123(MGM_W95,d1_delay);
   not MGM_G124(MGM_W96,d2_delay);
   and MGM_G125(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G126(MGM_W98,si_delay,MGM_W97);
   not MGM_G127(MGM_W99,ssb_delay);
   and MGM_G128(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W99,MGM_W98);
   not MGM_G129(MGM_W100,d1_delay);
   not MGM_G130(MGM_W101,d2_delay);
   and MGM_G131(MGM_W102,MGM_W101,MGM_W100);
   and MGM_G132(MGM_W103,si_delay,MGM_W102);
   and MGM_G133(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W103);
   not MGM_G134(MGM_W104,d1_delay);
   and MGM_G135(MGM_W105,d2_delay,MGM_W104);
   not MGM_G136(MGM_W106,si_delay);
   and MGM_G137(MGM_W107,MGM_W106,MGM_W105);
   not MGM_G138(MGM_W108,ssb_delay);
   and MGM_G139(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W108,MGM_W107);
   not MGM_G140(MGM_W109,d1_delay);
   and MGM_G141(MGM_W110,d2_delay,MGM_W109);
   not MGM_G142(MGM_W111,si_delay);
   and MGM_G143(MGM_W112,MGM_W111,MGM_W110);
   and MGM_G144(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W112);
   not MGM_G145(MGM_W113,d1_delay);
   and MGM_G146(MGM_W114,d2_delay,MGM_W113);
   and MGM_G147(MGM_W115,si_delay,MGM_W114);
   not MGM_G148(MGM_W116,ssb_delay);
   and MGM_G149(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W116,MGM_W115);
   not MGM_G150(MGM_W117,d1_delay);
   and MGM_G151(MGM_W118,d2_delay,MGM_W117);
   and MGM_G152(MGM_W119,si_delay,MGM_W118);
   and MGM_G153(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W119);
   not MGM_G154(MGM_W120,d2_delay);
   and MGM_G155(MGM_W121,MGM_W120,d1_delay);
   not MGM_G156(MGM_W122,si_delay);
   and MGM_G157(MGM_W123,MGM_W122,MGM_W121);
   not MGM_G158(MGM_W124,ssb_delay);
   and MGM_G159(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W124,MGM_W123);
   not MGM_G160(MGM_W125,d2_delay);
   and MGM_G161(MGM_W126,MGM_W125,d1_delay);
   not MGM_G162(MGM_W127,si_delay);
   and MGM_G163(MGM_W128,MGM_W127,MGM_W126);
   and MGM_G164(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W128);
   not MGM_G165(MGM_W129,d2_delay);
   and MGM_G166(MGM_W130,MGM_W129,d1_delay);
   and MGM_G167(MGM_W131,si_delay,MGM_W130);
   not MGM_G168(MGM_W132,ssb_delay);
   and MGM_G169(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W132,MGM_W131);
   not MGM_G170(MGM_W133,d2_delay);
   and MGM_G171(MGM_W134,MGM_W133,d1_delay);
   and MGM_G172(MGM_W135,si_delay,MGM_W134);
   and MGM_G173(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W135);
   and MGM_G174(MGM_W136,d2_delay,d1_delay);
   not MGM_G175(MGM_W137,si_delay);
   and MGM_G176(MGM_W138,MGM_W137,MGM_W136);
   not MGM_G177(MGM_W139,ssb_delay);
   and MGM_G178(ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W139,MGM_W138);
   and MGM_G179(MGM_W140,d2_delay,d1_delay);
   not MGM_G180(MGM_W141,si_delay);
   and MGM_G181(MGM_W142,MGM_W141,MGM_W140);
   and MGM_G182(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W142);
   and MGM_G183(MGM_W143,d2_delay,d1_delay);
   and MGM_G184(MGM_W144,si_delay,MGM_W143);
   not MGM_G185(MGM_W145,ssb_delay);
   and MGM_G186(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   and MGM_G187(MGM_W146,d2_delay,d1_delay);
   and MGM_G188(MGM_W147,si_delay,MGM_W146);
   and MGM_G189(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W147);
   not MGM_G190(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G191(MGM_W148,d1_delay);
   not MGM_G192(MGM_W149,d2_delay);
   and MGM_G193(MGM_W150,MGM_W149,MGM_W148);
   not MGM_G194(MGM_W151,si_delay);
   and MGM_G195(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si,MGM_W151,MGM_W150);
   not MGM_G196(MGM_W152,d1_delay);
   not MGM_G197(MGM_W153,d2_delay);
   and MGM_G198(MGM_W154,MGM_W153,MGM_W152);
   and MGM_G199(ENABLE_NOT_d1_AND_NOT_d2_AND_si,si_delay,MGM_W154);
   not MGM_G200(MGM_W155,d1_delay);
   and MGM_G201(MGM_W156,d2_delay,MGM_W155);
   not MGM_G202(MGM_W157,si_delay);
   and MGM_G203(ENABLE_NOT_d1_AND_d2_AND_NOT_si,MGM_W157,MGM_W156);
   not MGM_G204(MGM_W158,d1_delay);
   and MGM_G205(MGM_W159,d2_delay,MGM_W158);
   and MGM_G206(ENABLE_NOT_d1_AND_d2_AND_si,si_delay,MGM_W159);
   not MGM_G207(MGM_W160,d2_delay);
   and MGM_G208(MGM_W161,MGM_W160,d1_delay);
   not MGM_G209(MGM_W162,si_delay);
   and MGM_G210(ENABLE_d1_AND_NOT_d2_AND_NOT_si,MGM_W162,MGM_W161);
   not MGM_G211(MGM_W163,d2_delay);
   and MGM_G212(MGM_W164,MGM_W163,d1_delay);
   and MGM_G213(ENABLE_d1_AND_NOT_d2_AND_si,si_delay,MGM_W164);
   and MGM_G214(MGM_W165,d2_delay,d1_delay);
   not MGM_G215(MGM_W166,si_delay);
   and MGM_G216(ENABLE_d1_AND_d2_AND_NOT_si,MGM_W166,MGM_W165);
   and MGM_G217(MGM_W167,d2_delay,d1_delay);
   and MGM_G218(ENABLE_d1_AND_d2_AND_si,si_delay,MGM_W167);
   buf MGM_G219(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz400ac1q03f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fhz400ac_delay o1 =  IQ1;
// assign `fhz400ac_delay o2 =  IQ2;
// assign `fhz400ac_delay o3 =  IQ3;
// assign `fhz400ac_delay o4 =  IQ4;
// assign `fhz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz400ac1q03x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fhz400ac_delay o1 =  IQ1;
// assign `fhz400ac_delay o2 =  IQ2;
// assign `fhz400ac_delay o3 =  IQ3;
// assign `fhz400ac_delay o4 =  IQ4;
// assign `fhz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q03x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz400ac1q06f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fhz400ac_delay o1 =  IQ1;
// assign `fhz400ac_delay o2 =  IQ2;
// assign `fhz400ac_delay o3 =  IQ3;
// assign `fhz400ac_delay o4 =  IQ4;
// assign `fhz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06f5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06f5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfhz400ac1q06x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout o1 = {(si*!ssb+d1*ssb) on rising clk} o2 = {(o1*!ssb+d2*ssb) on rising clk} o3 = {(o2*!ssb+d3*ssb) on rising clk} o4 = {(o3*!ssb+d4*ssb) on rising clk} so = {(o3*!ssb+d4*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// always @ (posedge clk)
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// always @ (posedge clk)
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// always @ (posedge clk)
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// 
// assign `fhz400ac_delay o1 =  IQ1;
// assign `fhz400ac_delay o2 =  IQ2;
// assign `fhz400ac_delay o3 =  IQ3;
// assign `fhz400ac_delay o4 =  IQ4;
// assign `fhz400ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06x5_behav_inst(.clk(clk),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fhz400ac_delay so_random_init = so_tmp ;
      assign `fhz400ac_delay o1_random_init = o1_tmp ;
      assign `fhz400ac_delay o2_random_init = o2_tmp ;
      assign `fhz400ac_delay o3_random_init = o3_tmp ;
      assign `fhz400ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fhz400ac_func i0sfhz400ac1q06x5_inst(.clk(clk_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   not MGM_G32(MGM_W24,d1_delay);
   not MGM_G33(MGM_W25,d2_delay);
   and MGM_G34(MGM_W26,MGM_W25,MGM_W24);
   not MGM_G35(MGM_W27,d3_delay);
   and MGM_G36(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G37(MGM_W29,d4_delay);
   and MGM_G38(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G39(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb,ssb_delay,MGM_W30);
   not MGM_G40(MGM_W31,si_delay);
   not MGM_G41(MGM_W32,ssb_delay);
   and MGM_G42(ENABLE_NOT_si_AND_NOT_ssb,MGM_W32,MGM_W31);
   and MGM_G43(MGM_W33,d2_delay,d1_delay);
   and MGM_G44(MGM_W34,d3_delay,MGM_W33);
   and MGM_G45(MGM_W35,d4_delay,MGM_W34);
   and MGM_G46(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb,ssb_delay,MGM_W35);
   not MGM_G47(MGM_W36,ssb_delay);
   and MGM_G48(ENABLE_si_AND_NOT_ssb,MGM_W36,si_delay);
   not MGM_G49(ENABLE_NOT_ssb,ssb_delay);
   not MGM_G50(MGM_W37,d1_delay);
   and MGM_G51(MGM_W38,d2_delay,MGM_W37);
   not MGM_G52(MGM_W39,d3_delay);
   and MGM_G53(MGM_W40,MGM_W39,MGM_W38);
   and MGM_G54(MGM_W41,d4_delay,MGM_W40);
   and MGM_G55(ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si,si_delay,MGM_W41);
   not MGM_G56(MGM_W42,d2_delay);
   and MGM_G57(MGM_W43,MGM_W42,d1_delay);
   and MGM_G58(MGM_W44,d3_delay,MGM_W43);
   not MGM_G59(MGM_W45,d4_delay);
   and MGM_G60(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G61(MGM_W47,si_delay);
   and MGM_G62(ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si,MGM_W47,MGM_W46);
   buf MGM_G63(ENABLE_ssb,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_d3_AND_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_d3_AND_NOT_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d1 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d2 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d3 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      negedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb == 1'b1),
      posedge d4 &&& (ENABLE_ssb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz203ac1d03f5( clk, d1, d2, o1, o2, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} so = {((o1*!ssb)+(rb*d2*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// 
// assign `fqz203ac_delay o1 =  IQ1;
// assign `fqz203ac_delay o2 =  IQ2;
// assign `fqz203ac_delay so =  o2;
// 

   input clk, d1, d2, rb, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   buf MGM_G293(ENABLE_rb,rb_delay);
   not MGM_G294(MGM_W240,d1_delay);
   not MGM_G295(MGM_W241,d2_delay);
   and MGM_G296(MGM_W242,MGM_W241,MGM_W240);
   and MGM_G297(MGM_W243,si_delay,MGM_W242);
   not MGM_G298(MGM_W244,ssb_delay);
   and MGM_G299(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W244,MGM_W243);
   not MGM_G300(MGM_W245,d1_delay);
   and MGM_G301(MGM_W246,d2_delay,MGM_W245);
   not MGM_G302(MGM_W247,si_delay);
   and MGM_G303(MGM_W248,MGM_W247,MGM_W246);
   and MGM_G304(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W248);
   not MGM_G305(MGM_W249,d1_delay);
   and MGM_G306(MGM_W250,d2_delay,MGM_W249);
   and MGM_G307(MGM_W251,si_delay,MGM_W250);
   not MGM_G308(MGM_W252,ssb_delay);
   and MGM_G309(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W252,MGM_W251);
   not MGM_G310(MGM_W253,d1_delay);
   and MGM_G311(MGM_W254,d2_delay,MGM_W253);
   and MGM_G312(MGM_W255,si_delay,MGM_W254);
   and MGM_G313(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W255);
   not MGM_G314(MGM_W256,d2_delay);
   and MGM_G315(MGM_W257,MGM_W256,d1_delay);
   not MGM_G316(MGM_W258,si_delay);
   and MGM_G317(MGM_W259,MGM_W258,MGM_W257);
   and MGM_G318(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W259);
   not MGM_G319(MGM_W260,d2_delay);
   and MGM_G320(MGM_W261,MGM_W260,d1_delay);
   and MGM_G321(MGM_W262,si_delay,MGM_W261);
   not MGM_G322(MGM_W263,ssb_delay);
   and MGM_G323(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W263,MGM_W262);
   not MGM_G324(MGM_W264,d2_delay);
   and MGM_G325(MGM_W265,MGM_W264,d1_delay);
   and MGM_G326(MGM_W266,si_delay,MGM_W265);
   and MGM_G327(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W266);
   and MGM_G328(MGM_W267,d2_delay,d1_delay);
   not MGM_G329(MGM_W268,si_delay);
   and MGM_G330(MGM_W269,MGM_W268,MGM_W267);
   and MGM_G331(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W269);
   and MGM_G332(MGM_W270,d2_delay,d1_delay);
   and MGM_G333(MGM_W271,si_delay,MGM_W270);
   not MGM_G334(MGM_W272,ssb_delay);
   and MGM_G335(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W272,MGM_W271);
   and MGM_G336(MGM_W273,d2_delay,d1_delay);
   and MGM_G337(MGM_W274,si_delay,MGM_W273);
   and MGM_G338(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W274);
   not MGM_G339(MGM_W275,clk_delay);
   not MGM_G340(MGM_W276,d1_delay);
   and MGM_G341(MGM_W277,MGM_W276,MGM_W275);
   not MGM_G342(MGM_W278,d2_delay);
   and MGM_G343(MGM_W279,MGM_W278,MGM_W277);
   not MGM_G344(MGM_W280,si_delay);
   and MGM_G345(MGM_W281,MGM_W280,MGM_W279);
   not MGM_G346(MGM_W282,ssb_delay);
   and MGM_G347(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W282,MGM_W281);
   not MGM_G348(MGM_W283,clk_delay);
   not MGM_G349(MGM_W284,d1_delay);
   and MGM_G350(MGM_W285,MGM_W284,MGM_W283);
   not MGM_G351(MGM_W286,d2_delay);
   and MGM_G352(MGM_W287,MGM_W286,MGM_W285);
   not MGM_G353(MGM_W288,si_delay);
   and MGM_G354(MGM_W289,MGM_W288,MGM_W287);
   and MGM_G355(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W289);
   not MGM_G356(MGM_W290,clk_delay);
   not MGM_G357(MGM_W291,d1_delay);
   and MGM_G358(MGM_W292,MGM_W291,MGM_W290);
   not MGM_G359(MGM_W293,d2_delay);
   and MGM_G360(MGM_W294,MGM_W293,MGM_W292);
   and MGM_G361(MGM_W295,si_delay,MGM_W294);
   not MGM_G362(MGM_W296,ssb_delay);
   and MGM_G363(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W296,MGM_W295);
   not MGM_G364(MGM_W297,clk_delay);
   not MGM_G365(MGM_W298,d1_delay);
   and MGM_G366(MGM_W299,MGM_W298,MGM_W297);
   not MGM_G367(MGM_W300,d2_delay);
   and MGM_G368(MGM_W301,MGM_W300,MGM_W299);
   and MGM_G369(MGM_W302,si_delay,MGM_W301);
   and MGM_G370(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W302);
   not MGM_G371(MGM_W303,clk_delay);
   not MGM_G372(MGM_W304,d1_delay);
   and MGM_G373(MGM_W305,MGM_W304,MGM_W303);
   and MGM_G374(MGM_W306,d2_delay,MGM_W305);
   not MGM_G375(MGM_W307,si_delay);
   and MGM_G376(MGM_W308,MGM_W307,MGM_W306);
   not MGM_G377(MGM_W309,ssb_delay);
   and MGM_G378(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W309,MGM_W308);
   not MGM_G379(MGM_W310,clk_delay);
   not MGM_G380(MGM_W311,d1_delay);
   and MGM_G381(MGM_W312,MGM_W311,MGM_W310);
   and MGM_G382(MGM_W313,d2_delay,MGM_W312);
   not MGM_G383(MGM_W314,si_delay);
   and MGM_G384(MGM_W315,MGM_W314,MGM_W313);
   and MGM_G385(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W315);
   not MGM_G386(MGM_W316,clk_delay);
   not MGM_G387(MGM_W317,d1_delay);
   and MGM_G388(MGM_W318,MGM_W317,MGM_W316);
   and MGM_G389(MGM_W319,d2_delay,MGM_W318);
   and MGM_G390(MGM_W320,si_delay,MGM_W319);
   not MGM_G391(MGM_W321,ssb_delay);
   and MGM_G392(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W321,MGM_W320);
   not MGM_G393(MGM_W322,clk_delay);
   not MGM_G394(MGM_W323,d1_delay);
   and MGM_G395(MGM_W324,MGM_W323,MGM_W322);
   and MGM_G396(MGM_W325,d2_delay,MGM_W324);
   and MGM_G397(MGM_W326,si_delay,MGM_W325);
   and MGM_G398(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W326);
   not MGM_G399(MGM_W327,clk_delay);
   and MGM_G400(MGM_W328,d1_delay,MGM_W327);
   not MGM_G401(MGM_W329,d2_delay);
   and MGM_G402(MGM_W330,MGM_W329,MGM_W328);
   not MGM_G403(MGM_W331,si_delay);
   and MGM_G404(MGM_W332,MGM_W331,MGM_W330);
   not MGM_G405(MGM_W333,ssb_delay);
   and MGM_G406(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W333,MGM_W332);
   not MGM_G407(MGM_W334,clk_delay);
   and MGM_G408(MGM_W335,d1_delay,MGM_W334);
   not MGM_G409(MGM_W336,d2_delay);
   and MGM_G410(MGM_W337,MGM_W336,MGM_W335);
   not MGM_G411(MGM_W338,si_delay);
   and MGM_G412(MGM_W339,MGM_W338,MGM_W337);
   and MGM_G413(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W339);
   not MGM_G414(MGM_W340,clk_delay);
   and MGM_G415(MGM_W341,d1_delay,MGM_W340);
   not MGM_G416(MGM_W342,d2_delay);
   and MGM_G417(MGM_W343,MGM_W342,MGM_W341);
   and MGM_G418(MGM_W344,si_delay,MGM_W343);
   not MGM_G419(MGM_W345,ssb_delay);
   and MGM_G420(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W345,MGM_W344);
   not MGM_G421(MGM_W346,clk_delay);
   and MGM_G422(MGM_W347,d1_delay,MGM_W346);
   not MGM_G423(MGM_W348,d2_delay);
   and MGM_G424(MGM_W349,MGM_W348,MGM_W347);
   and MGM_G425(MGM_W350,si_delay,MGM_W349);
   and MGM_G426(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W350);
   not MGM_G427(MGM_W351,clk_delay);
   and MGM_G428(MGM_W352,d1_delay,MGM_W351);
   and MGM_G429(MGM_W353,d2_delay,MGM_W352);
   not MGM_G430(MGM_W354,si_delay);
   and MGM_G431(MGM_W355,MGM_W354,MGM_W353);
   not MGM_G432(MGM_W356,ssb_delay);
   and MGM_G433(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W356,MGM_W355);
   not MGM_G434(MGM_W357,clk_delay);
   and MGM_G435(MGM_W358,d1_delay,MGM_W357);
   and MGM_G436(MGM_W359,d2_delay,MGM_W358);
   not MGM_G437(MGM_W360,si_delay);
   and MGM_G438(MGM_W361,MGM_W360,MGM_W359);
   and MGM_G439(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W361);
   not MGM_G440(MGM_W362,clk_delay);
   and MGM_G441(MGM_W363,d1_delay,MGM_W362);
   and MGM_G442(MGM_W364,d2_delay,MGM_W363);
   and MGM_G443(MGM_W365,si_delay,MGM_W364);
   not MGM_G444(MGM_W366,ssb_delay);
   and MGM_G445(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W366,MGM_W365);
   not MGM_G446(MGM_W367,clk_delay);
   and MGM_G447(MGM_W368,d1_delay,MGM_W367);
   and MGM_G448(MGM_W369,d2_delay,MGM_W368);
   and MGM_G449(MGM_W370,si_delay,MGM_W369);
   and MGM_G450(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W370);
   not MGM_G451(MGM_W371,d1_delay);
   and MGM_G452(MGM_W372,MGM_W371,clk_delay);
   not MGM_G453(MGM_W373,d2_delay);
   and MGM_G454(MGM_W374,MGM_W373,MGM_W372);
   not MGM_G455(MGM_W375,si_delay);
   and MGM_G456(MGM_W376,MGM_W375,MGM_W374);
   not MGM_G457(MGM_W377,ssb_delay);
   and MGM_G458(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W377,MGM_W376);
   not MGM_G459(MGM_W378,d1_delay);
   and MGM_G460(MGM_W379,MGM_W378,clk_delay);
   not MGM_G461(MGM_W380,d2_delay);
   and MGM_G462(MGM_W381,MGM_W380,MGM_W379);
   not MGM_G463(MGM_W382,si_delay);
   and MGM_G464(MGM_W383,MGM_W382,MGM_W381);
   and MGM_G465(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W383);
   not MGM_G466(MGM_W384,d1_delay);
   and MGM_G467(MGM_W385,MGM_W384,clk_delay);
   not MGM_G468(MGM_W386,d2_delay);
   and MGM_G469(MGM_W387,MGM_W386,MGM_W385);
   and MGM_G470(MGM_W388,si_delay,MGM_W387);
   not MGM_G471(MGM_W389,ssb_delay);
   and MGM_G472(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W389,MGM_W388);
   not MGM_G473(MGM_W390,d1_delay);
   and MGM_G474(MGM_W391,MGM_W390,clk_delay);
   not MGM_G475(MGM_W392,d2_delay);
   and MGM_G476(MGM_W393,MGM_W392,MGM_W391);
   and MGM_G477(MGM_W394,si_delay,MGM_W393);
   and MGM_G478(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W394);
   not MGM_G479(MGM_W395,d1_delay);
   and MGM_G480(MGM_W396,MGM_W395,clk_delay);
   and MGM_G481(MGM_W397,d2_delay,MGM_W396);
   not MGM_G482(MGM_W398,si_delay);
   and MGM_G483(MGM_W399,MGM_W398,MGM_W397);
   not MGM_G484(MGM_W400,ssb_delay);
   and MGM_G485(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W400,MGM_W399);
   not MGM_G486(MGM_W401,d1_delay);
   and MGM_G487(MGM_W402,MGM_W401,clk_delay);
   and MGM_G488(MGM_W403,d2_delay,MGM_W402);
   not MGM_G489(MGM_W404,si_delay);
   and MGM_G490(MGM_W405,MGM_W404,MGM_W403);
   and MGM_G491(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W405);
   not MGM_G492(MGM_W406,d1_delay);
   and MGM_G493(MGM_W407,MGM_W406,clk_delay);
   and MGM_G494(MGM_W408,d2_delay,MGM_W407);
   and MGM_G495(MGM_W409,si_delay,MGM_W408);
   not MGM_G496(MGM_W410,ssb_delay);
   and MGM_G497(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W410,MGM_W409);
   not MGM_G498(MGM_W411,d1_delay);
   and MGM_G499(MGM_W412,MGM_W411,clk_delay);
   and MGM_G500(MGM_W413,d2_delay,MGM_W412);
   and MGM_G501(MGM_W414,si_delay,MGM_W413);
   and MGM_G502(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W414);
   and MGM_G503(MGM_W415,d1_delay,clk_delay);
   not MGM_G504(MGM_W416,d2_delay);
   and MGM_G505(MGM_W417,MGM_W416,MGM_W415);
   not MGM_G506(MGM_W418,si_delay);
   and MGM_G507(MGM_W419,MGM_W418,MGM_W417);
   not MGM_G508(MGM_W420,ssb_delay);
   and MGM_G509(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W420,MGM_W419);
   and MGM_G510(MGM_W421,d1_delay,clk_delay);
   not MGM_G511(MGM_W422,d2_delay);
   and MGM_G512(MGM_W423,MGM_W422,MGM_W421);
   not MGM_G513(MGM_W424,si_delay);
   and MGM_G514(MGM_W425,MGM_W424,MGM_W423);
   and MGM_G515(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W425);
   and MGM_G516(MGM_W426,d1_delay,clk_delay);
   not MGM_G517(MGM_W427,d2_delay);
   and MGM_G518(MGM_W428,MGM_W427,MGM_W426);
   and MGM_G519(MGM_W429,si_delay,MGM_W428);
   not MGM_G520(MGM_W430,ssb_delay);
   and MGM_G521(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W430,MGM_W429);
   and MGM_G522(MGM_W431,d1_delay,clk_delay);
   not MGM_G523(MGM_W432,d2_delay);
   and MGM_G524(MGM_W433,MGM_W432,MGM_W431);
   and MGM_G525(MGM_W434,si_delay,MGM_W433);
   and MGM_G526(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W434);
   and MGM_G527(MGM_W435,d1_delay,clk_delay);
   and MGM_G528(MGM_W436,d2_delay,MGM_W435);
   not MGM_G529(MGM_W437,si_delay);
   and MGM_G530(MGM_W438,MGM_W437,MGM_W436);
   not MGM_G531(MGM_W439,ssb_delay);
   and MGM_G532(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W439,MGM_W438);
   and MGM_G533(MGM_W440,d1_delay,clk_delay);
   and MGM_G534(MGM_W441,d2_delay,MGM_W440);
   not MGM_G535(MGM_W442,si_delay);
   and MGM_G536(MGM_W443,MGM_W442,MGM_W441);
   and MGM_G537(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W443);
   and MGM_G538(MGM_W444,d1_delay,clk_delay);
   and MGM_G539(MGM_W445,d2_delay,MGM_W444);
   and MGM_G540(MGM_W446,si_delay,MGM_W445);
   not MGM_G541(MGM_W447,ssb_delay);
   and MGM_G542(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W447,MGM_W446);
   and MGM_G543(MGM_W448,d1_delay,clk_delay);
   and MGM_G544(MGM_W449,d2_delay,MGM_W448);
   and MGM_G545(MGM_W450,si_delay,MGM_W449);
   and MGM_G546(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W450);
   not MGM_G547(MGM_W451,ssb_delay);
   and MGM_G548(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W451);
   not MGM_G549(MGM_W452,d1_delay);
   not MGM_G550(MGM_W453,d2_delay);
   and MGM_G551(MGM_W454,MGM_W453,MGM_W452);
   and MGM_G552(MGM_W455,rb_delay,MGM_W454);
   not MGM_G553(MGM_W456,si_delay);
   and MGM_G554(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W456,MGM_W455);
   not MGM_G555(MGM_W457,d1_delay);
   not MGM_G556(MGM_W458,d2_delay);
   and MGM_G557(MGM_W459,MGM_W458,MGM_W457);
   and MGM_G558(MGM_W460,rb_delay,MGM_W459);
   and MGM_G559(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W460);
   not MGM_G560(MGM_W461,d1_delay);
   and MGM_G561(MGM_W462,d2_delay,MGM_W461);
   and MGM_G562(MGM_W463,rb_delay,MGM_W462);
   not MGM_G563(MGM_W464,si_delay);
   and MGM_G564(ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W464,MGM_W463);
   not MGM_G565(MGM_W465,d1_delay);
   and MGM_G566(MGM_W466,d2_delay,MGM_W465);
   and MGM_G567(MGM_W467,rb_delay,MGM_W466);
   and MGM_G568(ENABLE_NOT_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W467);
   not MGM_G569(MGM_W468,d2_delay);
   and MGM_G570(MGM_W469,MGM_W468,d1_delay);
   and MGM_G571(MGM_W470,rb_delay,MGM_W469);
   not MGM_G572(MGM_W471,si_delay);
   and MGM_G573(ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W471,MGM_W470);
   not MGM_G574(MGM_W472,d2_delay);
   and MGM_G575(MGM_W473,MGM_W472,d1_delay);
   and MGM_G576(MGM_W474,rb_delay,MGM_W473);
   and MGM_G577(ENABLE_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W474);
   and MGM_G578(MGM_W475,d2_delay,d1_delay);
   and MGM_G579(MGM_W476,rb_delay,MGM_W475);
   not MGM_G580(MGM_W477,si_delay);
   and MGM_G581(ENABLE_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W477,MGM_W476);
   and MGM_G582(MGM_W478,d2_delay,d1_delay);
   and MGM_G583(MGM_W479,rb_delay,MGM_W478);
   and MGM_G584(ENABLE_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W479);
   and MGM_G585(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz203ac1d03x5( clk, d1, d2, o1, o2, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} so = {((o1*!ssb)+(rb*d2*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// 
// assign `fqz203ac_delay o1 =  IQ1;
// assign `fqz203ac_delay o2 =  IQ2;
// assign `fqz203ac_delay so =  o2;
// 

   input clk, d1, d2, rb, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   buf MGM_G293(ENABLE_rb,rb_delay);
   not MGM_G294(MGM_W240,d1_delay);
   not MGM_G295(MGM_W241,d2_delay);
   and MGM_G296(MGM_W242,MGM_W241,MGM_W240);
   and MGM_G297(MGM_W243,si_delay,MGM_W242);
   not MGM_G298(MGM_W244,ssb_delay);
   and MGM_G299(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W244,MGM_W243);
   not MGM_G300(MGM_W245,d1_delay);
   and MGM_G301(MGM_W246,d2_delay,MGM_W245);
   not MGM_G302(MGM_W247,si_delay);
   and MGM_G303(MGM_W248,MGM_W247,MGM_W246);
   and MGM_G304(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W248);
   not MGM_G305(MGM_W249,d1_delay);
   and MGM_G306(MGM_W250,d2_delay,MGM_W249);
   and MGM_G307(MGM_W251,si_delay,MGM_W250);
   not MGM_G308(MGM_W252,ssb_delay);
   and MGM_G309(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W252,MGM_W251);
   not MGM_G310(MGM_W253,d1_delay);
   and MGM_G311(MGM_W254,d2_delay,MGM_W253);
   and MGM_G312(MGM_W255,si_delay,MGM_W254);
   and MGM_G313(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W255);
   not MGM_G314(MGM_W256,d2_delay);
   and MGM_G315(MGM_W257,MGM_W256,d1_delay);
   not MGM_G316(MGM_W258,si_delay);
   and MGM_G317(MGM_W259,MGM_W258,MGM_W257);
   and MGM_G318(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W259);
   not MGM_G319(MGM_W260,d2_delay);
   and MGM_G320(MGM_W261,MGM_W260,d1_delay);
   and MGM_G321(MGM_W262,si_delay,MGM_W261);
   not MGM_G322(MGM_W263,ssb_delay);
   and MGM_G323(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W263,MGM_W262);
   not MGM_G324(MGM_W264,d2_delay);
   and MGM_G325(MGM_W265,MGM_W264,d1_delay);
   and MGM_G326(MGM_W266,si_delay,MGM_W265);
   and MGM_G327(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W266);
   and MGM_G328(MGM_W267,d2_delay,d1_delay);
   not MGM_G329(MGM_W268,si_delay);
   and MGM_G330(MGM_W269,MGM_W268,MGM_W267);
   and MGM_G331(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W269);
   and MGM_G332(MGM_W270,d2_delay,d1_delay);
   and MGM_G333(MGM_W271,si_delay,MGM_W270);
   not MGM_G334(MGM_W272,ssb_delay);
   and MGM_G335(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W272,MGM_W271);
   and MGM_G336(MGM_W273,d2_delay,d1_delay);
   and MGM_G337(MGM_W274,si_delay,MGM_W273);
   and MGM_G338(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W274);
   not MGM_G339(MGM_W275,clk_delay);
   not MGM_G340(MGM_W276,d1_delay);
   and MGM_G341(MGM_W277,MGM_W276,MGM_W275);
   not MGM_G342(MGM_W278,d2_delay);
   and MGM_G343(MGM_W279,MGM_W278,MGM_W277);
   not MGM_G344(MGM_W280,si_delay);
   and MGM_G345(MGM_W281,MGM_W280,MGM_W279);
   not MGM_G346(MGM_W282,ssb_delay);
   and MGM_G347(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W282,MGM_W281);
   not MGM_G348(MGM_W283,clk_delay);
   not MGM_G349(MGM_W284,d1_delay);
   and MGM_G350(MGM_W285,MGM_W284,MGM_W283);
   not MGM_G351(MGM_W286,d2_delay);
   and MGM_G352(MGM_W287,MGM_W286,MGM_W285);
   not MGM_G353(MGM_W288,si_delay);
   and MGM_G354(MGM_W289,MGM_W288,MGM_W287);
   and MGM_G355(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W289);
   not MGM_G356(MGM_W290,clk_delay);
   not MGM_G357(MGM_W291,d1_delay);
   and MGM_G358(MGM_W292,MGM_W291,MGM_W290);
   not MGM_G359(MGM_W293,d2_delay);
   and MGM_G360(MGM_W294,MGM_W293,MGM_W292);
   and MGM_G361(MGM_W295,si_delay,MGM_W294);
   not MGM_G362(MGM_W296,ssb_delay);
   and MGM_G363(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W296,MGM_W295);
   not MGM_G364(MGM_W297,clk_delay);
   not MGM_G365(MGM_W298,d1_delay);
   and MGM_G366(MGM_W299,MGM_W298,MGM_W297);
   not MGM_G367(MGM_W300,d2_delay);
   and MGM_G368(MGM_W301,MGM_W300,MGM_W299);
   and MGM_G369(MGM_W302,si_delay,MGM_W301);
   and MGM_G370(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W302);
   not MGM_G371(MGM_W303,clk_delay);
   not MGM_G372(MGM_W304,d1_delay);
   and MGM_G373(MGM_W305,MGM_W304,MGM_W303);
   and MGM_G374(MGM_W306,d2_delay,MGM_W305);
   not MGM_G375(MGM_W307,si_delay);
   and MGM_G376(MGM_W308,MGM_W307,MGM_W306);
   not MGM_G377(MGM_W309,ssb_delay);
   and MGM_G378(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W309,MGM_W308);
   not MGM_G379(MGM_W310,clk_delay);
   not MGM_G380(MGM_W311,d1_delay);
   and MGM_G381(MGM_W312,MGM_W311,MGM_W310);
   and MGM_G382(MGM_W313,d2_delay,MGM_W312);
   not MGM_G383(MGM_W314,si_delay);
   and MGM_G384(MGM_W315,MGM_W314,MGM_W313);
   and MGM_G385(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W315);
   not MGM_G386(MGM_W316,clk_delay);
   not MGM_G387(MGM_W317,d1_delay);
   and MGM_G388(MGM_W318,MGM_W317,MGM_W316);
   and MGM_G389(MGM_W319,d2_delay,MGM_W318);
   and MGM_G390(MGM_W320,si_delay,MGM_W319);
   not MGM_G391(MGM_W321,ssb_delay);
   and MGM_G392(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W321,MGM_W320);
   not MGM_G393(MGM_W322,clk_delay);
   not MGM_G394(MGM_W323,d1_delay);
   and MGM_G395(MGM_W324,MGM_W323,MGM_W322);
   and MGM_G396(MGM_W325,d2_delay,MGM_W324);
   and MGM_G397(MGM_W326,si_delay,MGM_W325);
   and MGM_G398(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W326);
   not MGM_G399(MGM_W327,clk_delay);
   and MGM_G400(MGM_W328,d1_delay,MGM_W327);
   not MGM_G401(MGM_W329,d2_delay);
   and MGM_G402(MGM_W330,MGM_W329,MGM_W328);
   not MGM_G403(MGM_W331,si_delay);
   and MGM_G404(MGM_W332,MGM_W331,MGM_W330);
   not MGM_G405(MGM_W333,ssb_delay);
   and MGM_G406(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W333,MGM_W332);
   not MGM_G407(MGM_W334,clk_delay);
   and MGM_G408(MGM_W335,d1_delay,MGM_W334);
   not MGM_G409(MGM_W336,d2_delay);
   and MGM_G410(MGM_W337,MGM_W336,MGM_W335);
   not MGM_G411(MGM_W338,si_delay);
   and MGM_G412(MGM_W339,MGM_W338,MGM_W337);
   and MGM_G413(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W339);
   not MGM_G414(MGM_W340,clk_delay);
   and MGM_G415(MGM_W341,d1_delay,MGM_W340);
   not MGM_G416(MGM_W342,d2_delay);
   and MGM_G417(MGM_W343,MGM_W342,MGM_W341);
   and MGM_G418(MGM_W344,si_delay,MGM_W343);
   not MGM_G419(MGM_W345,ssb_delay);
   and MGM_G420(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W345,MGM_W344);
   not MGM_G421(MGM_W346,clk_delay);
   and MGM_G422(MGM_W347,d1_delay,MGM_W346);
   not MGM_G423(MGM_W348,d2_delay);
   and MGM_G424(MGM_W349,MGM_W348,MGM_W347);
   and MGM_G425(MGM_W350,si_delay,MGM_W349);
   and MGM_G426(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W350);
   not MGM_G427(MGM_W351,clk_delay);
   and MGM_G428(MGM_W352,d1_delay,MGM_W351);
   and MGM_G429(MGM_W353,d2_delay,MGM_W352);
   not MGM_G430(MGM_W354,si_delay);
   and MGM_G431(MGM_W355,MGM_W354,MGM_W353);
   not MGM_G432(MGM_W356,ssb_delay);
   and MGM_G433(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W356,MGM_W355);
   not MGM_G434(MGM_W357,clk_delay);
   and MGM_G435(MGM_W358,d1_delay,MGM_W357);
   and MGM_G436(MGM_W359,d2_delay,MGM_W358);
   not MGM_G437(MGM_W360,si_delay);
   and MGM_G438(MGM_W361,MGM_W360,MGM_W359);
   and MGM_G439(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W361);
   not MGM_G440(MGM_W362,clk_delay);
   and MGM_G441(MGM_W363,d1_delay,MGM_W362);
   and MGM_G442(MGM_W364,d2_delay,MGM_W363);
   and MGM_G443(MGM_W365,si_delay,MGM_W364);
   not MGM_G444(MGM_W366,ssb_delay);
   and MGM_G445(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W366,MGM_W365);
   not MGM_G446(MGM_W367,clk_delay);
   and MGM_G447(MGM_W368,d1_delay,MGM_W367);
   and MGM_G448(MGM_W369,d2_delay,MGM_W368);
   and MGM_G449(MGM_W370,si_delay,MGM_W369);
   and MGM_G450(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W370);
   not MGM_G451(MGM_W371,d1_delay);
   and MGM_G452(MGM_W372,MGM_W371,clk_delay);
   not MGM_G453(MGM_W373,d2_delay);
   and MGM_G454(MGM_W374,MGM_W373,MGM_W372);
   not MGM_G455(MGM_W375,si_delay);
   and MGM_G456(MGM_W376,MGM_W375,MGM_W374);
   not MGM_G457(MGM_W377,ssb_delay);
   and MGM_G458(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W377,MGM_W376);
   not MGM_G459(MGM_W378,d1_delay);
   and MGM_G460(MGM_W379,MGM_W378,clk_delay);
   not MGM_G461(MGM_W380,d2_delay);
   and MGM_G462(MGM_W381,MGM_W380,MGM_W379);
   not MGM_G463(MGM_W382,si_delay);
   and MGM_G464(MGM_W383,MGM_W382,MGM_W381);
   and MGM_G465(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W383);
   not MGM_G466(MGM_W384,d1_delay);
   and MGM_G467(MGM_W385,MGM_W384,clk_delay);
   not MGM_G468(MGM_W386,d2_delay);
   and MGM_G469(MGM_W387,MGM_W386,MGM_W385);
   and MGM_G470(MGM_W388,si_delay,MGM_W387);
   not MGM_G471(MGM_W389,ssb_delay);
   and MGM_G472(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W389,MGM_W388);
   not MGM_G473(MGM_W390,d1_delay);
   and MGM_G474(MGM_W391,MGM_W390,clk_delay);
   not MGM_G475(MGM_W392,d2_delay);
   and MGM_G476(MGM_W393,MGM_W392,MGM_W391);
   and MGM_G477(MGM_W394,si_delay,MGM_W393);
   and MGM_G478(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W394);
   not MGM_G479(MGM_W395,d1_delay);
   and MGM_G480(MGM_W396,MGM_W395,clk_delay);
   and MGM_G481(MGM_W397,d2_delay,MGM_W396);
   not MGM_G482(MGM_W398,si_delay);
   and MGM_G483(MGM_W399,MGM_W398,MGM_W397);
   not MGM_G484(MGM_W400,ssb_delay);
   and MGM_G485(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W400,MGM_W399);
   not MGM_G486(MGM_W401,d1_delay);
   and MGM_G487(MGM_W402,MGM_W401,clk_delay);
   and MGM_G488(MGM_W403,d2_delay,MGM_W402);
   not MGM_G489(MGM_W404,si_delay);
   and MGM_G490(MGM_W405,MGM_W404,MGM_W403);
   and MGM_G491(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W405);
   not MGM_G492(MGM_W406,d1_delay);
   and MGM_G493(MGM_W407,MGM_W406,clk_delay);
   and MGM_G494(MGM_W408,d2_delay,MGM_W407);
   and MGM_G495(MGM_W409,si_delay,MGM_W408);
   not MGM_G496(MGM_W410,ssb_delay);
   and MGM_G497(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W410,MGM_W409);
   not MGM_G498(MGM_W411,d1_delay);
   and MGM_G499(MGM_W412,MGM_W411,clk_delay);
   and MGM_G500(MGM_W413,d2_delay,MGM_W412);
   and MGM_G501(MGM_W414,si_delay,MGM_W413);
   and MGM_G502(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W414);
   and MGM_G503(MGM_W415,d1_delay,clk_delay);
   not MGM_G504(MGM_W416,d2_delay);
   and MGM_G505(MGM_W417,MGM_W416,MGM_W415);
   not MGM_G506(MGM_W418,si_delay);
   and MGM_G507(MGM_W419,MGM_W418,MGM_W417);
   not MGM_G508(MGM_W420,ssb_delay);
   and MGM_G509(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W420,MGM_W419);
   and MGM_G510(MGM_W421,d1_delay,clk_delay);
   not MGM_G511(MGM_W422,d2_delay);
   and MGM_G512(MGM_W423,MGM_W422,MGM_W421);
   not MGM_G513(MGM_W424,si_delay);
   and MGM_G514(MGM_W425,MGM_W424,MGM_W423);
   and MGM_G515(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W425);
   and MGM_G516(MGM_W426,d1_delay,clk_delay);
   not MGM_G517(MGM_W427,d2_delay);
   and MGM_G518(MGM_W428,MGM_W427,MGM_W426);
   and MGM_G519(MGM_W429,si_delay,MGM_W428);
   not MGM_G520(MGM_W430,ssb_delay);
   and MGM_G521(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W430,MGM_W429);
   and MGM_G522(MGM_W431,d1_delay,clk_delay);
   not MGM_G523(MGM_W432,d2_delay);
   and MGM_G524(MGM_W433,MGM_W432,MGM_W431);
   and MGM_G525(MGM_W434,si_delay,MGM_W433);
   and MGM_G526(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W434);
   and MGM_G527(MGM_W435,d1_delay,clk_delay);
   and MGM_G528(MGM_W436,d2_delay,MGM_W435);
   not MGM_G529(MGM_W437,si_delay);
   and MGM_G530(MGM_W438,MGM_W437,MGM_W436);
   not MGM_G531(MGM_W439,ssb_delay);
   and MGM_G532(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W439,MGM_W438);
   and MGM_G533(MGM_W440,d1_delay,clk_delay);
   and MGM_G534(MGM_W441,d2_delay,MGM_W440);
   not MGM_G535(MGM_W442,si_delay);
   and MGM_G536(MGM_W443,MGM_W442,MGM_W441);
   and MGM_G537(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W443);
   and MGM_G538(MGM_W444,d1_delay,clk_delay);
   and MGM_G539(MGM_W445,d2_delay,MGM_W444);
   and MGM_G540(MGM_W446,si_delay,MGM_W445);
   not MGM_G541(MGM_W447,ssb_delay);
   and MGM_G542(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W447,MGM_W446);
   and MGM_G543(MGM_W448,d1_delay,clk_delay);
   and MGM_G544(MGM_W449,d2_delay,MGM_W448);
   and MGM_G545(MGM_W450,si_delay,MGM_W449);
   and MGM_G546(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W450);
   not MGM_G547(MGM_W451,ssb_delay);
   and MGM_G548(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W451);
   not MGM_G549(MGM_W452,d1_delay);
   not MGM_G550(MGM_W453,d2_delay);
   and MGM_G551(MGM_W454,MGM_W453,MGM_W452);
   and MGM_G552(MGM_W455,rb_delay,MGM_W454);
   not MGM_G553(MGM_W456,si_delay);
   and MGM_G554(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W456,MGM_W455);
   not MGM_G555(MGM_W457,d1_delay);
   not MGM_G556(MGM_W458,d2_delay);
   and MGM_G557(MGM_W459,MGM_W458,MGM_W457);
   and MGM_G558(MGM_W460,rb_delay,MGM_W459);
   and MGM_G559(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W460);
   not MGM_G560(MGM_W461,d1_delay);
   and MGM_G561(MGM_W462,d2_delay,MGM_W461);
   and MGM_G562(MGM_W463,rb_delay,MGM_W462);
   not MGM_G563(MGM_W464,si_delay);
   and MGM_G564(ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W464,MGM_W463);
   not MGM_G565(MGM_W465,d1_delay);
   and MGM_G566(MGM_W466,d2_delay,MGM_W465);
   and MGM_G567(MGM_W467,rb_delay,MGM_W466);
   and MGM_G568(ENABLE_NOT_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W467);
   not MGM_G569(MGM_W468,d2_delay);
   and MGM_G570(MGM_W469,MGM_W468,d1_delay);
   and MGM_G571(MGM_W470,rb_delay,MGM_W469);
   not MGM_G572(MGM_W471,si_delay);
   and MGM_G573(ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W471,MGM_W470);
   not MGM_G574(MGM_W472,d2_delay);
   and MGM_G575(MGM_W473,MGM_W472,d1_delay);
   and MGM_G576(MGM_W474,rb_delay,MGM_W473);
   and MGM_G577(ENABLE_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W474);
   and MGM_G578(MGM_W475,d2_delay,d1_delay);
   and MGM_G579(MGM_W476,rb_delay,MGM_W475);
   not MGM_G580(MGM_W477,si_delay);
   and MGM_G581(ENABLE_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W477,MGM_W476);
   and MGM_G582(MGM_W478,d2_delay,d1_delay);
   and MGM_G583(MGM_W479,rb_delay,MGM_W478);
   and MGM_G584(ENABLE_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W479);
   and MGM_G585(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz203ac1d06f5( clk, d1, d2, o1, o2, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} so = {((o1*!ssb)+(rb*d2*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// 
// assign `fqz203ac_delay o1 =  IQ1;
// assign `fqz203ac_delay o2 =  IQ2;
// assign `fqz203ac_delay so =  o2;
// 

   input clk, d1, d2, rb, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   buf MGM_G293(ENABLE_rb,rb_delay);
   not MGM_G294(MGM_W240,d1_delay);
   not MGM_G295(MGM_W241,d2_delay);
   and MGM_G296(MGM_W242,MGM_W241,MGM_W240);
   and MGM_G297(MGM_W243,si_delay,MGM_W242);
   not MGM_G298(MGM_W244,ssb_delay);
   and MGM_G299(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W244,MGM_W243);
   not MGM_G300(MGM_W245,d1_delay);
   and MGM_G301(MGM_W246,d2_delay,MGM_W245);
   not MGM_G302(MGM_W247,si_delay);
   and MGM_G303(MGM_W248,MGM_W247,MGM_W246);
   and MGM_G304(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W248);
   not MGM_G305(MGM_W249,d1_delay);
   and MGM_G306(MGM_W250,d2_delay,MGM_W249);
   and MGM_G307(MGM_W251,si_delay,MGM_W250);
   not MGM_G308(MGM_W252,ssb_delay);
   and MGM_G309(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W252,MGM_W251);
   not MGM_G310(MGM_W253,d1_delay);
   and MGM_G311(MGM_W254,d2_delay,MGM_W253);
   and MGM_G312(MGM_W255,si_delay,MGM_W254);
   and MGM_G313(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W255);
   not MGM_G314(MGM_W256,d2_delay);
   and MGM_G315(MGM_W257,MGM_W256,d1_delay);
   not MGM_G316(MGM_W258,si_delay);
   and MGM_G317(MGM_W259,MGM_W258,MGM_W257);
   and MGM_G318(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W259);
   not MGM_G319(MGM_W260,d2_delay);
   and MGM_G320(MGM_W261,MGM_W260,d1_delay);
   and MGM_G321(MGM_W262,si_delay,MGM_W261);
   not MGM_G322(MGM_W263,ssb_delay);
   and MGM_G323(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W263,MGM_W262);
   not MGM_G324(MGM_W264,d2_delay);
   and MGM_G325(MGM_W265,MGM_W264,d1_delay);
   and MGM_G326(MGM_W266,si_delay,MGM_W265);
   and MGM_G327(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W266);
   and MGM_G328(MGM_W267,d2_delay,d1_delay);
   not MGM_G329(MGM_W268,si_delay);
   and MGM_G330(MGM_W269,MGM_W268,MGM_W267);
   and MGM_G331(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W269);
   and MGM_G332(MGM_W270,d2_delay,d1_delay);
   and MGM_G333(MGM_W271,si_delay,MGM_W270);
   not MGM_G334(MGM_W272,ssb_delay);
   and MGM_G335(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W272,MGM_W271);
   and MGM_G336(MGM_W273,d2_delay,d1_delay);
   and MGM_G337(MGM_W274,si_delay,MGM_W273);
   and MGM_G338(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W274);
   not MGM_G339(MGM_W275,clk_delay);
   not MGM_G340(MGM_W276,d1_delay);
   and MGM_G341(MGM_W277,MGM_W276,MGM_W275);
   not MGM_G342(MGM_W278,d2_delay);
   and MGM_G343(MGM_W279,MGM_W278,MGM_W277);
   not MGM_G344(MGM_W280,si_delay);
   and MGM_G345(MGM_W281,MGM_W280,MGM_W279);
   not MGM_G346(MGM_W282,ssb_delay);
   and MGM_G347(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W282,MGM_W281);
   not MGM_G348(MGM_W283,clk_delay);
   not MGM_G349(MGM_W284,d1_delay);
   and MGM_G350(MGM_W285,MGM_W284,MGM_W283);
   not MGM_G351(MGM_W286,d2_delay);
   and MGM_G352(MGM_W287,MGM_W286,MGM_W285);
   not MGM_G353(MGM_W288,si_delay);
   and MGM_G354(MGM_W289,MGM_W288,MGM_W287);
   and MGM_G355(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W289);
   not MGM_G356(MGM_W290,clk_delay);
   not MGM_G357(MGM_W291,d1_delay);
   and MGM_G358(MGM_W292,MGM_W291,MGM_W290);
   not MGM_G359(MGM_W293,d2_delay);
   and MGM_G360(MGM_W294,MGM_W293,MGM_W292);
   and MGM_G361(MGM_W295,si_delay,MGM_W294);
   not MGM_G362(MGM_W296,ssb_delay);
   and MGM_G363(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W296,MGM_W295);
   not MGM_G364(MGM_W297,clk_delay);
   not MGM_G365(MGM_W298,d1_delay);
   and MGM_G366(MGM_W299,MGM_W298,MGM_W297);
   not MGM_G367(MGM_W300,d2_delay);
   and MGM_G368(MGM_W301,MGM_W300,MGM_W299);
   and MGM_G369(MGM_W302,si_delay,MGM_W301);
   and MGM_G370(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W302);
   not MGM_G371(MGM_W303,clk_delay);
   not MGM_G372(MGM_W304,d1_delay);
   and MGM_G373(MGM_W305,MGM_W304,MGM_W303);
   and MGM_G374(MGM_W306,d2_delay,MGM_W305);
   not MGM_G375(MGM_W307,si_delay);
   and MGM_G376(MGM_W308,MGM_W307,MGM_W306);
   not MGM_G377(MGM_W309,ssb_delay);
   and MGM_G378(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W309,MGM_W308);
   not MGM_G379(MGM_W310,clk_delay);
   not MGM_G380(MGM_W311,d1_delay);
   and MGM_G381(MGM_W312,MGM_W311,MGM_W310);
   and MGM_G382(MGM_W313,d2_delay,MGM_W312);
   not MGM_G383(MGM_W314,si_delay);
   and MGM_G384(MGM_W315,MGM_W314,MGM_W313);
   and MGM_G385(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W315);
   not MGM_G386(MGM_W316,clk_delay);
   not MGM_G387(MGM_W317,d1_delay);
   and MGM_G388(MGM_W318,MGM_W317,MGM_W316);
   and MGM_G389(MGM_W319,d2_delay,MGM_W318);
   and MGM_G390(MGM_W320,si_delay,MGM_W319);
   not MGM_G391(MGM_W321,ssb_delay);
   and MGM_G392(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W321,MGM_W320);
   not MGM_G393(MGM_W322,clk_delay);
   not MGM_G394(MGM_W323,d1_delay);
   and MGM_G395(MGM_W324,MGM_W323,MGM_W322);
   and MGM_G396(MGM_W325,d2_delay,MGM_W324);
   and MGM_G397(MGM_W326,si_delay,MGM_W325);
   and MGM_G398(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W326);
   not MGM_G399(MGM_W327,clk_delay);
   and MGM_G400(MGM_W328,d1_delay,MGM_W327);
   not MGM_G401(MGM_W329,d2_delay);
   and MGM_G402(MGM_W330,MGM_W329,MGM_W328);
   not MGM_G403(MGM_W331,si_delay);
   and MGM_G404(MGM_W332,MGM_W331,MGM_W330);
   not MGM_G405(MGM_W333,ssb_delay);
   and MGM_G406(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W333,MGM_W332);
   not MGM_G407(MGM_W334,clk_delay);
   and MGM_G408(MGM_W335,d1_delay,MGM_W334);
   not MGM_G409(MGM_W336,d2_delay);
   and MGM_G410(MGM_W337,MGM_W336,MGM_W335);
   not MGM_G411(MGM_W338,si_delay);
   and MGM_G412(MGM_W339,MGM_W338,MGM_W337);
   and MGM_G413(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W339);
   not MGM_G414(MGM_W340,clk_delay);
   and MGM_G415(MGM_W341,d1_delay,MGM_W340);
   not MGM_G416(MGM_W342,d2_delay);
   and MGM_G417(MGM_W343,MGM_W342,MGM_W341);
   and MGM_G418(MGM_W344,si_delay,MGM_W343);
   not MGM_G419(MGM_W345,ssb_delay);
   and MGM_G420(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W345,MGM_W344);
   not MGM_G421(MGM_W346,clk_delay);
   and MGM_G422(MGM_W347,d1_delay,MGM_W346);
   not MGM_G423(MGM_W348,d2_delay);
   and MGM_G424(MGM_W349,MGM_W348,MGM_W347);
   and MGM_G425(MGM_W350,si_delay,MGM_W349);
   and MGM_G426(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W350);
   not MGM_G427(MGM_W351,clk_delay);
   and MGM_G428(MGM_W352,d1_delay,MGM_W351);
   and MGM_G429(MGM_W353,d2_delay,MGM_W352);
   not MGM_G430(MGM_W354,si_delay);
   and MGM_G431(MGM_W355,MGM_W354,MGM_W353);
   not MGM_G432(MGM_W356,ssb_delay);
   and MGM_G433(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W356,MGM_W355);
   not MGM_G434(MGM_W357,clk_delay);
   and MGM_G435(MGM_W358,d1_delay,MGM_W357);
   and MGM_G436(MGM_W359,d2_delay,MGM_W358);
   not MGM_G437(MGM_W360,si_delay);
   and MGM_G438(MGM_W361,MGM_W360,MGM_W359);
   and MGM_G439(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W361);
   not MGM_G440(MGM_W362,clk_delay);
   and MGM_G441(MGM_W363,d1_delay,MGM_W362);
   and MGM_G442(MGM_W364,d2_delay,MGM_W363);
   and MGM_G443(MGM_W365,si_delay,MGM_W364);
   not MGM_G444(MGM_W366,ssb_delay);
   and MGM_G445(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W366,MGM_W365);
   not MGM_G446(MGM_W367,clk_delay);
   and MGM_G447(MGM_W368,d1_delay,MGM_W367);
   and MGM_G448(MGM_W369,d2_delay,MGM_W368);
   and MGM_G449(MGM_W370,si_delay,MGM_W369);
   and MGM_G450(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W370);
   not MGM_G451(MGM_W371,d1_delay);
   and MGM_G452(MGM_W372,MGM_W371,clk_delay);
   not MGM_G453(MGM_W373,d2_delay);
   and MGM_G454(MGM_W374,MGM_W373,MGM_W372);
   not MGM_G455(MGM_W375,si_delay);
   and MGM_G456(MGM_W376,MGM_W375,MGM_W374);
   not MGM_G457(MGM_W377,ssb_delay);
   and MGM_G458(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W377,MGM_W376);
   not MGM_G459(MGM_W378,d1_delay);
   and MGM_G460(MGM_W379,MGM_W378,clk_delay);
   not MGM_G461(MGM_W380,d2_delay);
   and MGM_G462(MGM_W381,MGM_W380,MGM_W379);
   not MGM_G463(MGM_W382,si_delay);
   and MGM_G464(MGM_W383,MGM_W382,MGM_W381);
   and MGM_G465(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W383);
   not MGM_G466(MGM_W384,d1_delay);
   and MGM_G467(MGM_W385,MGM_W384,clk_delay);
   not MGM_G468(MGM_W386,d2_delay);
   and MGM_G469(MGM_W387,MGM_W386,MGM_W385);
   and MGM_G470(MGM_W388,si_delay,MGM_W387);
   not MGM_G471(MGM_W389,ssb_delay);
   and MGM_G472(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W389,MGM_W388);
   not MGM_G473(MGM_W390,d1_delay);
   and MGM_G474(MGM_W391,MGM_W390,clk_delay);
   not MGM_G475(MGM_W392,d2_delay);
   and MGM_G476(MGM_W393,MGM_W392,MGM_W391);
   and MGM_G477(MGM_W394,si_delay,MGM_W393);
   and MGM_G478(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W394);
   not MGM_G479(MGM_W395,d1_delay);
   and MGM_G480(MGM_W396,MGM_W395,clk_delay);
   and MGM_G481(MGM_W397,d2_delay,MGM_W396);
   not MGM_G482(MGM_W398,si_delay);
   and MGM_G483(MGM_W399,MGM_W398,MGM_W397);
   not MGM_G484(MGM_W400,ssb_delay);
   and MGM_G485(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W400,MGM_W399);
   not MGM_G486(MGM_W401,d1_delay);
   and MGM_G487(MGM_W402,MGM_W401,clk_delay);
   and MGM_G488(MGM_W403,d2_delay,MGM_W402);
   not MGM_G489(MGM_W404,si_delay);
   and MGM_G490(MGM_W405,MGM_W404,MGM_W403);
   and MGM_G491(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W405);
   not MGM_G492(MGM_W406,d1_delay);
   and MGM_G493(MGM_W407,MGM_W406,clk_delay);
   and MGM_G494(MGM_W408,d2_delay,MGM_W407);
   and MGM_G495(MGM_W409,si_delay,MGM_W408);
   not MGM_G496(MGM_W410,ssb_delay);
   and MGM_G497(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W410,MGM_W409);
   not MGM_G498(MGM_W411,d1_delay);
   and MGM_G499(MGM_W412,MGM_W411,clk_delay);
   and MGM_G500(MGM_W413,d2_delay,MGM_W412);
   and MGM_G501(MGM_W414,si_delay,MGM_W413);
   and MGM_G502(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W414);
   and MGM_G503(MGM_W415,d1_delay,clk_delay);
   not MGM_G504(MGM_W416,d2_delay);
   and MGM_G505(MGM_W417,MGM_W416,MGM_W415);
   not MGM_G506(MGM_W418,si_delay);
   and MGM_G507(MGM_W419,MGM_W418,MGM_W417);
   not MGM_G508(MGM_W420,ssb_delay);
   and MGM_G509(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W420,MGM_W419);
   and MGM_G510(MGM_W421,d1_delay,clk_delay);
   not MGM_G511(MGM_W422,d2_delay);
   and MGM_G512(MGM_W423,MGM_W422,MGM_W421);
   not MGM_G513(MGM_W424,si_delay);
   and MGM_G514(MGM_W425,MGM_W424,MGM_W423);
   and MGM_G515(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W425);
   and MGM_G516(MGM_W426,d1_delay,clk_delay);
   not MGM_G517(MGM_W427,d2_delay);
   and MGM_G518(MGM_W428,MGM_W427,MGM_W426);
   and MGM_G519(MGM_W429,si_delay,MGM_W428);
   not MGM_G520(MGM_W430,ssb_delay);
   and MGM_G521(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W430,MGM_W429);
   and MGM_G522(MGM_W431,d1_delay,clk_delay);
   not MGM_G523(MGM_W432,d2_delay);
   and MGM_G524(MGM_W433,MGM_W432,MGM_W431);
   and MGM_G525(MGM_W434,si_delay,MGM_W433);
   and MGM_G526(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W434);
   and MGM_G527(MGM_W435,d1_delay,clk_delay);
   and MGM_G528(MGM_W436,d2_delay,MGM_W435);
   not MGM_G529(MGM_W437,si_delay);
   and MGM_G530(MGM_W438,MGM_W437,MGM_W436);
   not MGM_G531(MGM_W439,ssb_delay);
   and MGM_G532(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W439,MGM_W438);
   and MGM_G533(MGM_W440,d1_delay,clk_delay);
   and MGM_G534(MGM_W441,d2_delay,MGM_W440);
   not MGM_G535(MGM_W442,si_delay);
   and MGM_G536(MGM_W443,MGM_W442,MGM_W441);
   and MGM_G537(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W443);
   and MGM_G538(MGM_W444,d1_delay,clk_delay);
   and MGM_G539(MGM_W445,d2_delay,MGM_W444);
   and MGM_G540(MGM_W446,si_delay,MGM_W445);
   not MGM_G541(MGM_W447,ssb_delay);
   and MGM_G542(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W447,MGM_W446);
   and MGM_G543(MGM_W448,d1_delay,clk_delay);
   and MGM_G544(MGM_W449,d2_delay,MGM_W448);
   and MGM_G545(MGM_W450,si_delay,MGM_W449);
   and MGM_G546(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W450);
   not MGM_G547(MGM_W451,ssb_delay);
   and MGM_G548(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W451);
   not MGM_G549(MGM_W452,d1_delay);
   not MGM_G550(MGM_W453,d2_delay);
   and MGM_G551(MGM_W454,MGM_W453,MGM_W452);
   and MGM_G552(MGM_W455,rb_delay,MGM_W454);
   not MGM_G553(MGM_W456,si_delay);
   and MGM_G554(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W456,MGM_W455);
   not MGM_G555(MGM_W457,d1_delay);
   not MGM_G556(MGM_W458,d2_delay);
   and MGM_G557(MGM_W459,MGM_W458,MGM_W457);
   and MGM_G558(MGM_W460,rb_delay,MGM_W459);
   and MGM_G559(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W460);
   not MGM_G560(MGM_W461,d1_delay);
   and MGM_G561(MGM_W462,d2_delay,MGM_W461);
   and MGM_G562(MGM_W463,rb_delay,MGM_W462);
   not MGM_G563(MGM_W464,si_delay);
   and MGM_G564(ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W464,MGM_W463);
   not MGM_G565(MGM_W465,d1_delay);
   and MGM_G566(MGM_W466,d2_delay,MGM_W465);
   and MGM_G567(MGM_W467,rb_delay,MGM_W466);
   and MGM_G568(ENABLE_NOT_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W467);
   not MGM_G569(MGM_W468,d2_delay);
   and MGM_G570(MGM_W469,MGM_W468,d1_delay);
   and MGM_G571(MGM_W470,rb_delay,MGM_W469);
   not MGM_G572(MGM_W471,si_delay);
   and MGM_G573(ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W471,MGM_W470);
   not MGM_G574(MGM_W472,d2_delay);
   and MGM_G575(MGM_W473,MGM_W472,d1_delay);
   and MGM_G576(MGM_W474,rb_delay,MGM_W473);
   and MGM_G577(ENABLE_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W474);
   and MGM_G578(MGM_W475,d2_delay,d1_delay);
   and MGM_G579(MGM_W476,rb_delay,MGM_W475);
   not MGM_G580(MGM_W477,si_delay);
   and MGM_G581(ENABLE_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W477,MGM_W476);
   and MGM_G582(MGM_W478,d2_delay,d1_delay);
   and MGM_G583(MGM_W479,rb_delay,MGM_W478);
   and MGM_G584(ENABLE_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W479);
   and MGM_G585(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz203ac1d06x5( clk, d1, d2, o1, o2, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 2bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} so = {((o1*!ssb)+(rb*d2*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// 
// assign `fqz203ac_delay o1 =  IQ1;
// assign `fqz203ac_delay o2 =  IQ2;
// assign `fqz203ac_delay so =  o2;
// 

   input clk, d1, d2, rb, si, ssb;
   output o1, o2, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.o1(o1_tmp),.o2(o2_tmp),.notifier0(1'b0),.notifier1(1'b0));
      assign `fqz203ac_delay so_random_init = so_tmp ;
      assign `fqz203ac_delay o1_random_init = o1_tmp ;
      assign `fqz203ac_delay o2_random_init = o2_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz203ac_func i0sfqz203ac1d06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.o1(o1_random_init),.o2(o2_random_init),.notifier0(notifier0),.notifier1(notifier1));
   `endif
   
   // spec_gates_begin
   buf MGM_G293(ENABLE_rb,rb_delay);
   not MGM_G294(MGM_W240,d1_delay);
   not MGM_G295(MGM_W241,d2_delay);
   and MGM_G296(MGM_W242,MGM_W241,MGM_W240);
   and MGM_G297(MGM_W243,si_delay,MGM_W242);
   not MGM_G298(MGM_W244,ssb_delay);
   and MGM_G299(ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W244,MGM_W243);
   not MGM_G300(MGM_W245,d1_delay);
   and MGM_G301(MGM_W246,d2_delay,MGM_W245);
   not MGM_G302(MGM_W247,si_delay);
   and MGM_G303(MGM_W248,MGM_W247,MGM_W246);
   and MGM_G304(ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W248);
   not MGM_G305(MGM_W249,d1_delay);
   and MGM_G306(MGM_W250,d2_delay,MGM_W249);
   and MGM_G307(MGM_W251,si_delay,MGM_W250);
   not MGM_G308(MGM_W252,ssb_delay);
   and MGM_G309(ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W252,MGM_W251);
   not MGM_G310(MGM_W253,d1_delay);
   and MGM_G311(MGM_W254,d2_delay,MGM_W253);
   and MGM_G312(MGM_W255,si_delay,MGM_W254);
   and MGM_G313(ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W255);
   not MGM_G314(MGM_W256,d2_delay);
   and MGM_G315(MGM_W257,MGM_W256,d1_delay);
   not MGM_G316(MGM_W258,si_delay);
   and MGM_G317(MGM_W259,MGM_W258,MGM_W257);
   and MGM_G318(ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W259);
   not MGM_G319(MGM_W260,d2_delay);
   and MGM_G320(MGM_W261,MGM_W260,d1_delay);
   and MGM_G321(MGM_W262,si_delay,MGM_W261);
   not MGM_G322(MGM_W263,ssb_delay);
   and MGM_G323(ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W263,MGM_W262);
   not MGM_G324(MGM_W264,d2_delay);
   and MGM_G325(MGM_W265,MGM_W264,d1_delay);
   and MGM_G326(MGM_W266,si_delay,MGM_W265);
   and MGM_G327(ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W266);
   and MGM_G328(MGM_W267,d2_delay,d1_delay);
   not MGM_G329(MGM_W268,si_delay);
   and MGM_G330(MGM_W269,MGM_W268,MGM_W267);
   and MGM_G331(ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W269);
   and MGM_G332(MGM_W270,d2_delay,d1_delay);
   and MGM_G333(MGM_W271,si_delay,MGM_W270);
   not MGM_G334(MGM_W272,ssb_delay);
   and MGM_G335(ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W272,MGM_W271);
   and MGM_G336(MGM_W273,d2_delay,d1_delay);
   and MGM_G337(MGM_W274,si_delay,MGM_W273);
   and MGM_G338(ENABLE_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W274);
   not MGM_G339(MGM_W275,clk_delay);
   not MGM_G340(MGM_W276,d1_delay);
   and MGM_G341(MGM_W277,MGM_W276,MGM_W275);
   not MGM_G342(MGM_W278,d2_delay);
   and MGM_G343(MGM_W279,MGM_W278,MGM_W277);
   not MGM_G344(MGM_W280,si_delay);
   and MGM_G345(MGM_W281,MGM_W280,MGM_W279);
   not MGM_G346(MGM_W282,ssb_delay);
   and MGM_G347(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W282,MGM_W281);
   not MGM_G348(MGM_W283,clk_delay);
   not MGM_G349(MGM_W284,d1_delay);
   and MGM_G350(MGM_W285,MGM_W284,MGM_W283);
   not MGM_G351(MGM_W286,d2_delay);
   and MGM_G352(MGM_W287,MGM_W286,MGM_W285);
   not MGM_G353(MGM_W288,si_delay);
   and MGM_G354(MGM_W289,MGM_W288,MGM_W287);
   and MGM_G355(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W289);
   not MGM_G356(MGM_W290,clk_delay);
   not MGM_G357(MGM_W291,d1_delay);
   and MGM_G358(MGM_W292,MGM_W291,MGM_W290);
   not MGM_G359(MGM_W293,d2_delay);
   and MGM_G360(MGM_W294,MGM_W293,MGM_W292);
   and MGM_G361(MGM_W295,si_delay,MGM_W294);
   not MGM_G362(MGM_W296,ssb_delay);
   and MGM_G363(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W296,MGM_W295);
   not MGM_G364(MGM_W297,clk_delay);
   not MGM_G365(MGM_W298,d1_delay);
   and MGM_G366(MGM_W299,MGM_W298,MGM_W297);
   not MGM_G367(MGM_W300,d2_delay);
   and MGM_G368(MGM_W301,MGM_W300,MGM_W299);
   and MGM_G369(MGM_W302,si_delay,MGM_W301);
   and MGM_G370(ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W302);
   not MGM_G371(MGM_W303,clk_delay);
   not MGM_G372(MGM_W304,d1_delay);
   and MGM_G373(MGM_W305,MGM_W304,MGM_W303);
   and MGM_G374(MGM_W306,d2_delay,MGM_W305);
   not MGM_G375(MGM_W307,si_delay);
   and MGM_G376(MGM_W308,MGM_W307,MGM_W306);
   not MGM_G377(MGM_W309,ssb_delay);
   and MGM_G378(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W309,MGM_W308);
   not MGM_G379(MGM_W310,clk_delay);
   not MGM_G380(MGM_W311,d1_delay);
   and MGM_G381(MGM_W312,MGM_W311,MGM_W310);
   and MGM_G382(MGM_W313,d2_delay,MGM_W312);
   not MGM_G383(MGM_W314,si_delay);
   and MGM_G384(MGM_W315,MGM_W314,MGM_W313);
   and MGM_G385(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W315);
   not MGM_G386(MGM_W316,clk_delay);
   not MGM_G387(MGM_W317,d1_delay);
   and MGM_G388(MGM_W318,MGM_W317,MGM_W316);
   and MGM_G389(MGM_W319,d2_delay,MGM_W318);
   and MGM_G390(MGM_W320,si_delay,MGM_W319);
   not MGM_G391(MGM_W321,ssb_delay);
   and MGM_G392(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W321,MGM_W320);
   not MGM_G393(MGM_W322,clk_delay);
   not MGM_G394(MGM_W323,d1_delay);
   and MGM_G395(MGM_W324,MGM_W323,MGM_W322);
   and MGM_G396(MGM_W325,d2_delay,MGM_W324);
   and MGM_G397(MGM_W326,si_delay,MGM_W325);
   and MGM_G398(ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W326);
   not MGM_G399(MGM_W327,clk_delay);
   and MGM_G400(MGM_W328,d1_delay,MGM_W327);
   not MGM_G401(MGM_W329,d2_delay);
   and MGM_G402(MGM_W330,MGM_W329,MGM_W328);
   not MGM_G403(MGM_W331,si_delay);
   and MGM_G404(MGM_W332,MGM_W331,MGM_W330);
   not MGM_G405(MGM_W333,ssb_delay);
   and MGM_G406(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W333,MGM_W332);
   not MGM_G407(MGM_W334,clk_delay);
   and MGM_G408(MGM_W335,d1_delay,MGM_W334);
   not MGM_G409(MGM_W336,d2_delay);
   and MGM_G410(MGM_W337,MGM_W336,MGM_W335);
   not MGM_G411(MGM_W338,si_delay);
   and MGM_G412(MGM_W339,MGM_W338,MGM_W337);
   and MGM_G413(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W339);
   not MGM_G414(MGM_W340,clk_delay);
   and MGM_G415(MGM_W341,d1_delay,MGM_W340);
   not MGM_G416(MGM_W342,d2_delay);
   and MGM_G417(MGM_W343,MGM_W342,MGM_W341);
   and MGM_G418(MGM_W344,si_delay,MGM_W343);
   not MGM_G419(MGM_W345,ssb_delay);
   and MGM_G420(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W345,MGM_W344);
   not MGM_G421(MGM_W346,clk_delay);
   and MGM_G422(MGM_W347,d1_delay,MGM_W346);
   not MGM_G423(MGM_W348,d2_delay);
   and MGM_G424(MGM_W349,MGM_W348,MGM_W347);
   and MGM_G425(MGM_W350,si_delay,MGM_W349);
   and MGM_G426(ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W350);
   not MGM_G427(MGM_W351,clk_delay);
   and MGM_G428(MGM_W352,d1_delay,MGM_W351);
   and MGM_G429(MGM_W353,d2_delay,MGM_W352);
   not MGM_G430(MGM_W354,si_delay);
   and MGM_G431(MGM_W355,MGM_W354,MGM_W353);
   not MGM_G432(MGM_W356,ssb_delay);
   and MGM_G433(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W356,MGM_W355);
   not MGM_G434(MGM_W357,clk_delay);
   and MGM_G435(MGM_W358,d1_delay,MGM_W357);
   and MGM_G436(MGM_W359,d2_delay,MGM_W358);
   not MGM_G437(MGM_W360,si_delay);
   and MGM_G438(MGM_W361,MGM_W360,MGM_W359);
   and MGM_G439(ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W361);
   not MGM_G440(MGM_W362,clk_delay);
   and MGM_G441(MGM_W363,d1_delay,MGM_W362);
   and MGM_G442(MGM_W364,d2_delay,MGM_W363);
   and MGM_G443(MGM_W365,si_delay,MGM_W364);
   not MGM_G444(MGM_W366,ssb_delay);
   and MGM_G445(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W366,MGM_W365);
   not MGM_G446(MGM_W367,clk_delay);
   and MGM_G447(MGM_W368,d1_delay,MGM_W367);
   and MGM_G448(MGM_W369,d2_delay,MGM_W368);
   and MGM_G449(MGM_W370,si_delay,MGM_W369);
   and MGM_G450(ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W370);
   not MGM_G451(MGM_W371,d1_delay);
   and MGM_G452(MGM_W372,MGM_W371,clk_delay);
   not MGM_G453(MGM_W373,d2_delay);
   and MGM_G454(MGM_W374,MGM_W373,MGM_W372);
   not MGM_G455(MGM_W375,si_delay);
   and MGM_G456(MGM_W376,MGM_W375,MGM_W374);
   not MGM_G457(MGM_W377,ssb_delay);
   and MGM_G458(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W377,MGM_W376);
   not MGM_G459(MGM_W378,d1_delay);
   and MGM_G460(MGM_W379,MGM_W378,clk_delay);
   not MGM_G461(MGM_W380,d2_delay);
   and MGM_G462(MGM_W381,MGM_W380,MGM_W379);
   not MGM_G463(MGM_W382,si_delay);
   and MGM_G464(MGM_W383,MGM_W382,MGM_W381);
   and MGM_G465(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W383);
   not MGM_G466(MGM_W384,d1_delay);
   and MGM_G467(MGM_W385,MGM_W384,clk_delay);
   not MGM_G468(MGM_W386,d2_delay);
   and MGM_G469(MGM_W387,MGM_W386,MGM_W385);
   and MGM_G470(MGM_W388,si_delay,MGM_W387);
   not MGM_G471(MGM_W389,ssb_delay);
   and MGM_G472(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W389,MGM_W388);
   not MGM_G473(MGM_W390,d1_delay);
   and MGM_G474(MGM_W391,MGM_W390,clk_delay);
   not MGM_G475(MGM_W392,d2_delay);
   and MGM_G476(MGM_W393,MGM_W392,MGM_W391);
   and MGM_G477(MGM_W394,si_delay,MGM_W393);
   and MGM_G478(ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W394);
   not MGM_G479(MGM_W395,d1_delay);
   and MGM_G480(MGM_W396,MGM_W395,clk_delay);
   and MGM_G481(MGM_W397,d2_delay,MGM_W396);
   not MGM_G482(MGM_W398,si_delay);
   and MGM_G483(MGM_W399,MGM_W398,MGM_W397);
   not MGM_G484(MGM_W400,ssb_delay);
   and MGM_G485(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W400,MGM_W399);
   not MGM_G486(MGM_W401,d1_delay);
   and MGM_G487(MGM_W402,MGM_W401,clk_delay);
   and MGM_G488(MGM_W403,d2_delay,MGM_W402);
   not MGM_G489(MGM_W404,si_delay);
   and MGM_G490(MGM_W405,MGM_W404,MGM_W403);
   and MGM_G491(ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W405);
   not MGM_G492(MGM_W406,d1_delay);
   and MGM_G493(MGM_W407,MGM_W406,clk_delay);
   and MGM_G494(MGM_W408,d2_delay,MGM_W407);
   and MGM_G495(MGM_W409,si_delay,MGM_W408);
   not MGM_G496(MGM_W410,ssb_delay);
   and MGM_G497(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W410,MGM_W409);
   not MGM_G498(MGM_W411,d1_delay);
   and MGM_G499(MGM_W412,MGM_W411,clk_delay);
   and MGM_G500(MGM_W413,d2_delay,MGM_W412);
   and MGM_G501(MGM_W414,si_delay,MGM_W413);
   and MGM_G502(ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W414);
   and MGM_G503(MGM_W415,d1_delay,clk_delay);
   not MGM_G504(MGM_W416,d2_delay);
   and MGM_G505(MGM_W417,MGM_W416,MGM_W415);
   not MGM_G506(MGM_W418,si_delay);
   and MGM_G507(MGM_W419,MGM_W418,MGM_W417);
   not MGM_G508(MGM_W420,ssb_delay);
   and MGM_G509(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb,MGM_W420,MGM_W419);
   and MGM_G510(MGM_W421,d1_delay,clk_delay);
   not MGM_G511(MGM_W422,d2_delay);
   and MGM_G512(MGM_W423,MGM_W422,MGM_W421);
   not MGM_G513(MGM_W424,si_delay);
   and MGM_G514(MGM_W425,MGM_W424,MGM_W423);
   and MGM_G515(ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W425);
   and MGM_G516(MGM_W426,d1_delay,clk_delay);
   not MGM_G517(MGM_W427,d2_delay);
   and MGM_G518(MGM_W428,MGM_W427,MGM_W426);
   and MGM_G519(MGM_W429,si_delay,MGM_W428);
   not MGM_G520(MGM_W430,ssb_delay);
   and MGM_G521(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb,MGM_W430,MGM_W429);
   and MGM_G522(MGM_W431,d1_delay,clk_delay);
   not MGM_G523(MGM_W432,d2_delay);
   and MGM_G524(MGM_W433,MGM_W432,MGM_W431);
   and MGM_G525(MGM_W434,si_delay,MGM_W433);
   and MGM_G526(ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb,ssb_delay,MGM_W434);
   and MGM_G527(MGM_W435,d1_delay,clk_delay);
   and MGM_G528(MGM_W436,d2_delay,MGM_W435);
   not MGM_G529(MGM_W437,si_delay);
   and MGM_G530(MGM_W438,MGM_W437,MGM_W436);
   not MGM_G531(MGM_W439,ssb_delay);
   and MGM_G532(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb,MGM_W439,MGM_W438);
   and MGM_G533(MGM_W440,d1_delay,clk_delay);
   and MGM_G534(MGM_W441,d2_delay,MGM_W440);
   not MGM_G535(MGM_W442,si_delay);
   and MGM_G536(MGM_W443,MGM_W442,MGM_W441);
   and MGM_G537(ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb,ssb_delay,MGM_W443);
   and MGM_G538(MGM_W444,d1_delay,clk_delay);
   and MGM_G539(MGM_W445,d2_delay,MGM_W444);
   and MGM_G540(MGM_W446,si_delay,MGM_W445);
   not MGM_G541(MGM_W447,ssb_delay);
   and MGM_G542(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb,MGM_W447,MGM_W446);
   and MGM_G543(MGM_W448,d1_delay,clk_delay);
   and MGM_G544(MGM_W449,d2_delay,MGM_W448);
   and MGM_G545(MGM_W450,si_delay,MGM_W449);
   and MGM_G546(ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb,ssb_delay,MGM_W450);
   not MGM_G547(MGM_W451,ssb_delay);
   and MGM_G548(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W451);
   not MGM_G549(MGM_W452,d1_delay);
   not MGM_G550(MGM_W453,d2_delay);
   and MGM_G551(MGM_W454,MGM_W453,MGM_W452);
   and MGM_G552(MGM_W455,rb_delay,MGM_W454);
   not MGM_G553(MGM_W456,si_delay);
   and MGM_G554(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W456,MGM_W455);
   not MGM_G555(MGM_W457,d1_delay);
   not MGM_G556(MGM_W458,d2_delay);
   and MGM_G557(MGM_W459,MGM_W458,MGM_W457);
   and MGM_G558(MGM_W460,rb_delay,MGM_W459);
   and MGM_G559(ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W460);
   not MGM_G560(MGM_W461,d1_delay);
   and MGM_G561(MGM_W462,d2_delay,MGM_W461);
   and MGM_G562(MGM_W463,rb_delay,MGM_W462);
   not MGM_G563(MGM_W464,si_delay);
   and MGM_G564(ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W464,MGM_W463);
   not MGM_G565(MGM_W465,d1_delay);
   and MGM_G566(MGM_W466,d2_delay,MGM_W465);
   and MGM_G567(MGM_W467,rb_delay,MGM_W466);
   and MGM_G568(ENABLE_NOT_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W467);
   not MGM_G569(MGM_W468,d2_delay);
   and MGM_G570(MGM_W469,MGM_W468,d1_delay);
   and MGM_G571(MGM_W470,rb_delay,MGM_W469);
   not MGM_G572(MGM_W471,si_delay);
   and MGM_G573(ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si,MGM_W471,MGM_W470);
   not MGM_G574(MGM_W472,d2_delay);
   and MGM_G575(MGM_W473,MGM_W472,d1_delay);
   and MGM_G576(MGM_W474,rb_delay,MGM_W473);
   and MGM_G577(ENABLE_d1_AND_NOT_d2_AND_rb_AND_si,si_delay,MGM_W474);
   and MGM_G578(MGM_W475,d2_delay,d1_delay);
   and MGM_G579(MGM_W476,rb_delay,MGM_W475);
   not MGM_G580(MGM_W477,si_delay);
   and MGM_G581(ENABLE_d1_AND_d2_AND_rb_AND_NOT_si,MGM_W477,MGM_W476);
   and MGM_G582(MGM_W478,d2_delay,d1_delay);
   and MGM_G583(MGM_W479,rb_delay,MGM_W478);
   and MGM_G584(ENABLE_d1_AND_d2_AND_rb_AND_si,si_delay,MGM_W479);
   and MGM_G585(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> so
      (negedge rb => (so +: 1'b0))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_NOT_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_NOT_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_NOT_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb &&& (ENABLE_clk_AND_d1_AND_d2_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_NOT_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_rb_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz403ac1q03f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} so = {((o3*!ssb)+(rb*d4*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// 
// assign `fqz403ac_delay o1 =  IQ1;
// assign `fqz403ac_delay o2 =  IQ2;
// assign `fqz403ac_delay o3 =  IQ3;
// assign `fqz403ac_delay o4 =  IQ4;
// assign `fqz403ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, rb, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   buf MGM_G22(ENABLE_rb,rb_delay);
   and MGM_G23(MGM_W16,d2_delay,d1_delay);
   and MGM_G24(MGM_W17,d3_delay,MGM_W16);
   and MGM_G25(MGM_W18,d4_delay,MGM_W17);
   and MGM_G26(MGM_W19,si_delay,MGM_W18);
   and MGM_G27(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G28(MGM_W20,ssb_delay);
   and MGM_G29(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W20);
   not MGM_G30(MGM_W21,d1_delay);
   not MGM_G31(MGM_W22,d2_delay);
   and MGM_G32(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G33(MGM_W24,d3_delay);
   and MGM_G34(MGM_W25,MGM_W24,MGM_W23);
   not MGM_G35(MGM_W26,d4_delay);
   and MGM_G36(MGM_W27,MGM_W26,MGM_W25);
   and MGM_G37(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si,si_delay,MGM_W27);
   and MGM_G38(MGM_W28,d2_delay,d1_delay);
   and MGM_G39(MGM_W29,d3_delay,MGM_W28);
   and MGM_G40(MGM_W30,d4_delay,MGM_W29);
   not MGM_G41(MGM_W31,si_delay);
   and MGM_G42(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si,MGM_W31,MGM_W30);
   and MGM_G43(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz403ac1q03x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} so = {((o3*!ssb)+(rb*d4*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// 
// assign `fqz403ac_delay o1 =  IQ1;
// assign `fqz403ac_delay o2 =  IQ2;
// assign `fqz403ac_delay o3 =  IQ3;
// assign `fqz403ac_delay o4 =  IQ4;
// assign `fqz403ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, rb, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   buf MGM_G22(ENABLE_rb,rb_delay);
   and MGM_G23(MGM_W16,d2_delay,d1_delay);
   and MGM_G24(MGM_W17,d3_delay,MGM_W16);
   and MGM_G25(MGM_W18,d4_delay,MGM_W17);
   and MGM_G26(MGM_W19,si_delay,MGM_W18);
   and MGM_G27(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G28(MGM_W20,ssb_delay);
   and MGM_G29(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W20);
   not MGM_G30(MGM_W21,d1_delay);
   not MGM_G31(MGM_W22,d2_delay);
   and MGM_G32(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G33(MGM_W24,d3_delay);
   and MGM_G34(MGM_W25,MGM_W24,MGM_W23);
   not MGM_G35(MGM_W26,d4_delay);
   and MGM_G36(MGM_W27,MGM_W26,MGM_W25);
   and MGM_G37(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si,si_delay,MGM_W27);
   and MGM_G38(MGM_W28,d2_delay,d1_delay);
   and MGM_G39(MGM_W29,d3_delay,MGM_W28);
   and MGM_G40(MGM_W30,d4_delay,MGM_W29);
   not MGM_G41(MGM_W31,si_delay);
   and MGM_G42(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si,MGM_W31,MGM_W30);
   and MGM_G43(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz403ac1q06f5( clk, d1, d2, d3, d4, o1, o2, o3, o4, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} so = {((o3*!ssb)+(rb*d4*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// 
// assign `fqz403ac_delay o1 =  IQ1;
// assign `fqz403ac_delay o2 =  IQ2;
// assign `fqz403ac_delay o3 =  IQ3;
// assign `fqz403ac_delay o4 =  IQ4;
// assign `fqz403ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, rb, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   buf MGM_G22(ENABLE_rb,rb_delay);
   and MGM_G23(MGM_W16,d2_delay,d1_delay);
   and MGM_G24(MGM_W17,d3_delay,MGM_W16);
   and MGM_G25(MGM_W18,d4_delay,MGM_W17);
   and MGM_G26(MGM_W19,si_delay,MGM_W18);
   and MGM_G27(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G28(MGM_W20,ssb_delay);
   and MGM_G29(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W20);
   not MGM_G30(MGM_W21,d1_delay);
   not MGM_G31(MGM_W22,d2_delay);
   and MGM_G32(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G33(MGM_W24,d3_delay);
   and MGM_G34(MGM_W25,MGM_W24,MGM_W23);
   not MGM_G35(MGM_W26,d4_delay);
   and MGM_G36(MGM_W27,MGM_W26,MGM_W25);
   and MGM_G37(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si,si_delay,MGM_W27);
   and MGM_G38(MGM_W28,d2_delay,d1_delay);
   and MGM_G39(MGM_W29,d3_delay,MGM_W28);
   and MGM_G40(MGM_W30,d4_delay,MGM_W29);
   not MGM_G41(MGM_W31,si_delay);
   and MGM_G42(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si,MGM_W31,MGM_W30);
   and MGM_G43(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz403ac1q06x5( clk, d1, d2, d3, d4, o1, o2, o3, o4, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 4bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} so = {((o3*!ssb)+(rb*d4*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// 
// assign `fqz403ac_delay o1 =  IQ1;
// assign `fqz403ac_delay o2 =  IQ2;
// assign `fqz403ac_delay o3 =  IQ3;
// assign `fqz403ac_delay o4 =  IQ4;
// assign `fqz403ac_delay so =  o4;
// 

   input clk, d1, d2, d3, d4, rb, si, ssb;
   output o1, o2, o3, o4, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0));
      assign `fqz403ac_delay so_random_init = so_tmp ;
      assign `fqz403ac_delay o1_random_init = o1_tmp ;
      assign `fqz403ac_delay o2_random_init = o2_tmp ;
      assign `fqz403ac_delay o3_random_init = o3_tmp ;
      assign `fqz403ac_delay o4_random_init = o4_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz403ac_func i0sfqz403ac1q06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3));
   `endif
   
   // spec_gates_begin
   buf MGM_G22(ENABLE_rb,rb_delay);
   and MGM_G23(MGM_W16,d2_delay,d1_delay);
   and MGM_G24(MGM_W17,d3_delay,MGM_W16);
   and MGM_G25(MGM_W18,d4_delay,MGM_W17);
   and MGM_G26(MGM_W19,si_delay,MGM_W18);
   and MGM_G27(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G28(MGM_W20,ssb_delay);
   and MGM_G29(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W20);
   not MGM_G30(MGM_W21,d1_delay);
   not MGM_G31(MGM_W22,d2_delay);
   and MGM_G32(MGM_W23,MGM_W22,MGM_W21);
   not MGM_G33(MGM_W24,d3_delay);
   and MGM_G34(MGM_W25,MGM_W24,MGM_W23);
   not MGM_G35(MGM_W26,d4_delay);
   and MGM_G36(MGM_W27,MGM_W26,MGM_W25);
   and MGM_G37(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si,si_delay,MGM_W27);
   and MGM_G38(MGM_W28,d2_delay,d1_delay);
   and MGM_G39(MGM_W29,d3_delay,MGM_W28);
   and MGM_G40(MGM_W30,d4_delay,MGM_W29);
   not MGM_G41(MGM_W31,si_delay);
   and MGM_G42(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si,MGM_W31,MGM_W30);
   and MGM_G43(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o3==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o3==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz803ac1q03f5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} o5 = {((o4*!ssb)+(rb*d5*ssb)) on rising clk} o6 = {((o5*!ssb)+(rb*d6*ssb)) on rising clk} o7 = {((o6*!ssb)+(rb*d7*ssb)) on rising clk} o8 = {((o7*!ssb)+(rb*d8*ssb)) on rising clk} so = {((o7*!ssb)+(rb*d8*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ5 <= 1'b0 ;
// end
// else
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ6 <= 1'b0 ;
// end
// else
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ7 <= 1'b0 ;
// end
// else
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ8 <= 1'b0 ;
// end
// else
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// end
// 
// assign `fqz803ac_delay o1 =  IQ1;
// assign `fqz803ac_delay o2 =  IQ2;
// assign `fqz803ac_delay o3 =  IQ3;
// assign `fqz803ac_delay o4 =  IQ4;
// assign `fqz803ac_delay o5 =  IQ5;
// assign `fqz803ac_delay o6 =  IQ6;
// assign `fqz803ac_delay o7 =  IQ7;
// assign `fqz803ac_delay o8 =  IQ8;
// assign `fqz803ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, rb, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   buf MGM_G38(ENABLE_rb,rb_delay);
   and MGM_G39(MGM_W32,d2_delay,d1_delay);
   and MGM_G40(MGM_W33,d3_delay,MGM_W32);
   and MGM_G41(MGM_W34,d4_delay,MGM_W33);
   and MGM_G42(MGM_W35,d5_delay,MGM_W34);
   and MGM_G43(MGM_W36,d6_delay,MGM_W35);
   and MGM_G44(MGM_W37,d7_delay,MGM_W36);
   and MGM_G45(MGM_W38,d8_delay,MGM_W37);
   and MGM_G46(MGM_W39,si_delay,MGM_W38);
   and MGM_G47(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb,ssb_delay,MGM_W39);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W40);
   not MGM_G50(MGM_W41,d1_delay);
   not MGM_G51(MGM_W42,d2_delay);
   and MGM_G52(MGM_W43,MGM_W42,MGM_W41);
   not MGM_G53(MGM_W44,d3_delay);
   and MGM_G54(MGM_W45,MGM_W44,MGM_W43);
   not MGM_G55(MGM_W46,d4_delay);
   and MGM_G56(MGM_W47,MGM_W46,MGM_W45);
   not MGM_G57(MGM_W48,d5_delay);
   and MGM_G58(MGM_W49,MGM_W48,MGM_W47);
   not MGM_G59(MGM_W50,d6_delay);
   and MGM_G60(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G61(MGM_W52,d7_delay);
   and MGM_G62(MGM_W53,MGM_W52,MGM_W51);
   not MGM_G63(MGM_W54,d8_delay);
   and MGM_G64(MGM_W55,MGM_W54,MGM_W53);
   and MGM_G65(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W55);
   and MGM_G66(MGM_W56,d2_delay,d1_delay);
   and MGM_G67(MGM_W57,d3_delay,MGM_W56);
   and MGM_G68(MGM_W58,d4_delay,MGM_W57);
   and MGM_G69(MGM_W59,d5_delay,MGM_W58);
   and MGM_G70(MGM_W60,d6_delay,MGM_W59);
   and MGM_G71(MGM_W61,d7_delay,MGM_W60);
   and MGM_G72(MGM_W62,d8_delay,MGM_W61);
   not MGM_G73(MGM_W63,si_delay);
   and MGM_G74(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W63,MGM_W62);
   and MGM_G75(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz803ac1q03x5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} o5 = {((o4*!ssb)+(rb*d5*ssb)) on rising clk} o6 = {((o5*!ssb)+(rb*d6*ssb)) on rising clk} o7 = {((o6*!ssb)+(rb*d7*ssb)) on rising clk} o8 = {((o7*!ssb)+(rb*d8*ssb)) on rising clk} so = {((o7*!ssb)+(rb*d8*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ5 <= 1'b0 ;
// end
// else
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ6 <= 1'b0 ;
// end
// else
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ7 <= 1'b0 ;
// end
// else
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ8 <= 1'b0 ;
// end
// else
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// end
// 
// assign `fqz803ac_delay o1 =  IQ1;
// assign `fqz803ac_delay o2 =  IQ2;
// assign `fqz803ac_delay o3 =  IQ3;
// assign `fqz803ac_delay o4 =  IQ4;
// assign `fqz803ac_delay o5 =  IQ5;
// assign `fqz803ac_delay o6 =  IQ6;
// assign `fqz803ac_delay o7 =  IQ7;
// assign `fqz803ac_delay o8 =  IQ8;
// assign `fqz803ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, rb, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q03x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   buf MGM_G38(ENABLE_rb,rb_delay);
   and MGM_G39(MGM_W32,d2_delay,d1_delay);
   and MGM_G40(MGM_W33,d3_delay,MGM_W32);
   and MGM_G41(MGM_W34,d4_delay,MGM_W33);
   and MGM_G42(MGM_W35,d5_delay,MGM_W34);
   and MGM_G43(MGM_W36,d6_delay,MGM_W35);
   and MGM_G44(MGM_W37,d7_delay,MGM_W36);
   and MGM_G45(MGM_W38,d8_delay,MGM_W37);
   and MGM_G46(MGM_W39,si_delay,MGM_W38);
   and MGM_G47(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb,ssb_delay,MGM_W39);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W40);
   not MGM_G50(MGM_W41,d1_delay);
   not MGM_G51(MGM_W42,d2_delay);
   and MGM_G52(MGM_W43,MGM_W42,MGM_W41);
   not MGM_G53(MGM_W44,d3_delay);
   and MGM_G54(MGM_W45,MGM_W44,MGM_W43);
   not MGM_G55(MGM_W46,d4_delay);
   and MGM_G56(MGM_W47,MGM_W46,MGM_W45);
   not MGM_G57(MGM_W48,d5_delay);
   and MGM_G58(MGM_W49,MGM_W48,MGM_W47);
   not MGM_G59(MGM_W50,d6_delay);
   and MGM_G60(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G61(MGM_W52,d7_delay);
   and MGM_G62(MGM_W53,MGM_W52,MGM_W51);
   not MGM_G63(MGM_W54,d8_delay);
   and MGM_G64(MGM_W55,MGM_W54,MGM_W53);
   and MGM_G65(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W55);
   and MGM_G66(MGM_W56,d2_delay,d1_delay);
   and MGM_G67(MGM_W57,d3_delay,MGM_W56);
   and MGM_G68(MGM_W58,d4_delay,MGM_W57);
   and MGM_G69(MGM_W59,d5_delay,MGM_W58);
   and MGM_G70(MGM_W60,d6_delay,MGM_W59);
   and MGM_G71(MGM_W61,d7_delay,MGM_W60);
   and MGM_G72(MGM_W62,d8_delay,MGM_W61);
   not MGM_G73(MGM_W63,si_delay);
   and MGM_G74(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W63,MGM_W62);
   and MGM_G75(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz803ac1q06f5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} o5 = {((o4*!ssb)+(rb*d5*ssb)) on rising clk} o6 = {((o5*!ssb)+(rb*d6*ssb)) on rising clk} o7 = {((o6*!ssb)+(rb*d7*ssb)) on rising clk} o8 = {((o7*!ssb)+(rb*d8*ssb)) on rising clk} so = {((o7*!ssb)+(rb*d8*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ5 <= 1'b0 ;
// end
// else
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ6 <= 1'b0 ;
// end
// else
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ7 <= 1'b0 ;
// end
// else
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ8 <= 1'b0 ;
// end
// else
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// end
// 
// assign `fqz803ac_delay o1 =  IQ1;
// assign `fqz803ac_delay o2 =  IQ2;
// assign `fqz803ac_delay o3 =  IQ3;
// assign `fqz803ac_delay o4 =  IQ4;
// assign `fqz803ac_delay o5 =  IQ5;
// assign `fqz803ac_delay o6 =  IQ6;
// assign `fqz803ac_delay o7 =  IQ7;
// assign `fqz803ac_delay o8 =  IQ8;
// assign `fqz803ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, rb, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06f5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06f5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   buf MGM_G38(ENABLE_rb,rb_delay);
   and MGM_G39(MGM_W32,d2_delay,d1_delay);
   and MGM_G40(MGM_W33,d3_delay,MGM_W32);
   and MGM_G41(MGM_W34,d4_delay,MGM_W33);
   and MGM_G42(MGM_W35,d5_delay,MGM_W34);
   and MGM_G43(MGM_W36,d6_delay,MGM_W35);
   and MGM_G44(MGM_W37,d7_delay,MGM_W36);
   and MGM_G45(MGM_W38,d8_delay,MGM_W37);
   and MGM_G46(MGM_W39,si_delay,MGM_W38);
   and MGM_G47(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb,ssb_delay,MGM_W39);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W40);
   not MGM_G50(MGM_W41,d1_delay);
   not MGM_G51(MGM_W42,d2_delay);
   and MGM_G52(MGM_W43,MGM_W42,MGM_W41);
   not MGM_G53(MGM_W44,d3_delay);
   and MGM_G54(MGM_W45,MGM_W44,MGM_W43);
   not MGM_G55(MGM_W46,d4_delay);
   and MGM_G56(MGM_W47,MGM_W46,MGM_W45);
   not MGM_G57(MGM_W48,d5_delay);
   and MGM_G58(MGM_W49,MGM_W48,MGM_W47);
   not MGM_G59(MGM_W50,d6_delay);
   and MGM_G60(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G61(MGM_W52,d7_delay);
   and MGM_G62(MGM_W53,MGM_W52,MGM_W51);
   not MGM_G63(MGM_W54,d8_delay);
   and MGM_G64(MGM_W55,MGM_W54,MGM_W53);
   and MGM_G65(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W55);
   and MGM_G66(MGM_W56,d2_delay,d1_delay);
   and MGM_G67(MGM_W57,d3_delay,MGM_W56);
   and MGM_G68(MGM_W58,d4_delay,MGM_W57);
   and MGM_G69(MGM_W59,d5_delay,MGM_W58);
   and MGM_G70(MGM_W60,d6_delay,MGM_W59);
   and MGM_G71(MGM_W61,d7_delay,MGM_W60);
   and MGM_G72(MGM_W62,d8_delay,MGM_W61);
   not MGM_G73(MGM_W63,si_delay);
   and MGM_G74(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W63,MGM_W62);
   and MGM_G75(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sfqz803ac1q06x5( clk, d1, d2, d3, d4, d5, d6, d7, d8, o1, o2, o3, o4, o5, o6, o7, o8, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan 8bit TBFF with internally stitched scanout and asynch reset o1 = {((si*!ssb)+(rb*d1*ssb)) on rising clk} o2 = {((o1*!ssb)+(rb*d2*ssb)) on rising clk} o3 = {((o2*!ssb)+(rb*d3*ssb)) on rising clk} o4 = {((o3*!ssb)+(rb*d4*ssb)) on rising clk} o5 = {((o4*!ssb)+(rb*d5*ssb)) on rising clk} o6 = {((o5*!ssb)+(rb*d6*ssb)) on rising clk} o7 = {((o6*!ssb)+(rb*d7*ssb)) on rising clk} o8 = {((o7*!ssb)+(rb*d8*ssb)) on rising clk} so = {((o7*!ssb)+(rb*d8*ssb)) on rising clk}
// 
// 
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ1 <= 1'b0 ;
// end
// else
// begin
// IQ1 <= ssb ? d1 : si ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ2 <= 1'b0 ;
// end
// else
// begin
// IQ2 <= ssb ? d2 : IQ1 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ3 <= 1'b0 ;
// end
// else
// begin
// IQ3 <= ssb ? d3 : IQ2 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ4 <= 1'b0 ;
// end
// else
// begin
// IQ4 <= ssb ? d4 : IQ3 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ5 <= 1'b0 ;
// end
// else
// begin
// IQ5 <= ssb ? d5 : IQ4 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ6 <= 1'b0 ;
// end
// else
// begin
// IQ6 <= ssb ? d6 : IQ5 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ7 <= 1'b0 ;
// end
// else
// begin
// IQ7 <= ssb ? d7 : IQ6 ;
// end
// end
// always @ (posedge clk or negedge rb)
// begin
// if (!rb)
// begin
// IQ8 <= 1'b0 ;
// end
// else
// begin
// IQ8 <= ssb ? d8 : IQ7 ;
// end
// end
// 
// assign `fqz803ac_delay o1 =  IQ1;
// assign `fqz803ac_delay o2 =  IQ2;
// assign `fqz803ac_delay o3 =  IQ3;
// assign `fqz803ac_delay o4 =  IQ4;
// assign `fqz803ac_delay o5 =  IQ5;
// assign `fqz803ac_delay o6 =  IQ6;
// assign `fqz803ac_delay o7 =  IQ7;
// assign `fqz803ac_delay o8 =  IQ8;
// assign `fqz803ac_delay so =  o8;
// 

   input clk, d1, d2, d3, d4, d5, d6, d7, d8, rb, si, ssb;
   output o1, o2, o3, o4, o5, o6, o7, o8, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire so_random_init;
      wire o1_random_init;
      wire o2_random_init;
      wire o3_random_init;
      wire o4_random_init;
      wire o5_random_init;
      wire o6_random_init;
      wire o7_random_init;
      wire o8_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(so_random_init or o1_random_init or o2_random_init or o3_random_init or o4_random_init or o5_random_init or o6_random_init or o7_random_init or o8_random_init)
         if((so_random_init !== 1'bx) && (o1_random_init !== 1'bx) && (o2_random_init !== 1'bx) && (o3_random_init !== 1'bx) && (o4_random_init !== 1'bx) && (o5_random_init !== 1'bx) && (o6_random_init !== 1'bx) && (o7_random_init !== 1'bx) && (o8_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
         assign o1 = ((random_init_ctrl_gls === 1'b1) && (o1_random_init === 1'bx)) ? init_val : o1_random_init;
         assign o2 = ((random_init_ctrl_gls === 1'b1) && (o2_random_init === 1'bx)) ? init_val : o2_random_init;
         assign o3 = ((random_init_ctrl_gls === 1'b1) && (o3_random_init === 1'bx)) ? init_val : o3_random_init;
         assign o4 = ((random_init_ctrl_gls === 1'b1) && (o4_random_init === 1'bx)) ? init_val : o4_random_init;
         assign o5 = ((random_init_ctrl_gls === 1'b1) && (o5_random_init === 1'bx)) ? init_val : o5_random_init;
         assign o6 = ((random_init_ctrl_gls === 1'b1) && (o6_random_init === 1'bx)) ? init_val : o6_random_init;
         assign o7 = ((random_init_ctrl_gls === 1'b1) && (o7_random_init === 1'bx)) ? init_val : o7_random_init;
         assign o8 = ((random_init_ctrl_gls === 1'b1) && (o8_random_init === 1'bx)) ? init_val : o8_random_init;
      `else
         assign so = so_random_init;
         assign o1 = o1_random_init;
         assign o2 = o2_random_init;
         assign o3 = o3_random_init;
         assign o4 = o4_random_init;
         assign o5 = o5_random_init;
         assign o6 = o6_random_init;
         assign o7 = o7_random_init;
         assign o8 = o8_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0),.vcc(vcc),.vssx(vssx));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06x5_behav_inst(.clk(clk),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.d8(d8),.o1(o1_tmp),.o2(o2_tmp),.o3(o3_tmp),.o4(o4_tmp),.o5(o5_tmp),.o6(o6_tmp),.o7(o7_tmp),.o8(o8_tmp),.notifier0(1'b0),.notifier1(1'b0),.notifier2(1'b0),.notifier3(1'b0),.notifier4(1'b0),.notifier5(1'b0),.notifier6(1'b0),.notifier7(1'b0));
      assign `fqz803ac_delay so_random_init = so_tmp ;
      assign `fqz803ac_delay o1_random_init = o1_tmp ;
      assign `fqz803ac_delay o2_random_init = o2_tmp ;
      assign `fqz803ac_delay o3_random_init = o3_tmp ;
      assign `fqz803ac_delay o4_random_init = o4_tmp ;
      assign `fqz803ac_delay o5_random_init = o5_tmp ;
      assign `fqz803ac_delay o6_random_init = o6_tmp ;
      assign `fqz803ac_delay o7_random_init = o7_tmp ;
      assign `fqz803ac_delay o8_random_init = o8_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   wire d1_delay ;
   wire d2_delay ;
   wire d3_delay ;
   wire d4_delay ;
   wire d5_delay ;
   wire d6_delay ;
   wire d7_delay ;
   wire d8_delay ;
   reg notifier;
   reg notifier0;
   reg notifier1;
   reg notifier2;
   reg notifier3;
   reg notifier4;
   reg notifier5;
   reg notifier6;
   reg notifier7;
   
   always@(notifier) begin
     notifier0 = (notifier0 !== notifier) ? notifier : ~notifier0;
     notifier1 = (notifier1 !== notifier) ? notifier : ~notifier1;
     notifier2 = (notifier2 !== notifier) ? notifier : ~notifier2;
     notifier3 = (notifier3 !== notifier) ? notifier : ~notifier3;
     notifier4 = (notifier4 !== notifier) ? notifier : ~notifier4;
     notifier5 = (notifier5 !== notifier) ? notifier : ~notifier5;
     notifier6 = (notifier6 !== notifier) ? notifier : ~notifier6;
     notifier7 = (notifier7 !== notifier) ? notifier : ~notifier7;
   end
   
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_fqz803ac_func i0sfqz803ac1q06x5_inst(.clk(clk_delay),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.d1(d1_delay),.d2(d2_delay),.d3(d3_delay),.d4(d4_delay),.d5(d5_delay),.d6(d6_delay),.d7(d7_delay),.d8(d8_delay),.o1(o1_random_init),.o2(o2_random_init),.o3(o3_random_init),.o4(o4_random_init),.o5(o5_random_init),.o6(o6_random_init),.o7(o7_random_init),.o8(o8_random_init),.notifier0(notifier0),.notifier1(notifier1),.notifier2(notifier2),.notifier3(notifier3),.notifier4(notifier4),.notifier5(notifier5),.notifier6(notifier6),.notifier7(notifier7));
   `endif
   
   // spec_gates_begin
   buf MGM_G38(ENABLE_rb,rb_delay);
   and MGM_G39(MGM_W32,d2_delay,d1_delay);
   and MGM_G40(MGM_W33,d3_delay,MGM_W32);
   and MGM_G41(MGM_W34,d4_delay,MGM_W33);
   and MGM_G42(MGM_W35,d5_delay,MGM_W34);
   and MGM_G43(MGM_W36,d6_delay,MGM_W35);
   and MGM_G44(MGM_W37,d7_delay,MGM_W36);
   and MGM_G45(MGM_W38,d8_delay,MGM_W37);
   and MGM_G46(MGM_W39,si_delay,MGM_W38);
   and MGM_G47(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb,ssb_delay,MGM_W39);
   not MGM_G48(MGM_W40,ssb_delay);
   and MGM_G49(ENABLE_NOT_ssb_AND_rb,rb_delay,MGM_W40);
   not MGM_G50(MGM_W41,d1_delay);
   not MGM_G51(MGM_W42,d2_delay);
   and MGM_G52(MGM_W43,MGM_W42,MGM_W41);
   not MGM_G53(MGM_W44,d3_delay);
   and MGM_G54(MGM_W45,MGM_W44,MGM_W43);
   not MGM_G55(MGM_W46,d4_delay);
   and MGM_G56(MGM_W47,MGM_W46,MGM_W45);
   not MGM_G57(MGM_W48,d5_delay);
   and MGM_G58(MGM_W49,MGM_W48,MGM_W47);
   not MGM_G59(MGM_W50,d6_delay);
   and MGM_G60(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G61(MGM_W52,d7_delay);
   and MGM_G62(MGM_W53,MGM_W52,MGM_W51);
   not MGM_G63(MGM_W54,d8_delay);
   and MGM_G64(MGM_W55,MGM_W54,MGM_W53);
   and MGM_G65(ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si,si_delay,MGM_W55);
   and MGM_G66(MGM_W56,d2_delay,d1_delay);
   and MGM_G67(MGM_W57,d3_delay,MGM_W56);
   and MGM_G68(MGM_W58,d4_delay,MGM_W57);
   and MGM_G69(MGM_W59,d5_delay,MGM_W58);
   and MGM_G70(MGM_W60,d6_delay,MGM_W59);
   and MGM_G71(MGM_W61,d7_delay,MGM_W60);
   and MGM_G72(MGM_W62,d8_delay,MGM_W61);
   not MGM_G73(MGM_W63,si_delay);
   and MGM_G74(ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si,MGM_W63,MGM_W62);
   and MGM_G75(ENABLE_ssb_AND_rb,rb_delay,ssb_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(o7==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d1))  = (0.0,0.0);
      
      if(o7==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so +: 1'b1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(d1==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o1
      (posedge clk => (o1 : d1))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d1==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o1
      (negedge rb => (o1 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b0 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(d2==1'b1 && o1==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o2
      (posedge clk => (o2 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b0 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b0)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d2==1'b1 && ssb==1'b1)
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o2
      (negedge rb => (o2 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b0 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(d3==1'b1 && o2==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o3
      (posedge clk => (o3 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b0 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b0)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d3==1'b1 && ssb==1'b1)
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o3
      (negedge rb => (o3 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b0 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(d4==1'b1 && o3==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o4
      (posedge clk => (o4 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b0 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b0)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d4==1'b1 && ssb==1'b1)
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o4
      (negedge rb => (o4 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b0 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(d5==1'b1 && o4==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o5
      (posedge clk => (o5 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b0 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b0)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d5==1'b1 && ssb==1'b1)
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o5
      (negedge rb => (o5 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b0 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(d6==1'b1 && o5==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o6
      (posedge clk => (o6 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b0 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b0)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d6==1'b1 && ssb==1'b1)
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o6
      (negedge rb => (o6 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b0 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(d7==1'b1 && o6==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o7
      (posedge clk => (o7 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b0 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b0)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d7==1'b1 && ssb==1'b1)
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o7
      (negedge rb => (o7 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b0 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b0 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b0)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(d8==1'b1 && o7==1'b1 && rb==1'b1 && ssb==1'b1)
      // seq arc clk --> o8
      (posedge clk => (o8 +: 1'b1))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b0 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b0 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b0)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      if(clk==1'b1 && d8==1'b1 && ssb==1'b1)
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      ifnone
      // seq arc rb --> o8
      (negedge rb => (o8 +: 1'b0))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_rb == 1'b1)
      ,0.0,0,notifier);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      // recrem rb-clk-posedge
      $recrem(posedge rb,posedge clk,0.0,0.0,notifier,,,rb_delay,clk_delay);
      
      $width(negedge rb,0.0,0,notifier);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      negedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      posedge si &&& (ENABLE_NOT_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,si_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d1_AND_NOT_d2_AND_NOT_d3_AND_NOT_d4_AND_NOT_d5_AND_NOT_d6_AND_NOT_d7_AND_NOT_d8_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d1_AND_d2_AND_d3_AND_d4_AND_d5_AND_d6_AND_d7_AND_d8_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d1- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d1 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier0,,,clk_delay,d1_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d2- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d2 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier1,,,clk_delay,d2_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d3- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d3 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier2,,,clk_delay,d3_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d4- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d4 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier3,,,clk_delay,d4_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d5- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d5 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier4,,,clk_delay,d5_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d6- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d6 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier5,,,clk_delay,d6_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d7- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d7 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier6,,,clk_delay,d7_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      negedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      // setuphold d8- clk-LH
      $setuphold(posedge clk &&& (ENABLE_ssb_AND_rb == 1'b1),
      posedge d8 &&& (ENABLE_ssb_AND_rb == 1'b1),
      0.0,0.0,notifier7,,,clk_delay,d8_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d02f5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d02x5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d03f5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d03x5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d06f5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d06x5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d12f5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftn000ac1d12x5( clk, d, o `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// +edge FF unbuffered input
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d ;
// end
// 
// assign `ftn000ac_delay o =  IQ;
// 

   input clk, d;
   output o;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init)
         if((o_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
      `else
         assign o = o_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftn000ac_delay o_random_init = o_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.notifier(1'b0));
      assign `ftn000ac_delay o_random_init = o_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftn000ac_func i0sftn000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G2(ENABLE_NOT_d,d_delay);
   buf MGM_G3(ENABLE_d,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,negedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk,posedge d,0.0,0.0,notifier,,,clk_delay,d_delay);
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d02f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d02x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d03f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d03x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d06f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d06x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d12f5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12f5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz000ac1d12x5( clk, d, o, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// RedCap scan DFF with scanout o = {(si*!ssb+d*ssb) on rising clk} so = {(si*!ssb+d*ssb) on rising clk}
// 
// 
// always @ (posedge clk)
// begin
// IQ <= ssb ? d : si ;
// end
// 
// assign `ftz000ac_delay o =  IQ;
// assign `ftz000ac_delay so =  IQ;
// 

   input clk, d, si, ssb;
   output o, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire o_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(o_random_init or so_random_init)
         if((o_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign o = ((random_init_ctrl_gls === 1'b1) && (o_random_init === 1'bx)) ? init_val : o_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign o = o_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12x5_behav_inst(.clk(clk),.d(d),.o(o_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz000ac_delay o_random_init = o_tmp ;
      assign `ftz000ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz000ac_func i0sftz000ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.o(o_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G40(MGM_W26,d_delay);
   not MGM_G41(MGM_W27,si_delay);
   and MGM_G42(MGM_W28,MGM_W27,MGM_W26);
   not MGM_G43(MGM_W29,ssb_delay);
   and MGM_G44(ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb,MGM_W29,MGM_W28);
   not MGM_G45(MGM_W30,d_delay);
   not MGM_G46(MGM_W31,si_delay);
   and MGM_G47(MGM_W32,MGM_W31,MGM_W30);
   and MGM_G48(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W32);
   not MGM_G49(MGM_W33,d_delay);
   and MGM_G50(MGM_W34,si_delay,MGM_W33);
   not MGM_G51(MGM_W35,ssb_delay);
   and MGM_G52(ENABLE_NOT_d_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   not MGM_G53(MGM_W36,d_delay);
   and MGM_G54(MGM_W37,si_delay,MGM_W36);
   and MGM_G55(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W37);
   not MGM_G56(MGM_W38,si_delay);
   and MGM_G57(MGM_W39,MGM_W38,d_delay);
   not MGM_G58(MGM_W40,ssb_delay);
   and MGM_G59(ENABLE_d_AND_NOT_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G60(MGM_W41,si_delay);
   and MGM_G61(MGM_W42,MGM_W41,d_delay);
   and MGM_G62(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G63(MGM_W43,si_delay,d_delay);
   not MGM_G64(MGM_W44,ssb_delay);
   and MGM_G65(ENABLE_d_AND_si_AND_NOT_ssb,MGM_W44,MGM_W43);
   and MGM_G66(MGM_W45,si_delay,d_delay);
   and MGM_G67(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W45);
   not MGM_G68(MGM_W46,si_delay);
   and MGM_G69(ENABLE_NOT_si_AND_ssb,ssb_delay,MGM_W46);
   and MGM_G70(ENABLE_si_AND_ssb,ssb_delay,si_delay);
   not MGM_G71(MGM_W47,d_delay);
   not MGM_G72(MGM_W48,ssb_delay);
   and MGM_G73(ENABLE_NOT_d_AND_NOT_ssb,MGM_W48,MGM_W47);
   not MGM_G74(MGM_W49,ssb_delay);
   and MGM_G75(ENABLE_d_AND_NOT_ssb,MGM_W49,d_delay);
   not MGM_G76(MGM_W50,d_delay);
   and MGM_G77(ENABLE_NOT_d_AND_si,si_delay,MGM_W50);
   not MGM_G78(MGM_W51,si_delay);
   and MGM_G79(ENABLE_d_AND_NOT_si,MGM_W51,d_delay);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> o
      (posedge clk => (o : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d02f5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d02x5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d03f5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d03x5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d06f5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d06x5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d12f5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12f5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz012ac1d12x5( clk, d, ob, r, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan flip flop with synchronous reset
// 
// 
// always @ (posedge clk)
// begin
// IQ <= d&si | d&ssb | r&si | r&ssb | si&~ssb ;
// end
// 
// assign `ftz012ac_delay ob =  ~IQ;
// assign `ftz012ac_delay so =  ~IQ;
// 

   input clk, d, r, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif
      wire ob_random_init;
      wire so_random_init;
      `ifdef random_init_enable
         reg random_init_ctrl_gls;
         reg init_val;
         initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
         always @(ob_random_init or so_random_init)
         if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
         assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
         assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
      `else
         assign ob = ob_random_init;
         assign so = so_random_init;
      `endif


`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12x5_behav_inst(.clk(clk),.d(d),.ob(ob_tmp),.r(r),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz012ac_delay ob_random_init = ob_tmp ;
      assign `ftz012ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else
   wire clk_delay ;
   wire d_delay ;
   wire r_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz012ac_func i0sftz012ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.ob(ob_random_init),.r(r_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
   // spec_gates_begin
   not MGM_G125(MGM_W97,d_delay);
   not MGM_G126(MGM_W98,r_delay);
   and MGM_G127(MGM_W99,MGM_W98,MGM_W97);
   not MGM_G128(MGM_W100,si_delay);
   and MGM_G129(MGM_W101,MGM_W100,MGM_W99);
   not MGM_G130(MGM_W102,ssb_delay);
   and MGM_G131(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W102,MGM_W101);
   not MGM_G132(MGM_W103,d_delay);
   not MGM_G133(MGM_W104,r_delay);
   and MGM_G134(MGM_W105,MGM_W104,MGM_W103);
   not MGM_G135(MGM_W106,si_delay);
   and MGM_G136(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G137(ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W107);
   not MGM_G138(MGM_W108,d_delay);
   not MGM_G139(MGM_W109,r_delay);
   and MGM_G140(MGM_W110,MGM_W109,MGM_W108);
   and MGM_G141(MGM_W111,si_delay,MGM_W110);
   not MGM_G142(MGM_W112,ssb_delay);
   and MGM_G143(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W112,MGM_W111);
   not MGM_G144(MGM_W113,d_delay);
   not MGM_G145(MGM_W114,r_delay);
   and MGM_G146(MGM_W115,MGM_W114,MGM_W113);
   and MGM_G147(MGM_W116,si_delay,MGM_W115);
   and MGM_G148(ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W116);
   not MGM_G149(MGM_W117,d_delay);
   and MGM_G150(MGM_W118,r_delay,MGM_W117);
   not MGM_G151(MGM_W119,si_delay);
   and MGM_G152(MGM_W120,MGM_W119,MGM_W118);
   not MGM_G153(MGM_W121,ssb_delay);
   and MGM_G154(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W121,MGM_W120);
   not MGM_G155(MGM_W122,d_delay);
   and MGM_G156(MGM_W123,r_delay,MGM_W122);
   not MGM_G157(MGM_W124,si_delay);
   and MGM_G158(MGM_W125,MGM_W124,MGM_W123);
   and MGM_G159(ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W125);
   not MGM_G160(MGM_W126,d_delay);
   and MGM_G161(MGM_W127,r_delay,MGM_W126);
   and MGM_G162(MGM_W128,si_delay,MGM_W127);
   not MGM_G163(MGM_W129,ssb_delay);
   and MGM_G164(ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb,MGM_W129,MGM_W128);
   not MGM_G165(MGM_W130,d_delay);
   and MGM_G166(MGM_W131,r_delay,MGM_W130);
   and MGM_G167(MGM_W132,si_delay,MGM_W131);
   and MGM_G168(ENABLE_NOT_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W132);
   not MGM_G169(MGM_W133,r_delay);
   and MGM_G170(MGM_W134,MGM_W133,d_delay);
   not MGM_G171(MGM_W135,si_delay);
   and MGM_G172(MGM_W136,MGM_W135,MGM_W134);
   not MGM_G173(MGM_W137,ssb_delay);
   and MGM_G174(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb,MGM_W137,MGM_W136);
   not MGM_G175(MGM_W138,r_delay);
   and MGM_G176(MGM_W139,MGM_W138,d_delay);
   not MGM_G177(MGM_W140,si_delay);
   and MGM_G178(MGM_W141,MGM_W140,MGM_W139);
   and MGM_G179(ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W141);
   not MGM_G180(MGM_W142,r_delay);
   and MGM_G181(MGM_W143,MGM_W142,d_delay);
   and MGM_G182(MGM_W144,si_delay,MGM_W143);
   not MGM_G183(MGM_W145,ssb_delay);
   and MGM_G184(ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb,MGM_W145,MGM_W144);
   not MGM_G185(MGM_W146,r_delay);
   and MGM_G186(MGM_W147,MGM_W146,d_delay);
   and MGM_G187(MGM_W148,si_delay,MGM_W147);
   and MGM_G188(ENABLE_d_AND_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G189(MGM_W149,r_delay,d_delay);
   not MGM_G190(MGM_W150,si_delay);
   and MGM_G191(MGM_W151,MGM_W150,MGM_W149);
   not MGM_G192(MGM_W152,ssb_delay);
   and MGM_G193(ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G194(MGM_W153,r_delay,d_delay);
   not MGM_G195(MGM_W154,si_delay);
   and MGM_G196(MGM_W155,MGM_W154,MGM_W153);
   and MGM_G197(ENABLE_d_AND_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G198(MGM_W156,r_delay,d_delay);
   and MGM_G199(MGM_W157,si_delay,MGM_W156);
   not MGM_G200(MGM_W158,ssb_delay);
   and MGM_G201(ENABLE_d_AND_r_AND_si_AND_NOT_ssb,MGM_W158,MGM_W157);
   and MGM_G202(MGM_W159,r_delay,d_delay);
   and MGM_G203(MGM_W160,si_delay,MGM_W159);
   and MGM_G204(ENABLE_d_AND_r_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G205(MGM_W161,r_delay);
   not MGM_G206(MGM_W162,si_delay);
   and MGM_G207(MGM_W163,MGM_W162,MGM_W161);
   and MGM_G208(ENABLE_NOT_r_AND_NOT_si_AND_ssb,ssb_delay,MGM_W163);
   not MGM_G209(MGM_W164,r_delay);
   and MGM_G210(MGM_W165,si_delay,MGM_W164);
   and MGM_G211(ENABLE_NOT_r_AND_si_AND_ssb,ssb_delay,MGM_W165);
   not MGM_G212(MGM_W166,d_delay);
   not MGM_G213(MGM_W167,si_delay);
   and MGM_G214(MGM_W168,MGM_W167,MGM_W166);
   and MGM_G215(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W168);
   not MGM_G216(MGM_W169,d_delay);
   and MGM_G217(MGM_W170,si_delay,MGM_W169);
   and MGM_G218(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W170);
   not MGM_G219(MGM_W171,d_delay);
   not MGM_G220(MGM_W172,r_delay);
   and MGM_G221(MGM_W173,MGM_W172,MGM_W171);
   not MGM_G222(MGM_W174,ssb_delay);
   and MGM_G223(ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb,MGM_W174,MGM_W173);
   not MGM_G224(MGM_W175,d_delay);
   and MGM_G225(MGM_W176,r_delay,MGM_W175);
   not MGM_G226(MGM_W177,ssb_delay);
   and MGM_G227(ENABLE_NOT_d_AND_r_AND_NOT_ssb,MGM_W177,MGM_W176);
   not MGM_G228(MGM_W178,r_delay);
   and MGM_G229(MGM_W179,MGM_W178,d_delay);
   not MGM_G230(MGM_W180,ssb_delay);
   and MGM_G231(ENABLE_d_AND_NOT_r_AND_NOT_ssb,MGM_W180,MGM_W179);
   and MGM_G232(MGM_W181,r_delay,d_delay);
   not MGM_G233(MGM_W182,ssb_delay);
   and MGM_G234(ENABLE_d_AND_r_AND_NOT_ssb,MGM_W182,MGM_W181);
   not MGM_G235(MGM_W183,d_delay);
   not MGM_G236(MGM_W184,r_delay);
   and MGM_G237(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G238(ENABLE_NOT_d_AND_NOT_r_AND_si,si_delay,MGM_W185);
   not MGM_G239(MGM_W186,d_delay);
   and MGM_G240(MGM_W187,r_delay,MGM_W186);
   not MGM_G241(MGM_W188,si_delay);
   and MGM_G242(ENABLE_NOT_d_AND_r_AND_NOT_si,MGM_W188,MGM_W187);
   not MGM_G243(MGM_W189,r_delay);
   and MGM_G244(MGM_W190,MGM_W189,d_delay);
   not MGM_G245(MGM_W191,si_delay);
   and MGM_G246(ENABLE_d_AND_NOT_r_AND_NOT_si,MGM_W191,MGM_W190);
   and MGM_G247(MGM_W192,r_delay,d_delay);
   not MGM_G248(MGM_W193,si_delay);
   and MGM_G249(ENABLE_d_AND_r_AND_NOT_si,MGM_W193,MGM_W192);
   // spec_gates_end
   specify


   // specify_block_begin
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> ob
      (posedge clk => (ob : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      ifnone
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b0 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b0 && si==1'b1 && ssb==1'b1)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b0 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b0 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      if(d==1'b1 && r==1'b1 && si==1'b0 && ssb==1'b0)
      // seq arc clk --> so
      (posedge clk => (so : d))  = (0.0,0.0);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_NOT_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(posedge clk &&& (ENABLE_d_AND_r_AND_si_AND_ssb == 1'b1)
      ,0.0,0,notifier);
      
      $width(negedge clk,0.0,0,notifier);
      
      $width(posedge clk,0.0,0,notifier);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      negedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      posedge d &&& (ENABLE_NOT_r_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,d_delay);
      
      // setuphold d- clk-LH
      
      // setuphold d- clk-LH
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      negedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      posedge r &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,r_delay);
      
      // setuphold r- clk-LH
      
      // setuphold r- clk-LH
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_NOT_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_NOT_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      negedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      posedge si &&& (ENABLE_d_AND_r_AND_NOT_ssb == 1'b1),
      0.0,0.0,notifier,,,clk_delay,si_delay);
      
      // setuphold si- clk-LH
      
      // setuphold si- clk-LH
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_NOT_r_AND_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_NOT_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_NOT_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      negedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      $setuphold(posedge clk &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      posedge ssb &&& (ENABLE_d_AND_r_AND_NOT_si == 1'b1),
      0.0,0.0,notifier,,,clk_delay,ssb_delay);
      
      // setuphold ssb- clk-LH
      
      // setuphold ssb- clk-LH
      
      
   // specify_block_end 
   endspecify

`endif 


endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d02f5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d02x5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d03f5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d03x5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d06f5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d06x5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d12f5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz050ac1d12x5( clk, d, en, ob, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable ob {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk} so {((!ssb*!si)+(ssb*en*!d)+(ssb*!en*ob)) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  IQ;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  ssb ? int3 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int5 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz050ac_delay ob_random_init = ob_tmp ;
      assign `ftz050ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz050ac_func i0sftz050ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,si_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,ssb_delay);
   and MGM_G6(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W6,d_delay);
   not MGM_G8(MGM_W7,en_delay);
   and MGM_G9(MGM_W8,MGM_W7,MGM_W6);
   and MGM_G10(MGM_W9,si_delay,MGM_W8);
   not MGM_G11(MGM_W10,ssb_delay);
   and MGM_G12(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W10,MGM_W9);
   not MGM_G13(MGM_W11,d_delay);
   and MGM_G14(MGM_W12,en_delay,MGM_W11);
   not MGM_G15(MGM_W13,si_delay);
   and MGM_G16(MGM_W14,MGM_W13,MGM_W12);
   not MGM_G17(MGM_W15,ssb_delay);
   and MGM_G18(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W15,MGM_W14);
   not MGM_G19(MGM_W16,d_delay);
   and MGM_G20(MGM_W17,en_delay,MGM_W16);
   not MGM_G21(MGM_W18,si_delay);
   and MGM_G22(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G23(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W19);
   not MGM_G24(MGM_W20,d_delay);
   and MGM_G25(MGM_W21,en_delay,MGM_W20);
   and MGM_G26(MGM_W22,si_delay,MGM_W21);
   not MGM_G27(MGM_W23,ssb_delay);
   and MGM_G28(ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb,MGM_W23,MGM_W22);
   not MGM_G29(MGM_W24,d_delay);
   and MGM_G30(MGM_W25,en_delay,MGM_W24);
   and MGM_G31(MGM_W26,si_delay,MGM_W25);
   and MGM_G32(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W26);
   not MGM_G33(MGM_W27,en_delay);
   and MGM_G34(MGM_W28,MGM_W27,d_delay);
   not MGM_G35(MGM_W29,si_delay);
   and MGM_G36(MGM_W30,MGM_W29,MGM_W28);
   not MGM_G37(MGM_W31,ssb_delay);
   and MGM_G38(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb,MGM_W31,MGM_W30);
   not MGM_G39(MGM_W32,en_delay);
   and MGM_G40(MGM_W33,MGM_W32,d_delay);
   and MGM_G41(MGM_W34,si_delay,MGM_W33);
   not MGM_G42(MGM_W35,ssb_delay);
   and MGM_G43(ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb,MGM_W35,MGM_W34);
   and MGM_G44(MGM_W36,en_delay,d_delay);
   not MGM_G45(MGM_W37,si_delay);
   and MGM_G46(MGM_W38,MGM_W37,MGM_W36);
   not MGM_G47(MGM_W39,ssb_delay);
   and MGM_G48(ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb,MGM_W39,MGM_W38);
   and MGM_G49(MGM_W40,en_delay,d_delay);
   not MGM_G50(MGM_W41,si_delay);
   and MGM_G51(MGM_W42,MGM_W41,MGM_W40);
   and MGM_G52(ENABLE_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W42);
   and MGM_G53(MGM_W43,en_delay,d_delay);
   and MGM_G54(MGM_W44,si_delay,MGM_W43);
   not MGM_G55(MGM_W45,ssb_delay);
   and MGM_G56(ENABLE_d_AND_en_AND_si_AND_NOT_ssb,MGM_W45,MGM_W44);
   and MGM_G57(MGM_W46,en_delay,d_delay);
   and MGM_G58(MGM_W47,si_delay,MGM_W46);
   and MGM_G59(ENABLE_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W47);
   not MGM_G60(MGM_W48,si_delay);
   and MGM_G61(MGM_W49,MGM_W48,en_delay);
   and MGM_G62(ENABLE_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W49);
   and MGM_G63(MGM_W50,si_delay,en_delay);
   and MGM_G64(ENABLE_en_AND_si_AND_ssb,ssb_delay,MGM_W50);
   not MGM_G65(MGM_W51,d_delay);
   not MGM_G66(MGM_W52,si_delay);
   and MGM_G67(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G68(ENABLE_NOT_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G69(MGM_W54,d_delay);
   and MGM_G70(MGM_W55,si_delay,MGM_W54);
   and MGM_G71(ENABLE_NOT_d_AND_si_AND_ssb,ssb_delay,MGM_W55);
   not MGM_G72(MGM_W56,si_delay);
   and MGM_G73(MGM_W57,MGM_W56,d_delay);
   and MGM_G74(ENABLE_d_AND_NOT_si_AND_ssb,ssb_delay,MGM_W57);
   and MGM_G75(MGM_W58,si_delay,d_delay);
   and MGM_G76(ENABLE_d_AND_si_AND_ssb,ssb_delay,MGM_W58);
   not MGM_G77(MGM_W59,d_delay);
   not MGM_G78(MGM_W60,en_delay);
   and MGM_G79(MGM_W61,MGM_W60,MGM_W59);
   not MGM_G80(MGM_W62,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb,MGM_W62,MGM_W61);
   not MGM_G82(MGM_W63,d_delay);
   and MGM_G83(MGM_W64,en_delay,MGM_W63);
   not MGM_G84(MGM_W65,ssb_delay);
   and MGM_G85(ENABLE_NOT_d_AND_en_AND_NOT_ssb,MGM_W65,MGM_W64);
   not MGM_G86(MGM_W66,en_delay);
   and MGM_G87(MGM_W67,MGM_W66,d_delay);
   not MGM_G88(MGM_W68,ssb_delay);
   and MGM_G89(ENABLE_d_AND_NOT_en_AND_NOT_ssb,MGM_W68,MGM_W67);
   and MGM_G90(MGM_W69,en_delay,d_delay);
   not MGM_G91(MGM_W70,ssb_delay);
   and MGM_G92(ENABLE_d_AND_en_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G93(MGM_W71,d_delay);
   not MGM_G94(MGM_W72,en_delay);
   and MGM_G95(MGM_W73,MGM_W72,MGM_W71);
   not MGM_G96(MGM_W74,si_delay);
   and MGM_G97(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si,MGM_W74,MGM_W73);
   not MGM_G98(MGM_W75,d_delay);
   not MGM_G99(MGM_W76,en_delay);
   and MGM_G100(MGM_W77,MGM_W76,MGM_W75);
   and MGM_G101(ENABLE_NOT_d_AND_NOT_en_AND_si,si_delay,MGM_W77);
   not MGM_G102(MGM_W78,d_delay);
   and MGM_G103(MGM_W79,en_delay,MGM_W78);
   and MGM_G104(ENABLE_NOT_d_AND_en_AND_si,si_delay,MGM_W79);
   not MGM_G105(MGM_W80,en_delay);
   and MGM_G106(MGM_W81,MGM_W80,d_delay);
   not MGM_G107(MGM_W82,si_delay);
   and MGM_G108(ENABLE_d_AND_NOT_en_AND_NOT_si,MGM_W82,MGM_W81);
   not MGM_G109(MGM_W83,en_delay);
   and MGM_G110(MGM_W84,MGM_W83,d_delay);
   and MGM_G111(ENABLE_d_AND_NOT_en_AND_si,si_delay,MGM_W84);
   and MGM_G112(MGM_W85,en_delay,d_delay);
   not MGM_G113(MGM_W86,si_delay);
   and MGM_G114(ENABLE_d_AND_en_AND_NOT_si,MGM_W86,MGM_W85);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d02f5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d02x5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d02x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d03f5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d03x5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d03x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d06f5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d06x5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d06x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d12f5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12f5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12f5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




`celldefine 


module i0sftz053ac1d12x5( clk, d, en, ob, rb, si, so, ssb `ifdef POWER_AWARE_MODE , vcc, vssx `endif );

// 
// Scan DFF with scanout and Re-circulating data-enable and synch reset ob = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk} so = {((!si*!ssb)+(ssb*(rb*((en*!d)+(!en*ob))))) on rising clk}
// 
// 
// 
// assign  int1 =  ~d;
// assign  int2 =  ob;
// assign  int3 =  en ? int1 : int2;
// assign  int4 =  ~si;
// assign  int5 =  int3&rb;
// assign  int6 =  ssb ? int5 : int4;
// 
// always @ (posedge clk)
// begin
// IQ <= int6 ;
// end
// 
// assign  ob =  IQ;
// assign  so =  ob;
// 

   input clk, d, en, rb, si, ssb;
   output ob, so;
`ifdef POWER_AWARE_MODE
   (* pg_type = "primary_power" *) inout vcc;
   (* pg_type = "primary_ground" *) inout vssx;
`endif


wire ob_random_init;
wire so_random_init;
`ifdef random_init_enable
   reg random_init_ctrl_gls;
   reg init_val;
   initial #1 init_val = $dist_uniform(`RINIT_GLS_SEED_PATH.rinit_gls_seed,0,1);
   always @(ob_random_init or so_random_init)
   if((ob_random_init !== 1'bx) && (so_random_init !== 1'bx)) random_init_ctrl_gls = 1'b0;
   assign ob = ((random_init_ctrl_gls === 1'b1) && (ob_random_init === 1'bx)) ? init_val : ob_random_init;
   assign so = ((random_init_ctrl_gls === 1'b1) && (so_random_init === 1'bx)) ? init_val : so_random_init;
`else
   assign ob = ob_random_init;
   assign so = so_random_init;
`endif

`ifdef FUNCTIONAL  //  functional //
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0),.vcc(vcc),.vssx(vssx));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12x5_behav_inst(.clk(clk),.d(d),.en(en),.ob(ob_tmp),.rb(rb),.si(si),.so(so_tmp),.ssb(ssb),.notifier(1'b0));
      assign `ftz053ac_delay ob_random_init = ob_tmp ;
      assign `ftz053ac_delay so_random_init = so_tmp ;
      
   `endif
   
`else

   wire clk_delay ;
   wire d_delay ;
   wire en_delay ;
   wire rb_delay ;
   wire si_delay ;
   wire ssb_delay ;
   reg notifier;
   
   `ifdef POWER_AWARE_MODE
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier),.vcc(vcc),.vssx(vssx));
   `else
      INTC_lib783_i0s_160h_50pp_dsihs_ftz053ac_func i0sftz053ac1d12x5_inst(.clk(clk_delay),.d(d_delay),.en(en_delay),.ob(ob_random_init),.rb(rb_delay),.si(si_delay),.so(so_random_init),.ssb(ssb_delay),.notifier(notifier));
   `endif
   
  //this is needed for SiS to generate arcs

   // spec_gates_begin
   not MGM_G0(MGM_W0,d_delay);
   not MGM_G1(MGM_W1,en_delay);
   and MGM_G2(MGM_W2,MGM_W1,MGM_W0);
   not MGM_G3(MGM_W3,rb_delay);
   and MGM_G4(MGM_W4,MGM_W3,MGM_W2);
   not MGM_G5(MGM_W5,si_delay);
   and MGM_G6(MGM_W6,MGM_W5,MGM_W4);
   not MGM_G7(MGM_W7,ssb_delay);
   and MGM_G8(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W7,MGM_W6);
   not MGM_G9(MGM_W8,d_delay);
   not MGM_G10(MGM_W9,en_delay);
   and MGM_G11(MGM_W10,MGM_W9,MGM_W8);
   not MGM_G12(MGM_W11,rb_delay);
   and MGM_G13(MGM_W12,MGM_W11,MGM_W10);
   not MGM_G14(MGM_W13,si_delay);
   and MGM_G15(MGM_W14,MGM_W13,MGM_W12);
   and MGM_G16(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W14);
   not MGM_G17(MGM_W15,d_delay);
   not MGM_G18(MGM_W16,en_delay);
   and MGM_G19(MGM_W17,MGM_W16,MGM_W15);
   not MGM_G20(MGM_W18,rb_delay);
   and MGM_G21(MGM_W19,MGM_W18,MGM_W17);
   and MGM_G22(MGM_W20,si_delay,MGM_W19);
   not MGM_G23(MGM_W21,ssb_delay);
   and MGM_G24(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W21,MGM_W20);
   not MGM_G25(MGM_W22,d_delay);
   not MGM_G26(MGM_W23,en_delay);
   and MGM_G27(MGM_W24,MGM_W23,MGM_W22);
   not MGM_G28(MGM_W25,rb_delay);
   and MGM_G29(MGM_W26,MGM_W25,MGM_W24);
   and MGM_G30(MGM_W27,si_delay,MGM_W26);
   and MGM_G31(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W27);
   not MGM_G32(MGM_W28,d_delay);
   not MGM_G33(MGM_W29,en_delay);
   and MGM_G34(MGM_W30,MGM_W29,MGM_W28);
   and MGM_G35(MGM_W31,rb_delay,MGM_W30);
   not MGM_G36(MGM_W32,si_delay);
   and MGM_G37(MGM_W33,MGM_W32,MGM_W31);
   not MGM_G38(MGM_W34,ssb_delay);
   and MGM_G39(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W34,MGM_W33);
   not MGM_G40(MGM_W35,d_delay);
   not MGM_G41(MGM_W36,en_delay);
   and MGM_G42(MGM_W37,MGM_W36,MGM_W35);
   and MGM_G43(MGM_W38,rb_delay,MGM_W37);
   and MGM_G44(MGM_W39,si_delay,MGM_W38);
   not MGM_G45(MGM_W40,ssb_delay);
   and MGM_G46(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W40,MGM_W39);
   not MGM_G47(MGM_W41,d_delay);
   and MGM_G48(MGM_W42,en_delay,MGM_W41);
   not MGM_G49(MGM_W43,rb_delay);
   and MGM_G50(MGM_W44,MGM_W43,MGM_W42);
   not MGM_G51(MGM_W45,si_delay);
   and MGM_G52(MGM_W46,MGM_W45,MGM_W44);
   not MGM_G53(MGM_W47,ssb_delay);
   and MGM_G54(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W47,MGM_W46);
   not MGM_G55(MGM_W48,d_delay);
   and MGM_G56(MGM_W49,en_delay,MGM_W48);
   not MGM_G57(MGM_W50,rb_delay);
   and MGM_G58(MGM_W51,MGM_W50,MGM_W49);
   not MGM_G59(MGM_W52,si_delay);
   and MGM_G60(MGM_W53,MGM_W52,MGM_W51);
   and MGM_G61(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W53);
   not MGM_G62(MGM_W54,d_delay);
   and MGM_G63(MGM_W55,en_delay,MGM_W54);
   not MGM_G64(MGM_W56,rb_delay);
   and MGM_G65(MGM_W57,MGM_W56,MGM_W55);
   and MGM_G66(MGM_W58,si_delay,MGM_W57);
   not MGM_G67(MGM_W59,ssb_delay);
   and MGM_G68(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W59,MGM_W58);
   not MGM_G69(MGM_W60,d_delay);
   and MGM_G70(MGM_W61,en_delay,MGM_W60);
   not MGM_G71(MGM_W62,rb_delay);
   and MGM_G72(MGM_W63,MGM_W62,MGM_W61);
   and MGM_G73(MGM_W64,si_delay,MGM_W63);
   and MGM_G74(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W64);
   not MGM_G75(MGM_W65,d_delay);
   and MGM_G76(MGM_W66,en_delay,MGM_W65);
   and MGM_G77(MGM_W67,rb_delay,MGM_W66);
   not MGM_G78(MGM_W68,si_delay);
   and MGM_G79(MGM_W69,MGM_W68,MGM_W67);
   not MGM_G80(MGM_W70,ssb_delay);
   and MGM_G81(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W70,MGM_W69);
   not MGM_G82(MGM_W71,d_delay);
   and MGM_G83(MGM_W72,en_delay,MGM_W71);
   and MGM_G84(MGM_W73,rb_delay,MGM_W72);
   not MGM_G85(MGM_W74,si_delay);
   and MGM_G86(MGM_W75,MGM_W74,MGM_W73);
   and MGM_G87(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W75);
   not MGM_G88(MGM_W76,d_delay);
   and MGM_G89(MGM_W77,en_delay,MGM_W76);
   and MGM_G90(MGM_W78,rb_delay,MGM_W77);
   and MGM_G91(MGM_W79,si_delay,MGM_W78);
   not MGM_G92(MGM_W80,ssb_delay);
   and MGM_G93(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W80,MGM_W79);
   not MGM_G94(MGM_W81,d_delay);
   and MGM_G95(MGM_W82,en_delay,MGM_W81);
   and MGM_G96(MGM_W83,rb_delay,MGM_W82);
   and MGM_G97(MGM_W84,si_delay,MGM_W83);
   and MGM_G98(ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W84);
   not MGM_G99(MGM_W85,en_delay);
   and MGM_G100(MGM_W86,MGM_W85,d_delay);
   not MGM_G101(MGM_W87,rb_delay);
   and MGM_G102(MGM_W88,MGM_W87,MGM_W86);
   not MGM_G103(MGM_W89,si_delay);
   and MGM_G104(MGM_W90,MGM_W89,MGM_W88);
   not MGM_G105(MGM_W91,ssb_delay);
   and MGM_G106(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W91,MGM_W90);
   not MGM_G107(MGM_W92,en_delay);
   and MGM_G108(MGM_W93,MGM_W92,d_delay);
   not MGM_G109(MGM_W94,rb_delay);
   and MGM_G110(MGM_W95,MGM_W94,MGM_W93);
   not MGM_G111(MGM_W96,si_delay);
   and MGM_G112(MGM_W97,MGM_W96,MGM_W95);
   and MGM_G113(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W97);
   not MGM_G114(MGM_W98,en_delay);
   and MGM_G115(MGM_W99,MGM_W98,d_delay);
   not MGM_G116(MGM_W100,rb_delay);
   and MGM_G117(MGM_W101,MGM_W100,MGM_W99);
   and MGM_G118(MGM_W102,si_delay,MGM_W101);
   not MGM_G119(MGM_W103,ssb_delay);
   and MGM_G120(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W103,MGM_W102);
   not MGM_G121(MGM_W104,en_delay);
   and MGM_G122(MGM_W105,MGM_W104,d_delay);
   not MGM_G123(MGM_W106,rb_delay);
   and MGM_G124(MGM_W107,MGM_W106,MGM_W105);
   and MGM_G125(MGM_W108,si_delay,MGM_W107);
   and MGM_G126(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W108);
   not MGM_G127(MGM_W109,en_delay);
   and MGM_G128(MGM_W110,MGM_W109,d_delay);
   and MGM_G129(MGM_W111,rb_delay,MGM_W110);
   not MGM_G130(MGM_W112,si_delay);
   and MGM_G131(MGM_W113,MGM_W112,MGM_W111);
   not MGM_G132(MGM_W114,ssb_delay);
   and MGM_G133(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W114,MGM_W113);
   not MGM_G134(MGM_W115,en_delay);
   and MGM_G135(MGM_W116,MGM_W115,d_delay);
   and MGM_G136(MGM_W117,rb_delay,MGM_W116);
   and MGM_G137(MGM_W118,si_delay,MGM_W117);
   not MGM_G138(MGM_W119,ssb_delay);
   and MGM_G139(ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W119,MGM_W118);
   and MGM_G140(MGM_W120,en_delay,d_delay);
   not MGM_G141(MGM_W121,rb_delay);
   and MGM_G142(MGM_W122,MGM_W121,MGM_W120);
   not MGM_G143(MGM_W123,si_delay);
   and MGM_G144(MGM_W124,MGM_W123,MGM_W122);
   not MGM_G145(MGM_W125,ssb_delay);
   and MGM_G146(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb,MGM_W125,MGM_W124);
   and MGM_G147(MGM_W126,en_delay,d_delay);
   not MGM_G148(MGM_W127,rb_delay);
   and MGM_G149(MGM_W128,MGM_W127,MGM_W126);
   not MGM_G150(MGM_W129,si_delay);
   and MGM_G151(MGM_W130,MGM_W129,MGM_W128);
   and MGM_G152(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W130);
   and MGM_G153(MGM_W131,en_delay,d_delay);
   not MGM_G154(MGM_W132,rb_delay);
   and MGM_G155(MGM_W133,MGM_W132,MGM_W131);
   and MGM_G156(MGM_W134,si_delay,MGM_W133);
   not MGM_G157(MGM_W135,ssb_delay);
   and MGM_G158(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb,MGM_W135,MGM_W134);
   and MGM_G159(MGM_W136,en_delay,d_delay);
   not MGM_G160(MGM_W137,rb_delay);
   and MGM_G161(MGM_W138,MGM_W137,MGM_W136);
   and MGM_G162(MGM_W139,si_delay,MGM_W138);
   and MGM_G163(ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb,ssb_delay,MGM_W139);
   and MGM_G164(MGM_W140,en_delay,d_delay);
   and MGM_G165(MGM_W141,rb_delay,MGM_W140);
   not MGM_G166(MGM_W142,si_delay);
   and MGM_G167(MGM_W143,MGM_W142,MGM_W141);
   not MGM_G168(MGM_W144,ssb_delay);
   and MGM_G169(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb,MGM_W144,MGM_W143);
   and MGM_G170(MGM_W145,en_delay,d_delay);
   and MGM_G171(MGM_W146,rb_delay,MGM_W145);
   not MGM_G172(MGM_W147,si_delay);
   and MGM_G173(MGM_W148,MGM_W147,MGM_W146);
   and MGM_G174(ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W148);
   and MGM_G175(MGM_W149,en_delay,d_delay);
   and MGM_G176(MGM_W150,rb_delay,MGM_W149);
   and MGM_G177(MGM_W151,si_delay,MGM_W150);
   not MGM_G178(MGM_W152,ssb_delay);
   and MGM_G179(ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb,MGM_W152,MGM_W151);
   and MGM_G180(MGM_W153,en_delay,d_delay);
   and MGM_G181(MGM_W154,rb_delay,MGM_W153);
   and MGM_G182(MGM_W155,si_delay,MGM_W154);
   and MGM_G183(ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W155);
   and MGM_G184(MGM_W156,rb_delay,en_delay);
   not MGM_G185(MGM_W157,si_delay);
   and MGM_G186(MGM_W158,MGM_W157,MGM_W156);
   and MGM_G187(ENABLE_en_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W158);
   and MGM_G188(MGM_W159,rb_delay,en_delay);
   and MGM_G189(MGM_W160,si_delay,MGM_W159);
   and MGM_G190(ENABLE_en_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W160);
   not MGM_G191(MGM_W161,d_delay);
   and MGM_G192(MGM_W162,rb_delay,MGM_W161);
   not MGM_G193(MGM_W163,si_delay);
   and MGM_G194(MGM_W164,MGM_W163,MGM_W162);
   and MGM_G195(ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W164);
   not MGM_G196(MGM_W165,d_delay);
   and MGM_G197(MGM_W166,rb_delay,MGM_W165);
   and MGM_G198(MGM_W167,si_delay,MGM_W166);
   and MGM_G199(ENABLE_NOT_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W167);
   and MGM_G200(MGM_W168,rb_delay,d_delay);
   not MGM_G201(MGM_W169,si_delay);
   and MGM_G202(MGM_W170,MGM_W169,MGM_W168);
   and MGM_G203(ENABLE_d_AND_rb_AND_NOT_si_AND_ssb,ssb_delay,MGM_W170);
   and MGM_G204(MGM_W171,rb_delay,d_delay);
   and MGM_G205(MGM_W172,si_delay,MGM_W171);
   and MGM_G206(ENABLE_d_AND_rb_AND_si_AND_ssb,ssb_delay,MGM_W172);
   not MGM_G207(MGM_W173,d_delay);
   not MGM_G208(MGM_W174,en_delay);
   and MGM_G209(MGM_W175,MGM_W174,MGM_W173);
   not MGM_G210(MGM_W176,si_delay);
   and MGM_G211(MGM_W177,MGM_W176,MGM_W175);
   and MGM_G212(ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W177);
   not MGM_G213(MGM_W178,d_delay);
   not MGM_G214(MGM_W179,en_delay);
   and MGM_G215(MGM_W180,MGM_W179,MGM_W178);
   and MGM_G216(MGM_W181,si_delay,MGM_W180);
   and MGM_G217(ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W181);
   not MGM_G218(MGM_W182,d_delay);
   and MGM_G219(MGM_W183,en_delay,MGM_W182);
   not MGM_G220(MGM_W184,si_delay);
   and MGM_G221(MGM_W185,MGM_W184,MGM_W183);
   and MGM_G222(ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W185);
   not MGM_G223(MGM_W186,d_delay);
   and MGM_G224(MGM_W187,en_delay,MGM_W186);
   and MGM_G225(MGM_W188,si_delay,MGM_W187);
   and MGM_G226(ENABLE_NOT_d_AND_en_AND_si_AND_ssb,ssb_delay,MGM_W188);
   not MGM_G227(MGM_W189,en_delay);
   and MGM_G228(MGM_W190,MGM_W189,d_delay);
   not MGM_G229(MGM_W191,si_delay);
   and MGM_G230(MGM_W192,MGM_W191,MGM_W190);
   and MGM_G231(ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb,ssb_delay,MGM_W192);
   not MGM_G232(MGM_W193,en_delay);
   and MGM_G233(MGM_W194,MGM_W193,d_delay);
   and MGM_G234(MGM_W195,si_delay,MGM_W194);
   and MGM_G235(ENABLE_d_AND_NOT_en_AND_si_AND_ssb,ssb_delay,MGM_W195);
   not MGM_G236(MGM_W196,d_delay);
   not MGM_G237(MGM_W197,en_delay);
   and MGM_G238(MGM_W198,MGM_W197,MGM_W196);
   not MGM_G239(MGM_W199,rb_delay);
   and MGM_G240(MGM_W200,MGM_W199,MGM_W198);
   not MGM_G241(MGM_W201,ssb_delay);
   and MGM_G242(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W201,MGM_W200);
   not MGM_G243(MGM_W202,d_delay);
   not MGM_G244(MGM_W203,en_delay);
   and MGM_G245(MGM_W204,MGM_W203,MGM_W202);
   and MGM_G246(MGM_W205,rb_delay,MGM_W204);
   not MGM_G247(MGM_W206,ssb_delay);
   and MGM_G248(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W206,MGM_W205);
   not MGM_G249(MGM_W207,d_delay);
   and MGM_G250(MGM_W208,en_delay,MGM_W207);
   not MGM_G251(MGM_W209,rb_delay);
   and MGM_G252(MGM_W210,MGM_W209,MGM_W208);
   not MGM_G253(MGM_W211,ssb_delay);
   and MGM_G254(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W211,MGM_W210);
   not MGM_G255(MGM_W212,d_delay);
   and MGM_G256(MGM_W213,en_delay,MGM_W212);
   and MGM_G257(MGM_W214,rb_delay,MGM_W213);
   not MGM_G258(MGM_W215,ssb_delay);
   and MGM_G259(ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W215,MGM_W214);
   not MGM_G260(MGM_W216,en_delay);
   and MGM_G261(MGM_W217,MGM_W216,d_delay);
   not MGM_G262(MGM_W218,rb_delay);
   and MGM_G263(MGM_W219,MGM_W218,MGM_W217);
   not MGM_G264(MGM_W220,ssb_delay);
   and MGM_G265(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb,MGM_W220,MGM_W219);
   not MGM_G266(MGM_W221,en_delay);
   and MGM_G267(MGM_W222,MGM_W221,d_delay);
   and MGM_G268(MGM_W223,rb_delay,MGM_W222);
   not MGM_G269(MGM_W224,ssb_delay);
   and MGM_G270(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb,MGM_W224,MGM_W223);
   and MGM_G271(MGM_W225,en_delay,d_delay);
   not MGM_G272(MGM_W226,rb_delay);
   and MGM_G273(MGM_W227,MGM_W226,MGM_W225);
   not MGM_G274(MGM_W228,ssb_delay);
   and MGM_G275(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb,MGM_W228,MGM_W227);
   and MGM_G276(MGM_W229,en_delay,d_delay);
   and MGM_G277(MGM_W230,rb_delay,MGM_W229);
   not MGM_G278(MGM_W231,ssb_delay);
   and MGM_G279(ENABLE_d_AND_en_AND_rb_AND_NOT_ssb,MGM_W231,MGM_W230);
   not MGM_G280(MGM_W232,d_delay);
   not MGM_G281(MGM_W233,en_delay);
   and MGM_G282(MGM_W234,MGM_W233,MGM_W232);
   not MGM_G283(MGM_W235,rb_delay);
   and MGM_G284(MGM_W236,MGM_W235,MGM_W234);
   not MGM_G285(MGM_W237,si_delay);
   and MGM_G286(ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W237,MGM_W236);
   not MGM_G287(MGM_W238,d_delay);
   not MGM_G288(MGM_W239,en_delay);
   and MGM_G289(MGM_W240,MGM_W239,MGM_W238);
   and MGM_G290(MGM_W241,rb_delay,MGM_W240);
   not MGM_G291(MGM_W242,si_delay);
   and MGM_G292(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W242,MGM_W241);
   not MGM_G293(MGM_W243,d_delay);
   not MGM_G294(MGM_W244,en_delay);
   and MGM_G295(MGM_W245,MGM_W244,MGM_W243);
   and MGM_G296(MGM_W246,rb_delay,MGM_W245);
   and MGM_G297(ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W246);
   not MGM_G298(MGM_W247,d_delay);
   and MGM_G299(MGM_W248,en_delay,MGM_W247);
   not MGM_G300(MGM_W249,rb_delay);
   and MGM_G301(MGM_W250,MGM_W249,MGM_W248);
   not MGM_G302(MGM_W251,si_delay);
   and MGM_G303(ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W251,MGM_W250);
   not MGM_G304(MGM_W252,d_delay);
   and MGM_G305(MGM_W253,en_delay,MGM_W252);
   and MGM_G306(MGM_W254,rb_delay,MGM_W253);
   and MGM_G307(ENABLE_NOT_d_AND_en_AND_rb_AND_si,si_delay,MGM_W254);
   not MGM_G308(MGM_W255,en_delay);
   and MGM_G309(MGM_W256,MGM_W255,d_delay);
   not MGM_G310(MGM_W257,rb_delay);
   and MGM_G311(MGM_W258,MGM_W257,MGM_W256);
   not MGM_G312(MGM_W259,si_delay);
   and MGM_G313(ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si,MGM_W259,MGM_W258);
   not MGM_G314(MGM_W260,en_delay);
   and MGM_G315(MGM_W261,MGM_W260,d_delay);
   and MGM_G316(MGM_W262,rb_delay,MGM_W261);
   not MGM_G317(MGM_W263,si_delay);
   and MGM_G318(ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si,MGM_W263,MGM_W262);
   not MGM_G319(MGM_W264,en_delay);
   and MGM_G320(MGM_W265,MGM_W264,d_delay);
   and MGM_G321(MGM_W266,rb_delay,MGM_W265);
   and MGM_G322(ENABLE_d_AND_NOT_en_AND_rb_AND_si,si_delay,MGM_W266);
   and MGM_G323(MGM_W267,en_delay,d_delay);
   not MGM_G324(MGM_W268,rb_delay);
   and MGM_G325(MGM_W269,MGM_W268,MGM_W267);
   not MGM_G326(MGM_W270,si_delay);
   and MGM_G327(ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si,MGM_W270,MGM_W269);
   and MGM_G328(MGM_W271,en_delay,d_delay);
   and MGM_G329(MGM_W272,rb_delay,MGM_W271);
   not MGM_G330(MGM_W273,si_delay);
   and MGM_G331(ENABLE_d_AND_en_AND_rb_AND_NOT_si,MGM_W273,MGM_W272);
   // spec_gates_end
  specify
   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> ob
   (posedge clk => (ob : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   ifnone
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b0 && en==1'b1 && rb==1'b1 && si==1'b1 && ssb==1'b1)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b0 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b0 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   if(d==1'b1 && en==1'b1 && rb==1'b1 && si==1'b0 && ssb==1'b0)
   // seq arc clk --> so
   (posedge clk => (so : d))  = (0.0,0.0);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_NOT_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_si_AND_ssb == 1'b1)
		,0.0,0,notifier);

   $width(negedge clk,0.0,0,notifier);

   $width(posedge clk,0.0,0,notifier);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH
   $setuphold(posedge clk &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge d &&& (ENABLE_en_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,d_delay);

   // setuphold d- clk-LH

   // setuphold d- clk-LH

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_NOT_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		negedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		posedge en &&& (ENABLE_d_AND_rb_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,en_delay);

   // setuphold en- clk-LH

   // setuphold en- clk-LH

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_NOT_d_AND_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_NOT_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		negedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		posedge rb &&& (ENABLE_d_AND_NOT_en_AND_si_AND_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,rb_delay);

   // setuphold rb- clk-LH

   // setuphold rb- clk-LH

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		negedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		posedge si &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_ssb == 1'b1),
		0.0,0.0,notifier,,,clk_delay,si_delay);

   // setuphold si- clk-LH

   // setuphold si- clk-LH

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_NOT_d_AND_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_NOT_en_AND_rb_AND_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_NOT_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		negedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH
   $setuphold(posedge clk &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		posedge ssb &&& (ENABLE_d_AND_en_AND_rb_AND_NOT_si == 1'b1),
		0.0,0.0,notifier,,,clk_delay,ssb_delay);

   // setuphold ssb- clk-LH

   // setuphold ssb- clk-LH

  endspecify
`endif
endmodule
`endcelldefine 




