# FVUtils - Functional Verification Utilities

**Modern, Python-centric tools for functional verification engineers and developers**

FVUtils is a collection of open-source tools designed to address today's verification challenges. From constrained-random stimulus generation to coverage analysis, transaction tracing to HDL integration, FVUtils provides production-ready solutions for modern verification workflows.

## ğŸŒ Visit [fvutils.github.io](https://fvutils.github.io) for full documentation, guides, and news!

## ğŸ¯ Core Projects

### [PyVSC](https://github.com/fvutils/pyvsc)
Python Verification Stimulus and Coverage - Bring SystemVerilog-style constrained-random and functional coverage to Python  
ğŸ“š [Documentation](https://pyvsc.readthedocs.io) | ğŸ“¦ [PyPI](https://pypi.org/project/pyvsc/)

### [PyHDL-IF](https://github.com/fvutils/pyhdl-if)
Seamless Python-SystemVerilog integration - Run async pytest tests from SV, call SV functions from Python  
ğŸ“š [Documentation](https://fvutils.github.io/pyhdl-if/)

### [PyUCIS](https://github.com/fvutils/pyucis)
Python API for Unified Coverage Interoperability Standard (UCIS) data  
ğŸ“š [Documentation](https://fvutils.github.io/pyucis) | ğŸ“¦ [PyPI](https://pypi.org/project/pyucis/)

### [PyWellen MCP](https://github.com/fvutils/pywellen-mcp)
LLM-powered waveform analysis via Model Context Protocol - Query VCD/FST/GHW files with natural language  
ğŸ“š [Documentation](https://fvutils.github.io/pywellen-mcp)

### [DV Transaction Trace](https://github.com/fvutils/dv-transaction-trace)
Write transaction-level data from SystemVerilog/Python to beautiful Perfetto traces  
ğŸ” [GitHub](https://github.com/fvutils/dv-transaction-trace)

### [IVPM](https://github.com/fvutils/ivpm)
Git and Python-centric package manager for managing project dependencies  
ğŸ“š [Documentation](https://fvutils.github.io/ivpm/)

## ğŸ› ï¸ Developer Tools

- **[FLTools](https://github.com/fvutils/fltools)** - EDA filelist parsing and manipulation
- **[SVDep](https://github.com/fvutils/svdep)** - SystemVerilog dependency tracking for incremental builds
- **[MKDV](https://github.com/fvutils/mkdv)** - Makefiles for cocotb/pybfm testbenches across multiple simulators
- **[vlsim](https://github.com/fvutils/vlsim)** - Python wrapper and run infrastructure for Verilator
- **[pytest-fv](https://github.com/fvutils/pytest-fv)** - Capture HDL test suites via Python unit tests
- **[SVT](https://github.com/fvutils/svt)** - Simple SystemVerilog testbench library
- **[sv-ffi](https://github.com/fvutils/sv-ffi)** - Medium-level interface between C and SV-DPI

## ğŸ”¬ Research & Experiments

- **[QEMU Model Loader](https://github.com/fvutils/qemu-model-loader)** - Technical research on loading QEMU device models as shared libraries
- **[VIA](https://github.com/fvutils/via)** - Verification environment introspection API

---

## ğŸ“– [Visit fvutils.github.io](https://fvutils.github.io) for complete documentation, tutorials, and latest updates

**Questions?** Open an issue in the relevant project repository or start a discussion!
