
Subscriber_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011034  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c0c  080111c8  080111c8  000211c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011dd4  08011dd4  00030110  2**0
                  CONTENTS
  4 .ARM          00000008  08011dd4  08011dd4  00021dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ddc  08011ddc  00030110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011ddc  08011ddc  00021ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011de4  08011de4  00021de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  08011de8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030110  2**0
                  CONTENTS
 10 .bss          0000dafc  20000110  20000110  00030110  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000dc0c  2000dc0c  00030110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030110  2**0
                  CONTENTS, READONLY
 13 .comment      00000076  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY
 14 .debug_info   000156b1  00000000  00000000  000301b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000362b  00000000  00000000  00045867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010a0  00000000  00000000  00048e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ca5  00000000  00000000  00049f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00008287  00000000  00000000  0004abdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014824  00000000  00000000  00052e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8322  00000000  00000000  00067688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005160  00000000  00000000  0013f9ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00144b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080111ac 	.word	0x080111ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	080111ac 	.word	0x080111ac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002be:	f000 b9bb 	b.w	8000638 <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000350:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000354:	f000 b970 	b.w	8000638 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9e08      	ldr	r6, [sp, #32]
 8000376:	460d      	mov	r5, r1
 8000378:	4604      	mov	r4, r0
 800037a:	460f      	mov	r7, r1
 800037c:	2b00      	cmp	r3, #0
 800037e:	d14a      	bne.n	8000416 <__udivmoddi4+0xa6>
 8000380:	428a      	cmp	r2, r1
 8000382:	4694      	mov	ip, r2
 8000384:	d965      	bls.n	8000452 <__udivmoddi4+0xe2>
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	b143      	cbz	r3, 800039e <__udivmoddi4+0x2e>
 800038c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000390:	f1c3 0220 	rsb	r2, r3, #32
 8000394:	409f      	lsls	r7, r3
 8000396:	fa20 f202 	lsr.w	r2, r0, r2
 800039a:	4317      	orrs	r7, r2
 800039c:	409c      	lsls	r4, r3
 800039e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003a2:	fa1f f58c 	uxth.w	r5, ip
 80003a6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003aa:	0c22      	lsrs	r2, r4, #16
 80003ac:	fb0e 7711 	mls	r7, lr, r1, r7
 80003b0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003b4:	fb01 f005 	mul.w	r0, r1, r5
 80003b8:	4290      	cmp	r0, r2
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x62>
 80003bc:	eb1c 0202 	adds.w	r2, ip, r2
 80003c0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80003c4:	f080 811c 	bcs.w	8000600 <__udivmoddi4+0x290>
 80003c8:	4290      	cmp	r0, r2
 80003ca:	f240 8119 	bls.w	8000600 <__udivmoddi4+0x290>
 80003ce:	3902      	subs	r1, #2
 80003d0:	4462      	add	r2, ip
 80003d2:	1a12      	subs	r2, r2, r0
 80003d4:	b2a4      	uxth	r4, r4
 80003d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003da:	fb0e 2210 	mls	r2, lr, r0, r2
 80003de:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e2:	fb00 f505 	mul.w	r5, r0, r5
 80003e6:	42a5      	cmp	r5, r4
 80003e8:	d90a      	bls.n	8000400 <__udivmoddi4+0x90>
 80003ea:	eb1c 0404 	adds.w	r4, ip, r4
 80003ee:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f2:	f080 8107 	bcs.w	8000604 <__udivmoddi4+0x294>
 80003f6:	42a5      	cmp	r5, r4
 80003f8:	f240 8104 	bls.w	8000604 <__udivmoddi4+0x294>
 80003fc:	4464      	add	r4, ip
 80003fe:	3802      	subs	r0, #2
 8000400:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000404:	1b64      	subs	r4, r4, r5
 8000406:	2100      	movs	r1, #0
 8000408:	b11e      	cbz	r6, 8000412 <__udivmoddi4+0xa2>
 800040a:	40dc      	lsrs	r4, r3
 800040c:	2300      	movs	r3, #0
 800040e:	e9c6 4300 	strd	r4, r3, [r6]
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	428b      	cmp	r3, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0xbc>
 800041a:	2e00      	cmp	r6, #0
 800041c:	f000 80ed 	beq.w	80005fa <__udivmoddi4+0x28a>
 8000420:	2100      	movs	r1, #0
 8000422:	e9c6 0500 	strd	r0, r5, [r6]
 8000426:	4608      	mov	r0, r1
 8000428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042c:	fab3 f183 	clz	r1, r3
 8000430:	2900      	cmp	r1, #0
 8000432:	d149      	bne.n	80004c8 <__udivmoddi4+0x158>
 8000434:	42ab      	cmp	r3, r5
 8000436:	d302      	bcc.n	800043e <__udivmoddi4+0xce>
 8000438:	4282      	cmp	r2, r0
 800043a:	f200 80f8 	bhi.w	800062e <__udivmoddi4+0x2be>
 800043e:	1a84      	subs	r4, r0, r2
 8000440:	eb65 0203 	sbc.w	r2, r5, r3
 8000444:	2001      	movs	r0, #1
 8000446:	4617      	mov	r7, r2
 8000448:	2e00      	cmp	r6, #0
 800044a:	d0e2      	beq.n	8000412 <__udivmoddi4+0xa2>
 800044c:	e9c6 4700 	strd	r4, r7, [r6]
 8000450:	e7df      	b.n	8000412 <__udivmoddi4+0xa2>
 8000452:	b902      	cbnz	r2, 8000456 <__udivmoddi4+0xe6>
 8000454:	deff      	udf	#255	; 0xff
 8000456:	fab2 f382 	clz	r3, r2
 800045a:	2b00      	cmp	r3, #0
 800045c:	f040 8090 	bne.w	8000580 <__udivmoddi4+0x210>
 8000460:	1a8a      	subs	r2, r1, r2
 8000462:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000466:	fa1f fe8c 	uxth.w	lr, ip
 800046a:	2101      	movs	r1, #1
 800046c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000470:	fb07 2015 	mls	r0, r7, r5, r2
 8000474:	0c22      	lsrs	r2, r4, #16
 8000476:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800047a:	fb0e f005 	mul.w	r0, lr, r5
 800047e:	4290      	cmp	r0, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x124>
 8000482:	eb1c 0202 	adds.w	r2, ip, r2
 8000486:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0x122>
 800048c:	4290      	cmp	r0, r2
 800048e:	f200 80cb 	bhi.w	8000628 <__udivmoddi4+0x2b8>
 8000492:	4645      	mov	r5, r8
 8000494:	1a12      	subs	r2, r2, r0
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb2 f0f7 	udiv	r0, r2, r7
 800049c:	fb07 2210 	mls	r2, r7, r0, r2
 80004a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004a4:	fb0e fe00 	mul.w	lr, lr, r0
 80004a8:	45a6      	cmp	lr, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x14e>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80004b4:	d202      	bcs.n	80004bc <__udivmoddi4+0x14c>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f200 80bb 	bhi.w	8000632 <__udivmoddi4+0x2c2>
 80004bc:	4610      	mov	r0, r2
 80004be:	eba4 040e 	sub.w	r4, r4, lr
 80004c2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004c6:	e79f      	b.n	8000408 <__udivmoddi4+0x98>
 80004c8:	f1c1 0720 	rsb	r7, r1, #32
 80004cc:	408b      	lsls	r3, r1
 80004ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80004d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004d6:	fa05 f401 	lsl.w	r4, r5, r1
 80004da:	fa20 f307 	lsr.w	r3, r0, r7
 80004de:	40fd      	lsrs	r5, r7
 80004e0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004e4:	4323      	orrs	r3, r4
 80004e6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ea:	fa1f fe8c 	uxth.w	lr, ip
 80004ee:	fb09 5518 	mls	r5, r9, r8, r5
 80004f2:	0c1c      	lsrs	r4, r3, #16
 80004f4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004f8:	fb08 f50e 	mul.w	r5, r8, lr
 80004fc:	42a5      	cmp	r5, r4
 80004fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000502:	fa00 f001 	lsl.w	r0, r0, r1
 8000506:	d90b      	bls.n	8000520 <__udivmoddi4+0x1b0>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000510:	f080 8088 	bcs.w	8000624 <__udivmoddi4+0x2b4>
 8000514:	42a5      	cmp	r5, r4
 8000516:	f240 8085 	bls.w	8000624 <__udivmoddi4+0x2b4>
 800051a:	f1a8 0802 	sub.w	r8, r8, #2
 800051e:	4464      	add	r4, ip
 8000520:	1b64      	subs	r4, r4, r5
 8000522:	b29d      	uxth	r5, r3
 8000524:	fbb4 f3f9 	udiv	r3, r4, r9
 8000528:	fb09 4413 	mls	r4, r9, r3, r4
 800052c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000530:	fb03 fe0e 	mul.w	lr, r3, lr
 8000534:	45a6      	cmp	lr, r4
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x1da>
 8000538:	eb1c 0404 	adds.w	r4, ip, r4
 800053c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000540:	d26c      	bcs.n	800061c <__udivmoddi4+0x2ac>
 8000542:	45a6      	cmp	lr, r4
 8000544:	d96a      	bls.n	800061c <__udivmoddi4+0x2ac>
 8000546:	3b02      	subs	r3, #2
 8000548:	4464      	add	r4, ip
 800054a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800054e:	fba3 9502 	umull	r9, r5, r3, r2
 8000552:	eba4 040e 	sub.w	r4, r4, lr
 8000556:	42ac      	cmp	r4, r5
 8000558:	46c8      	mov	r8, r9
 800055a:	46ae      	mov	lr, r5
 800055c:	d356      	bcc.n	800060c <__udivmoddi4+0x29c>
 800055e:	d053      	beq.n	8000608 <__udivmoddi4+0x298>
 8000560:	b156      	cbz	r6, 8000578 <__udivmoddi4+0x208>
 8000562:	ebb0 0208 	subs.w	r2, r0, r8
 8000566:	eb64 040e 	sbc.w	r4, r4, lr
 800056a:	fa04 f707 	lsl.w	r7, r4, r7
 800056e:	40ca      	lsrs	r2, r1
 8000570:	40cc      	lsrs	r4, r1
 8000572:	4317      	orrs	r7, r2
 8000574:	e9c6 7400 	strd	r7, r4, [r6]
 8000578:	4618      	mov	r0, r3
 800057a:	2100      	movs	r1, #0
 800057c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000580:	f1c3 0120 	rsb	r1, r3, #32
 8000584:	fa02 fc03 	lsl.w	ip, r2, r3
 8000588:	fa20 f201 	lsr.w	r2, r0, r1
 800058c:	fa25 f101 	lsr.w	r1, r5, r1
 8000590:	409d      	lsls	r5, r3
 8000592:	432a      	orrs	r2, r5
 8000594:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000598:	fa1f fe8c 	uxth.w	lr, ip
 800059c:	fbb1 f0f7 	udiv	r0, r1, r7
 80005a0:	fb07 1510 	mls	r5, r7, r0, r1
 80005a4:	0c11      	lsrs	r1, r2, #16
 80005a6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005aa:	fb00 f50e 	mul.w	r5, r0, lr
 80005ae:	428d      	cmp	r5, r1
 80005b0:	fa04 f403 	lsl.w	r4, r4, r3
 80005b4:	d908      	bls.n	80005c8 <__udivmoddi4+0x258>
 80005b6:	eb1c 0101 	adds.w	r1, ip, r1
 80005ba:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005be:	d22f      	bcs.n	8000620 <__udivmoddi4+0x2b0>
 80005c0:	428d      	cmp	r5, r1
 80005c2:	d92d      	bls.n	8000620 <__udivmoddi4+0x2b0>
 80005c4:	3802      	subs	r0, #2
 80005c6:	4461      	add	r1, ip
 80005c8:	1b49      	subs	r1, r1, r5
 80005ca:	b292      	uxth	r2, r2
 80005cc:	fbb1 f5f7 	udiv	r5, r1, r7
 80005d0:	fb07 1115 	mls	r1, r7, r5, r1
 80005d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005d8:	fb05 f10e 	mul.w	r1, r5, lr
 80005dc:	4291      	cmp	r1, r2
 80005de:	d908      	bls.n	80005f2 <__udivmoddi4+0x282>
 80005e0:	eb1c 0202 	adds.w	r2, ip, r2
 80005e4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80005e8:	d216      	bcs.n	8000618 <__udivmoddi4+0x2a8>
 80005ea:	4291      	cmp	r1, r2
 80005ec:	d914      	bls.n	8000618 <__udivmoddi4+0x2a8>
 80005ee:	3d02      	subs	r5, #2
 80005f0:	4462      	add	r2, ip
 80005f2:	1a52      	subs	r2, r2, r1
 80005f4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005f8:	e738      	b.n	800046c <__udivmoddi4+0xfc>
 80005fa:	4631      	mov	r1, r6
 80005fc:	4630      	mov	r0, r6
 80005fe:	e708      	b.n	8000412 <__udivmoddi4+0xa2>
 8000600:	4639      	mov	r1, r7
 8000602:	e6e6      	b.n	80003d2 <__udivmoddi4+0x62>
 8000604:	4610      	mov	r0, r2
 8000606:	e6fb      	b.n	8000400 <__udivmoddi4+0x90>
 8000608:	4548      	cmp	r0, r9
 800060a:	d2a9      	bcs.n	8000560 <__udivmoddi4+0x1f0>
 800060c:	ebb9 0802 	subs.w	r8, r9, r2
 8000610:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000614:	3b01      	subs	r3, #1
 8000616:	e7a3      	b.n	8000560 <__udivmoddi4+0x1f0>
 8000618:	4645      	mov	r5, r8
 800061a:	e7ea      	b.n	80005f2 <__udivmoddi4+0x282>
 800061c:	462b      	mov	r3, r5
 800061e:	e794      	b.n	800054a <__udivmoddi4+0x1da>
 8000620:	4640      	mov	r0, r8
 8000622:	e7d1      	b.n	80005c8 <__udivmoddi4+0x258>
 8000624:	46d0      	mov	r8, sl
 8000626:	e77b      	b.n	8000520 <__udivmoddi4+0x1b0>
 8000628:	3d02      	subs	r5, #2
 800062a:	4462      	add	r2, ip
 800062c:	e732      	b.n	8000494 <__udivmoddi4+0x124>
 800062e:	4608      	mov	r0, r1
 8000630:	e70a      	b.n	8000448 <__udivmoddi4+0xd8>
 8000632:	4464      	add	r4, ip
 8000634:	3802      	subs	r0, #2
 8000636:	e742      	b.n	80004be <__udivmoddi4+0x14e>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	; 0x28
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000648:	f004 ff9e 	bl	8005588 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800064c:	4b58      	ldr	r3, [pc, #352]	; (80007b0 <pvPortMallocMicroROS+0x174>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d101      	bne.n	8000658 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000654:	f000 f980 	bl	8000958 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000658:	4b56      	ldr	r3, [pc, #344]	; (80007b4 <pvPortMallocMicroROS+0x178>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4013      	ands	r3, r2
 8000660:	2b00      	cmp	r3, #0
 8000662:	f040 808e 	bne.w	8000782 <pvPortMallocMicroROS+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d01d      	beq.n	80006a8 <pvPortMallocMicroROS+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800066c:	2208      	movs	r2, #8
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4413      	add	r3, r2
 8000672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f003 0307 	and.w	r3, r3, #7
 800067a:	2b00      	cmp	r3, #0
 800067c:	d014      	beq.n	80006a8 <pvPortMallocMicroROS+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	f023 0307 	bic.w	r3, r3, #7
 8000684:	3308      	adds	r3, #8
 8000686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	2b00      	cmp	r3, #0
 8000690:	d00a      	beq.n	80006a8 <pvPortMallocMicroROS+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000696:	f383 8811 	msr	BASEPRI, r3
 800069a:	f3bf 8f6f 	isb	sy
 800069e:	f3bf 8f4f 	dsb	sy
 80006a2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80006a4:	bf00      	nop
 80006a6:	e7fe      	b.n	80006a6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d069      	beq.n	8000782 <pvPortMallocMicroROS+0x146>
 80006ae:	4b42      	ldr	r3, [pc, #264]	; (80007b8 <pvPortMallocMicroROS+0x17c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d864      	bhi.n	8000782 <pvPortMallocMicroROS+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80006b8:	4b40      	ldr	r3, [pc, #256]	; (80007bc <pvPortMallocMicroROS+0x180>)
 80006ba:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80006bc:	4b3f      	ldr	r3, [pc, #252]	; (80007bc <pvPortMallocMicroROS+0x180>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80006c2:	e004      	b.n	80006ce <pvPortMallocMicroROS+0x92>
				{
					pxPreviousBlock = pxBlock;
 80006c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80006c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	685b      	ldr	r3, [r3, #4]
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d903      	bls.n	80006e0 <pvPortMallocMicroROS+0xa4>
 80006d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1f1      	bne.n	80006c4 <pvPortMallocMicroROS+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80006e0:	4b33      	ldr	r3, [pc, #204]	; (80007b0 <pvPortMallocMicroROS+0x174>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006e6:	429a      	cmp	r2, r3
 80006e8:	d04b      	beq.n	8000782 <pvPortMallocMicroROS+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80006ea:	6a3b      	ldr	r3, [r7, #32]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2208      	movs	r2, #8
 80006f0:	4413      	add	r3, r2
 80006f2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80006f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	6a3b      	ldr	r3, [r7, #32]
 80006fa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80006fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006fe:	685a      	ldr	r2, [r3, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	1ad2      	subs	r2, r2, r3
 8000704:	2308      	movs	r3, #8
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	429a      	cmp	r2, r3
 800070a:	d91f      	bls.n	800074c <pvPortMallocMicroROS+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800070c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4413      	add	r3, r2
 8000712:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	f003 0307 	and.w	r3, r3, #7
 800071a:	2b00      	cmp	r3, #0
 800071c:	d00a      	beq.n	8000734 <pvPortMallocMicroROS+0xf8>
	__asm volatile
 800071e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000722:	f383 8811 	msr	BASEPRI, r3
 8000726:	f3bf 8f6f 	isb	sy
 800072a:	f3bf 8f4f 	dsb	sy
 800072e:	613b      	str	r3, [r7, #16]
}
 8000730:	bf00      	nop
 8000732:	e7fe      	b.n	8000732 <pvPortMallocMicroROS+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000736:	685a      	ldr	r2, [r3, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	1ad2      	subs	r2, r2, r3
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000746:	69b8      	ldr	r0, [r7, #24]
 8000748:	f000 f968 	bl	8000a1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800074c:	4b1a      	ldr	r3, [pc, #104]	; (80007b8 <pvPortMallocMicroROS+0x17c>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	4a18      	ldr	r2, [pc, #96]	; (80007b8 <pvPortMallocMicroROS+0x17c>)
 8000758:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800075a:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <pvPortMallocMicroROS+0x17c>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <pvPortMallocMicroROS+0x184>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	429a      	cmp	r2, r3
 8000764:	d203      	bcs.n	800076e <pvPortMallocMicroROS+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000766:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <pvPortMallocMicroROS+0x17c>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	4a15      	ldr	r2, [pc, #84]	; (80007c0 <pvPortMallocMicroROS+0x184>)
 800076c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <pvPortMallocMicroROS+0x178>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	431a      	orrs	r2, r3
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800077c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000782:	f004 ff0f 	bl	80055a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	f003 0307 	and.w	r3, r3, #7
 800078c:	2b00      	cmp	r3, #0
 800078e:	d00a      	beq.n	80007a6 <pvPortMallocMicroROS+0x16a>
	__asm volatile
 8000790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000794:	f383 8811 	msr	BASEPRI, r3
 8000798:	f3bf 8f6f 	isb	sy
 800079c:	f3bf 8f4f 	dsb	sy
 80007a0:	60fb      	str	r3, [r7, #12]
}
 80007a2:	bf00      	nop
 80007a4:	e7fe      	b.n	80007a4 <pvPortMallocMicroROS+0x168>
	return pvReturn;
 80007a6:	69fb      	ldr	r3, [r7, #28]
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3728      	adds	r7, #40	; 0x28
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20003d34 	.word	0x20003d34
 80007b4:	20003d40 	.word	0x20003d40
 80007b8:	20003d38 	.word	0x20003d38
 80007bc:	20003d2c 	.word	0x20003d2c
 80007c0:	20003d3c 	.word	0x20003d3c

080007c4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d048      	beq.n	8000868 <vPortFreeMicroROS+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80007d6:	2308      	movs	r3, #8
 80007d8:	425b      	negs	r3, r3
 80007da:	697a      	ldr	r2, [r7, #20]
 80007dc:	4413      	add	r3, r2
 80007de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	685a      	ldr	r2, [r3, #4]
 80007e8:	4b21      	ldr	r3, [pc, #132]	; (8000870 <vPortFreeMicroROS+0xac>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4013      	ands	r3, r2
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10a      	bne.n	8000808 <vPortFreeMicroROS+0x44>
	__asm volatile
 80007f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007f6:	f383 8811 	msr	BASEPRI, r3
 80007fa:	f3bf 8f6f 	isb	sy
 80007fe:	f3bf 8f4f 	dsb	sy
 8000802:	60fb      	str	r3, [r7, #12]
}
 8000804:	bf00      	nop
 8000806:	e7fe      	b.n	8000806 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d00a      	beq.n	8000826 <vPortFreeMicroROS+0x62>
	__asm volatile
 8000810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000814:	f383 8811 	msr	BASEPRI, r3
 8000818:	f3bf 8f6f 	isb	sy
 800081c:	f3bf 8f4f 	dsb	sy
 8000820:	60bb      	str	r3, [r7, #8]
}
 8000822:	bf00      	nop
 8000824:	e7fe      	b.n	8000824 <vPortFreeMicroROS+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000826:	693b      	ldr	r3, [r7, #16]
 8000828:	685a      	ldr	r2, [r3, #4]
 800082a:	4b11      	ldr	r3, [pc, #68]	; (8000870 <vPortFreeMicroROS+0xac>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4013      	ands	r3, r2
 8000830:	2b00      	cmp	r3, #0
 8000832:	d019      	beq.n	8000868 <vPortFreeMicroROS+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d115      	bne.n	8000868 <vPortFreeMicroROS+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	685a      	ldr	r2, [r3, #4]
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <vPortFreeMicroROS+0xac>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	43db      	mvns	r3, r3
 8000846:	401a      	ands	r2, r3
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800084c:	f004 fe9c 	bl	8005588 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	685a      	ldr	r2, [r3, #4]
 8000854:	4b07      	ldr	r3, [pc, #28]	; (8000874 <vPortFreeMicroROS+0xb0>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4413      	add	r3, r2
 800085a:	4a06      	ldr	r2, [pc, #24]	; (8000874 <vPortFreeMicroROS+0xb0>)
 800085c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800085e:	6938      	ldr	r0, [r7, #16]
 8000860:	f000 f8dc 	bl	8000a1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8000864:	f004 fe9e 	bl	80055a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20003d40 	.word	0x20003d40
 8000874:	20003d38 	.word	0x20003d38

08000878 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8000878:	b480      	push	{r7}
 800087a:	b087      	sub	sp, #28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000884:	2308      	movs	r3, #8
 8000886:	425b      	negs	r3, r3
 8000888:	697a      	ldr	r2, [r7, #20]
 800088a:	4413      	add	r3, r2
 800088c:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	685a      	ldr	r2, [r3, #4]
 8000896:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <getBlockSize+0x38>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	43db      	mvns	r3, r3
 800089c:	4013      	ands	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]

	return count;
 80008a0:	68fb      	ldr	r3, [r7, #12]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	371c      	adds	r7, #28
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20003d40 	.word	0x20003d40

080008b4 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80008be:	f004 fe63 	bl	8005588 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80008c2:	6838      	ldr	r0, [r7, #0]
 80008c4:	f7ff feba 	bl	800063c <pvPortMallocMicroROS>
 80008c8:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d017      	beq.n	8000900 <pvPortReallocMicroROS+0x4c>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d014      	beq.n	8000900 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff ffce 	bl	8000878 <getBlockSize>
 80008dc:	4603      	mov	r3, r0
 80008de:	2208      	movs	r2, #8
 80008e0:	1a9b      	subs	r3, r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d201      	bcs.n	80008f0 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80008f0:	68fa      	ldr	r2, [r7, #12]
 80008f2:	6879      	ldr	r1, [r7, #4]
 80008f4:	68b8      	ldr	r0, [r7, #8]
 80008f6:	f00f fd61 	bl	80103bc <memcpy>

		vPortFreeMicroROS(pv);
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff ff62 	bl	80007c4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000900:	f004 fe50 	bl	80055a4 <xTaskResumeAll>

	return newmem;
 8000904:	68bb      	ldr	r3, [r7, #8]
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	6078      	str	r0, [r7, #4]
 8000916:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000918:	f004 fe36 	bl	8005588 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	fb02 f303 	mul.w	r3, r2, r3
 8000924:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8000926:	6978      	ldr	r0, [r7, #20]
 8000928:	f7ff fe88 	bl	800063c <pvPortMallocMicroROS>
 800092c:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	613b      	str	r3, [r7, #16]

  	while(count--)
 8000932:	e004      	b.n	800093e <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8000934:	693b      	ldr	r3, [r7, #16]
 8000936:	1c5a      	adds	r2, r3, #1
 8000938:	613a      	str	r2, [r7, #16]
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	1e5a      	subs	r2, r3, #1
 8000942:	617a      	str	r2, [r7, #20]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d1f5      	bne.n	8000934 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8000948:	f004 fe2c 	bl	80055a4 <xTaskResumeAll>
  	return mem;
 800094c:	68fb      	ldr	r3, [r7, #12]
}
 800094e:	4618      	mov	r0, r3
 8000950:	3718      	adds	r7, #24
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800095e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8000962:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000964:	4b27      	ldr	r3, [pc, #156]	; (8000a04 <prvHeapInit+0xac>)
 8000966:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	2b00      	cmp	r3, #0
 8000970:	d00c      	beq.n	800098c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	3307      	adds	r3, #7
 8000976:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f023 0307 	bic.w	r3, r3, #7
 800097e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000980:	68ba      	ldr	r2, [r7, #8]
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	4a1f      	ldr	r2, [pc, #124]	; (8000a04 <prvHeapInit+0xac>)
 8000988:	4413      	add	r3, r2
 800098a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000990:	4a1d      	ldr	r2, [pc, #116]	; (8000a08 <prvHeapInit+0xb0>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000996:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <prvHeapInit+0xb0>)
 8000998:	2200      	movs	r2, #0
 800099a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	68ba      	ldr	r2, [r7, #8]
 80009a0:	4413      	add	r3, r2
 80009a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80009a4:	2208      	movs	r2, #8
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	1a9b      	subs	r3, r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f023 0307 	bic.w	r3, r3, #7
 80009b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	4a15      	ldr	r2, [pc, #84]	; (8000a0c <prvHeapInit+0xb4>)
 80009b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80009ba:	4b14      	ldr	r3, [pc, #80]	; (8000a0c <prvHeapInit+0xb4>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2200      	movs	r2, #0
 80009c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80009c2:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <prvHeapInit+0xb4>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	68fa      	ldr	r2, [r7, #12]
 80009d2:	1ad2      	subs	r2, r2, r3
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <prvHeapInit+0xb4>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <prvHeapInit+0xb8>)
 80009e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <prvHeapInit+0xbc>)
 80009ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <prvHeapInit+0xc0>)
 80009f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80009f6:	601a      	str	r2, [r3, #0]
}
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	2000012c 	.word	0x2000012c
 8000a08:	20003d2c 	.word	0x20003d2c
 8000a0c:	20003d34 	.word	0x20003d34
 8000a10:	20003d3c 	.word	0x20003d3c
 8000a14:	20003d38 	.word	0x20003d38
 8000a18:	20003d40 	.word	0x20003d40

08000a1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000a24:	4b28      	ldr	r3, [pc, #160]	; (8000ac8 <prvInsertBlockIntoFreeList+0xac>)
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	e002      	b.n	8000a30 <prvInsertBlockIntoFreeList+0x14>
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d8f7      	bhi.n	8000a2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	68ba      	ldr	r2, [r7, #8]
 8000a44:	4413      	add	r3, r2
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d108      	bne.n	8000a5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	685a      	ldr	r2, [r3, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	441a      	add	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	441a      	add	r2, r3
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d118      	bne.n	8000aa4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <prvInsertBlockIntoFreeList+0xb0>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d00d      	beq.n	8000a9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	685a      	ldr	r2, [r3, #4]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	441a      	add	r2, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	e008      	b.n	8000aac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <prvInsertBlockIntoFreeList+0xb0>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	e003      	b.n	8000aac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000aac:	68fa      	ldr	r2, [r7, #12]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d002      	beq.n	8000aba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000aba:	bf00      	nop
 8000abc:	3714      	adds	r7, #20
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20003d2c 	.word	0x20003d2c
 8000acc:	20003d34 	.word	0x20003d34

08000ad0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ad4:	f000 fdf2 	bl	80016bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad8:	f000 f81a 	bl	8000b10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000adc:	f000 f8d4 	bl	8000c88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ae0:	f000 f8aa 	bl	8000c38 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ae4:	f000 f87e 	bl	8000be4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ae8:	f003 fc46 	bl	8004378 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000aec:	4a05      	ldr	r2, [pc, #20]	; (8000b04 <main+0x34>)
 8000aee:	2100      	movs	r1, #0
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <main+0x38>)
 8000af2:	f003 fc8b 	bl	800440c <osThreadNew>
 8000af6:	4603      	mov	r3, r0
 8000af8:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <main+0x3c>)
 8000afa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000afc:	f003 fc60 	bl	80043c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <main+0x30>
 8000b02:	bf00      	nop
 8000b04:	08011280 	.word	0x08011280
 8000b08:	08000cf5 	.word	0x08000cf5
 8000b0c:	20003e48 	.word	0x20003e48

08000b10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b094      	sub	sp, #80	; 0x50
 8000b14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b16:	f107 0320 	add.w	r3, r7, #32
 8000b1a:	2230      	movs	r2, #48	; 0x30
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f00f fb84 	bl	801022c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	4b28      	ldr	r3, [pc, #160]	; (8000bdc <SystemClock_Config+0xcc>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3c:	4a27      	ldr	r2, [pc, #156]	; (8000bdc <SystemClock_Config+0xcc>)
 8000b3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b42:	6413      	str	r3, [r2, #64]	; 0x40
 8000b44:	4b25      	ldr	r3, [pc, #148]	; (8000bdc <SystemClock_Config+0xcc>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b50:	2300      	movs	r3, #0
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4b22      	ldr	r3, [pc, #136]	; (8000be0 <SystemClock_Config+0xd0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a21      	ldr	r2, [pc, #132]	; (8000be0 <SystemClock_Config+0xd0>)
 8000b5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <SystemClock_Config+0xd0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b76:	2302      	movs	r3, #2
 8000b78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b80:	2308      	movs	r3, #8
 8000b82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b84:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b8e:	2307      	movs	r3, #7
 8000b90:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b92:	f107 0320 	add.w	r3, r7, #32
 8000b96:	4618      	mov	r0, r3
 8000b98:	f001 fcb2 	bl	8002500 <HAL_RCC_OscConfig>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ba2:	f000 f93f 	bl	8000e24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba6:	230f      	movs	r3, #15
 8000ba8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000baa:	2302      	movs	r3, #2
 8000bac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bb2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bb6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	2105      	movs	r1, #5
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f001 ff13 	bl	80029f0 <HAL_RCC_ClockConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bd0:	f000 f928 	bl	8000e24 <Error_Handler>
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	3750      	adds	r7, #80	; 0x50
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40007000 	.word	0x40007000

08000be4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000be8:	4b11      	ldr	r3, [pc, #68]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000bea:	4a12      	ldr	r2, [pc, #72]	; (8000c34 <MX_USART2_UART_Init+0x50>)
 8000bec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bee:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000bf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000c0a:	220c      	movs	r2, #12
 8000c0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0e:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c1a:	4805      	ldr	r0, [pc, #20]	; (8000c30 <MX_USART2_UART_Init+0x4c>)
 8000c1c:	f002 f908 	bl	8002e30 <HAL_UART_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c26:	f000 f8fd 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20003d44 	.word	0x20003d44
 8000c34:	40004400 	.word	0x40004400

08000c38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	4b10      	ldr	r3, [pc, #64]	; (8000c84 <MX_DMA_Init+0x4c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a0f      	ldr	r2, [pc, #60]	; (8000c84 <MX_DMA_Init+0x4c>)
 8000c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	; (8000c84 <MX_DMA_Init+0x4c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	2010      	movs	r0, #16
 8000c60:	f000 fe79 	bl	8001956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000c64:	2010      	movs	r0, #16
 8000c66:	f000 fe92 	bl	800198e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2105      	movs	r1, #5
 8000c6e:	2011      	movs	r0, #17
 8000c70:	f000 fe71 	bl	8001956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000c74:	2011      	movs	r0, #17
 8000c76:	f000 fe8a 	bl	800198e <HAL_NVIC_EnableIRQ>

}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800

08000c88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b17      	ldr	r3, [pc, #92]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a16      	ldr	r2, [pc, #88]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000c98:	f043 0304 	orr.w	r3, r3, #4
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0304 	and.w	r3, r3, #4
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cc2:	60bb      	str	r3, [r7, #8]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a08      	ldr	r2, [pc, #32]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <MX_GPIO_Init+0x68>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000ce2:	bf00      	nop
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	40023800 	.word	0x40023800

08000cf4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000cf4:	b5b0      	push	{r4, r5, r7, lr}
 8000cf6:	b0ca      	sub	sp, #296	; 0x128
 8000cf8:	af02      	add	r7, sp, #8
 8000cfa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8000cfe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000d02:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 8000d04:	4b39      	ldr	r3, [pc, #228]	; (8000dec <StartDefaultTask+0xf8>)
 8000d06:	9301      	str	r3, [sp, #4]
 8000d08:	4b39      	ldr	r3, [pc, #228]	; (8000df0 <StartDefaultTask+0xfc>)
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	4b39      	ldr	r3, [pc, #228]	; (8000df4 <StartDefaultTask+0x100>)
 8000d0e:	4a3a      	ldr	r2, [pc, #232]	; (8000df8 <StartDefaultTask+0x104>)
 8000d10:	493a      	ldr	r1, [pc, #232]	; (8000dfc <StartDefaultTask+0x108>)
 8000d12:	2001      	movs	r0, #1
 8000d14:	f006 fad8 	bl	80072c8 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8000d18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f006 fa55 	bl	80071cc <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 8000d22:	4b37      	ldr	r3, [pc, #220]	; (8000e00 <StartDefaultTask+0x10c>)
 8000d24:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8000d28:	4b36      	ldr	r3, [pc, #216]	; (8000e04 <StartDefaultTask+0x110>)
 8000d2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8000d2e:	4b36      	ldr	r3, [pc, #216]	; (8000e08 <StartDefaultTask+0x114>)
 8000d30:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8000d34:	4b35      	ldr	r3, [pc, #212]	; (8000e0c <StartDefaultTask+0x118>)
 8000d36:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8000d3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f006 fa52 	bl	80071e8 <rcutils_set_default_allocator>
 8000d44:	4603      	mov	r3, r0
 8000d46:	f083 0301 	eor.w	r3, r3, #1
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d004      	beq.n	8000d5a <StartDefaultTask+0x66>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8000d50:	f240 1155 	movw	r1, #341	; 0x155
 8000d54:	482e      	ldr	r0, [pc, #184]	; (8000e10 <StartDefaultTask+0x11c>)
 8000d56:	f00f f9a7 	bl	80100a8 <iprintf>
	  	  rcl_subscription_t subscriber;
	  	  rclc_executor_t executor;
	  	 // rcl_timer_t timer;


	  allocator = rcl_get_default_allocator();
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f006 fa61 	bl	8007224 <rcutils_get_default_allocator>
 8000d62:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8000d66:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000d6a:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8000d6e:	461d      	mov	r5, r3
 8000d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d74:	682b      	ldr	r3, [r5, #0]
 8000d76:	6023      	str	r3, [r4, #0]

	  //create init_options
	  rclc_support_init(&support, 0, NULL, &allocator);
 8000d78:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000d7c:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	f006 f960 	bl	8007048 <rclc_support_init>

	  // create node
	  rclc_node_init_default(&node, "cubemx_node", "STM32Discovery", &support);
 8000d88:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d8c:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8000d90:	4a20      	ldr	r2, [pc, #128]	; (8000e14 <StartDefaultTask+0x120>)
 8000d92:	4921      	ldr	r1, [pc, #132]	; (8000e18 <StartDefaultTask+0x124>)
 8000d94:	f006 f9a2 	bl	80070dc <rclc_node_init_default>



	  //create publisher
	  rclc_publisher_init_default(
 8000d98:	f006 ff1c 	bl	8007bd4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8000da2:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8000da6:	4b1d      	ldr	r3, [pc, #116]	; (8000e1c <StartDefaultTask+0x128>)
 8000da8:	f006 f9d4 	bl	8007154 <rclc_publisher_init_default>

	  	rclc_executor_spin(&executor);*/



	  msg.data = 5;
 8000dac:	2305      	movs	r3, #5
 8000dae:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100

	  for(;;)
	  {
	    rcl_ret_t ret = rcl_publish(&publisher, &msg, NULL);
 8000db2:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8000db6:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f006 f91f 	bl	8007000 <rcl_publish>
 8000dc2:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
	    if (ret != RCL_RET_OK)
 8000dc6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d004      	beq.n	8000dd8 <StartDefaultTask+0xe4>
	    {
	      printf("Error publishing (line %d)\n", __LINE__);
 8000dce:	f240 1191 	movw	r1, #401	; 0x191
 8000dd2:	4813      	ldr	r0, [pc, #76]	; (8000e20 <StartDefaultTask+0x12c>)
 8000dd4:	f00f f968 	bl	80100a8 <iprintf>
	    }*/



	   // rclc_executor_spin(&executor);
	    msg.data++;
 8000dd8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000ddc:	3301      	adds	r3, #1
 8000dde:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100

	    osDelay(10);
 8000de2:	200a      	movs	r0, #10
 8000de4:	f003 fba4 	bl	8004530 <osDelay>
	  {
 8000de8:	e7e3      	b.n	8000db2 <StartDefaultTask+0xbe>
 8000dea:	bf00      	nop
 8000dec:	080015c1 	.word	0x080015c1
 8000df0:	08001559 	.word	0x08001559
 8000df4:	08001539 	.word	0x08001539
 8000df8:	0800150d 	.word	0x0800150d
 8000dfc:	20003d44 	.word	0x20003d44
 8000e00:	08000e31 	.word	0x08000e31
 8000e04:	08000e75 	.word	0x08000e75
 8000e08:	08000ead 	.word	0x08000ead
 8000e0c:	08000f19 	.word	0x08000f19
 8000e10:	080111f0 	.word	0x080111f0
 8000e14:	08011218 	.word	0x08011218
 8000e18:	08011228 	.word	0x08011228
 8000e1c:	08011234 	.word	0x08011234
 8000e20:	08011240 	.word	0x08011240

08000e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e28:	b672      	cpsid	i
}
 8000e2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e2c:	e7fe      	b.n	8000e2c <Error_Handler+0x8>
	...

08000e30 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <microros_allocate+0x3c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4413      	add	r3, r2
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <microros_allocate+0x3c>)
 8000e48:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <microros_allocate+0x40>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	4413      	add	r3, r2
 8000e54:	461a      	mov	r2, r3
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <microros_allocate+0x40>)
 8000e58:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff fbee 	bl	800063c <pvPortMallocMicroROS>
 8000e60:	4603      	mov	r3, r0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20003e4c 	.word	0x20003e4c
 8000e70:	20003e50 	.word	0x20003e50

08000e74 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d00c      	beq.n	8000e9e <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff fcf7 	bl	8000878 <getBlockSize>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a06      	ldr	r2, [pc, #24]	; (8000ea8 <microros_deallocate+0x34>)
 8000e8e:	6812      	ldr	r2, [r2, #0]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	461a      	mov	r2, r3
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <microros_deallocate+0x34>)
 8000e96:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff fc93 	bl	80007c4 <vPortFreeMicroROS>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20003e50 	.word	0x20003e50

08000eac <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8000eb8:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <microros_reallocate+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <microros_reallocate+0x64>)
 8000ec6:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <microros_reallocate+0x68>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <microros_reallocate+0x68>)
 8000ed6:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d104      	bne.n	8000ee8 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8000ede:	68b8      	ldr	r0, [r7, #8]
 8000ee0:	f7ff fbac 	bl	800063c <pvPortMallocMicroROS>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	e00e      	b.n	8000f06 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f7ff fcc5 	bl	8000878 <getBlockSize>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	4a08      	ldr	r2, [pc, #32]	; (8000f14 <microros_reallocate+0x68>)
 8000ef2:	6812      	ldr	r2, [r2, #0]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <microros_reallocate+0x68>)
 8000efa:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff fcd8 	bl	80008b4 <pvPortReallocMicroROS>
 8000f04:	4603      	mov	r3, r0
  }
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20003e4c 	.word	0x20003e4c
 8000f14:	20003e50 	.word	0x20003e50

08000f18 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <microros_zero_allocate+0x48>)
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	4413      	add	r3, r2
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <microros_zero_allocate+0x48>)
 8000f36:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	4a08      	ldr	r2, [pc, #32]	; (8000f64 <microros_zero_allocate+0x4c>)
 8000f42:	6812      	ldr	r2, [r2, #0]
 8000f44:	4413      	add	r3, r2
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <microros_zero_allocate+0x4c>)
 8000f4a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8000f4c:	68b9      	ldr	r1, [r7, #8]
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff fcdd 	bl	800090e <pvPortCallocMicroROS>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20003e4c 	.word	0x20003e4c
 8000f64:	20003e50 	.word	0x20003e50

08000f68 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8000f68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f6c:	b086      	sub	sp, #24
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000f74:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8000f7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f7e:	a320      	add	r3, pc, #128	; (adr r3, 8001000 <UTILS_NanosecondsToTimespec+0x98>)
 8000f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f84:	f7ff f98c 	bl	80002a0 <__aeabi_ldivmod>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	6879      	ldr	r1, [r7, #4]
 8000f8e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8000f92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f96:	a31a      	add	r3, pc, #104	; (adr r3, 8001000 <UTILS_NanosecondsToTimespec+0x98>)
 8000f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9c:	f7ff f980 	bl	80002a0 <__aeabi_ldivmod>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	da20      	bge.n	8000fee <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <UTILS_NanosecondsToTimespec+0x90>)
 8000fb2:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb6:	1712      	asrs	r2, r2, #28
 8000fb8:	17db      	asrs	r3, r3, #31
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc6:	6979      	ldr	r1, [r7, #20]
 8000fc8:	17c8      	asrs	r0, r1, #31
 8000fca:	460c      	mov	r4, r1
 8000fcc:	4605      	mov	r5, r0
 8000fce:	ebb2 0804 	subs.w	r8, r2, r4
 8000fd2:	eb63 0905 	sbc.w	r9, r3, r5
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689a      	ldr	r2, [r3, #8]
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	4906      	ldr	r1, [pc, #24]	; (8000ffc <UTILS_NanosecondsToTimespec+0x94>)
 8000fe4:	fb01 f303 	mul.w	r3, r1, r3
 8000fe8:	441a      	add	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	609a      	str	r2, [r3, #8]
    }
}
 8000fee:	bf00      	nop
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000ff8:	44b82fa1 	.word	0x44b82fa1
 8000ffc:	3b9aca00 	.word	0x3b9aca00
 8001000:	3b9aca00 	.word	0x3b9aca00
 8001004:	00000000 	.word	0x00000000

08001008 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8001008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800100c:	b08e      	sub	sp, #56	; 0x38
 800100e:	af00      	add	r7, sp, #0
 8001010:	6278      	str	r0, [r7, #36]	; 0x24
 8001012:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8001014:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001018:	2300      	movs	r3, #0
 800101a:	6013      	str	r3, [r2, #0]
 800101c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800102a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800102e:	4618      	mov	r0, r3
 8001030:	f004 fd32 	bl	8005a98 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8001034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001036:	17da      	asrs	r2, r3, #31
 8001038:	61bb      	str	r3, [r7, #24]
 800103a:	61fa      	str	r2, [r7, #28]
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	69b9      	ldr	r1, [r7, #24]
 8001046:	000b      	movs	r3, r1
 8001048:	2200      	movs	r2, #0
 800104a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800104e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001050:	2200      	movs	r2, #0
 8001052:	461c      	mov	r4, r3
 8001054:	4615      	mov	r5, r2
 8001056:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800105a:	1911      	adds	r1, r2, r4
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	416b      	adcs	r3, r5
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001066:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800106a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	f04f 0400 	mov.w	r4, #0
 8001076:	f04f 0500 	mov.w	r5, #0
 800107a:	015d      	lsls	r5, r3, #5
 800107c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001080:	0154      	lsls	r4, r2, #5
 8001082:	4622      	mov	r2, r4
 8001084:	462b      	mov	r3, r5
 8001086:	ebb2 0800 	subs.w	r8, r2, r0
 800108a:	eb63 0901 	sbc.w	r9, r3, r1
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800109a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800109e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80010a2:	4690      	mov	r8, r2
 80010a4:	4699      	mov	r9, r3
 80010a6:	eb18 0a00 	adds.w	sl, r8, r0
 80010aa:	eb49 0b01 	adc.w	fp, r9, r1
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	f04f 0300 	mov.w	r3, #0
 80010b6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80010ba:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80010be:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80010c2:	ebb2 040a 	subs.w	r4, r2, sl
 80010c6:	603c      	str	r4, [r7, #0]
 80010c8:	eb63 030b 	sbc.w	r3, r3, fp
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80010d2:	4623      	mov	r3, r4
 80010d4:	181b      	adds	r3, r3, r0
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	462b      	mov	r3, r5
 80010da:	eb41 0303 	adc.w	r3, r1, r3
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	6a3a      	ldr	r2, [r7, #32]
 80010e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010e6:	f7ff ff3f 	bl	8000f68 <UTILS_NanosecondsToTimespec>

    return 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	4618      	mov	r0, r3
 80010ee:	3738      	adds	r7, #56	; 0x38
 80010f0:	46bd      	mov	sp, r7
 80010f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <HAL_MspInit+0x64>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	4a15      	ldr	r2, [pc, #84]	; (800115c <HAL_MspInit+0x64>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110c:	6453      	str	r3, [r2, #68]	; 0x44
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <HAL_MspInit+0x64>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <HAL_MspInit+0x64>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	4a0e      	ldr	r2, [pc, #56]	; (800115c <HAL_MspInit+0x64>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001128:	6413      	str	r3, [r2, #64]	; 0x40
 800112a:	4b0c      	ldr	r3, [pc, #48]	; (800115c <HAL_MspInit+0x64>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	210f      	movs	r1, #15
 800113a:	f06f 0001 	mvn.w	r0, #1
 800113e:	f000 fc0a 	bl	8001956 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2105      	movs	r1, #5
 8001146:	2005      	movs	r0, #5
 8001148:	f000 fc05 	bl	8001956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800114c:	2005      	movs	r0, #5
 800114e:	f000 fc1e 	bl	800198e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800

08001160 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a4c      	ldr	r2, [pc, #304]	; (80012b0 <HAL_UART_MspInit+0x150>)
 800117e:	4293      	cmp	r3, r2
 8001180:	f040 8092 	bne.w	80012a8 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	4b4a      	ldr	r3, [pc, #296]	; (80012b4 <HAL_UART_MspInit+0x154>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118c:	4a49      	ldr	r2, [pc, #292]	; (80012b4 <HAL_UART_MspInit+0x154>)
 800118e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001192:	6413      	str	r3, [r2, #64]	; 0x40
 8001194:	4b47      	ldr	r3, [pc, #284]	; (80012b4 <HAL_UART_MspInit+0x154>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119c:	613b      	str	r3, [r7, #16]
 800119e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	4b43      	ldr	r3, [pc, #268]	; (80012b4 <HAL_UART_MspInit+0x154>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	4a42      	ldr	r2, [pc, #264]	; (80012b4 <HAL_UART_MspInit+0x154>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	6313      	str	r3, [r2, #48]	; 0x30
 80011b0:	4b40      	ldr	r3, [pc, #256]	; (80012b4 <HAL_UART_MspInit+0x154>)
 80011b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011bc:	230c      	movs	r3, #12
 80011be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c0:	2302      	movs	r3, #2
 80011c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c8:	2303      	movs	r3, #3
 80011ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011cc:	2307      	movs	r3, #7
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	4619      	mov	r1, r3
 80011d6:	4838      	ldr	r0, [pc, #224]	; (80012b8 <HAL_UART_MspInit+0x158>)
 80011d8:	f000 fff6 	bl	80021c8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80011dc:	4b37      	ldr	r3, [pc, #220]	; (80012bc <HAL_UART_MspInit+0x15c>)
 80011de:	4a38      	ldr	r2, [pc, #224]	; (80012c0 <HAL_UART_MspInit+0x160>)
 80011e0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80011e2:	4b36      	ldr	r3, [pc, #216]	; (80012bc <HAL_UART_MspInit+0x15c>)
 80011e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011e8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ea:	4b34      	ldr	r3, [pc, #208]	; (80012bc <HAL_UART_MspInit+0x15c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f0:	4b32      	ldr	r3, [pc, #200]	; (80012bc <HAL_UART_MspInit+0x15c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011f6:	4b31      	ldr	r3, [pc, #196]	; (80012bc <HAL_UART_MspInit+0x15c>)
 80011f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011fe:	4b2f      	ldr	r3, [pc, #188]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001204:	4b2d      	ldr	r3, [pc, #180]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800120a:	4b2c      	ldr	r3, [pc, #176]	; (80012bc <HAL_UART_MspInit+0x15c>)
 800120c:	2200      	movs	r2, #0
 800120e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001210:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001212:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001216:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001218:	4b28      	ldr	r3, [pc, #160]	; (80012bc <HAL_UART_MspInit+0x15c>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800121e:	4827      	ldr	r0, [pc, #156]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001220:	f000 fbd0 	bl	80019c4 <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800122a:	f7ff fdfb 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a22      	ldr	r2, [pc, #136]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001232:	639a      	str	r2, [r3, #56]	; 0x38
 8001234:	4a21      	ldr	r2, [pc, #132]	; (80012bc <HAL_UART_MspInit+0x15c>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800123a:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <HAL_UART_MspInit+0x164>)
 800123c:	4a22      	ldr	r2, [pc, #136]	; (80012c8 <HAL_UART_MspInit+0x168>)
 800123e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001240:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001242:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001246:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001248:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <HAL_UART_MspInit+0x164>)
 800124a:	2240      	movs	r2, #64	; 0x40
 800124c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800124e:	4b1d      	ldr	r3, [pc, #116]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001256:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800125a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800125c:	4b19      	ldr	r3, [pc, #100]	; (80012c4 <HAL_UART_MspInit+0x164>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001268:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <HAL_UART_MspInit+0x164>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001270:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001274:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001278:	2200      	movs	r2, #0
 800127a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800127c:	4811      	ldr	r0, [pc, #68]	; (80012c4 <HAL_UART_MspInit+0x164>)
 800127e:	f000 fba1 	bl	80019c4 <HAL_DMA_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8001288:	f7ff fdcc 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a0d      	ldr	r2, [pc, #52]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001290:	635a      	str	r2, [r3, #52]	; 0x34
 8001292:	4a0c      	ldr	r2, [pc, #48]	; (80012c4 <HAL_UART_MspInit+0x164>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001298:	2200      	movs	r2, #0
 800129a:	2105      	movs	r1, #5
 800129c:	2026      	movs	r0, #38	; 0x26
 800129e:	f000 fb5a 	bl	8001956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012a2:	2026      	movs	r0, #38	; 0x26
 80012a4:	f000 fb73 	bl	800198e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012a8:	bf00      	nop
 80012aa:	3728      	adds	r7, #40	; 0x28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40004400 	.word	0x40004400
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40020000 	.word	0x40020000
 80012bc:	20003d88 	.word	0x20003d88
 80012c0:	40026088 	.word	0x40026088
 80012c4:	20003de8 	.word	0x20003de8
 80012c8:	400260a0 	.word	0x400260a0

080012cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <NMI_Handler+0x4>

080012d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d6:	e7fe      	b.n	80012d6 <HardFault_Handler+0x4>

080012d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <MemManage_Handler+0x4>

080012de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e2:	e7fe      	b.n	80012e2 <BusFault_Handler+0x4>

080012e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <UsageFault_Handler+0x4>

080012ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fc:	f000 fa30 	bl	8001760 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001300:	f004 fd4a 	bl	8005d98 <xTaskGetSchedulerState>
 8001304:	4603      	mov	r3, r0
 8001306:	2b01      	cmp	r3, #1
 8001308:	d001      	beq.n	800130e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800130a:	f005 fb35 	bl	8006978 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}

08001312 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <DMA1_Stream5_IRQHandler+0x10>)
 8001326:	f000 fce5 	bl	8001cf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20003d88 	.word	0x20003d88

08001334 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <DMA1_Stream6_IRQHandler+0x10>)
 800133a:	f000 fcdb 	bl	8001cf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20003de8 	.word	0x20003de8

08001348 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800134c:	4802      	ldr	r0, [pc, #8]	; (8001358 <USART2_IRQHandler+0x10>)
 800134e:	f001 feeb 	bl	8003128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20003d44 	.word	0x20003d44

0800135c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return 1;
 8001360:	2301      	movs	r3, #1
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <_kill>:

int _kill(int pid, int sig)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001376:	f00e ffed 	bl	8010354 <__errno>
 800137a:	4603      	mov	r3, r0
 800137c:	2216      	movs	r2, #22
 800137e:	601a      	str	r2, [r3, #0]
  return -1;
 8001380:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001384:	4618      	mov	r0, r3
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <_exit>:

void _exit (int status)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001394:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff ffe7 	bl	800136c <_kill>
  while (1) {}    /* Make sure we hang here */
 800139e:	e7fe      	b.n	800139e <_exit+0x12>

080013a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	e00a      	b.n	80013c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013b2:	f3af 8000 	nop.w
 80013b6:	4601      	mov	r1, r0
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	1c5a      	adds	r2, r3, #1
 80013bc:	60ba      	str	r2, [r7, #8]
 80013be:	b2ca      	uxtb	r2, r1
 80013c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3301      	adds	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	dbf0      	blt.n	80013b2 <_read+0x12>
  }

  return len;
 80013d0:	687b      	ldr	r3, [r7, #4]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b086      	sub	sp, #24
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]
 80013ea:	e009      	b.n	8001400 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	60ba      	str	r2, [r7, #8]
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	3301      	adds	r3, #1
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	697a      	ldr	r2, [r7, #20]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	429a      	cmp	r2, r3
 8001406:	dbf1      	blt.n	80013ec <_write+0x12>
  }
  return len;
 8001408:	687b      	ldr	r3, [r7, #4]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <_close>:

int _close(int file)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800141a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800143a:	605a      	str	r2, [r3, #4]
  return 0;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <_isatty>:

int _isatty(int file)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001452:	2301      	movs	r3, #1
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001484:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <_sbrk+0x5c>)
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <_sbrk+0x60>)
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001490:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <_sbrk+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <_sbrk+0x64>)
 800149a:	4a12      	ldr	r2, [pc, #72]	; (80014e4 <_sbrk+0x68>)
 800149c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <_sbrk+0x64>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d207      	bcs.n	80014bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ac:	f00e ff52 	bl	8010354 <__errno>
 80014b0:	4603      	mov	r3, r0
 80014b2:	220c      	movs	r2, #12
 80014b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014ba:	e009      	b.n	80014d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014bc:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <_sbrk+0x64>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	4a05      	ldr	r2, [pc, #20]	; (80014e0 <_sbrk+0x64>)
 80014cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3718      	adds	r7, #24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20020000 	.word	0x20020000
 80014dc:	00000400 	.word	0x00000400
 80014e0:	20003e58 	.word	0x20003e58
 80014e4:	2000dc10 	.word	0x2000dc10

080014e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <SystemInit+0x20>)
 80014ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014f2:	4a05      	ldr	r2, [pc, #20]	; (8001508 <SystemInit+0x20>)
 80014f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800151a:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 800151c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001520:	4904      	ldr	r1, [pc, #16]	; (8001534 <cubemx_transport_open+0x28>)
 8001522:	68f8      	ldr	r0, [r7, #12]
 8001524:	f001 fd50 	bl	8002fc8 <HAL_UART_Receive_DMA>
    return true;
 8001528:	2301      	movs	r3, #1
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20003e5c 	.word	0x20003e5c

08001538 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001546:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f001 fd6d 	bl	8003028 <HAL_UART_DMAStop>
    return true;
 800154e:	2301      	movs	r3, #1
}
 8001550:	4618      	mov	r0, r3
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
 8001564:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800156c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b20      	cmp	r3, #32
 8001578:	d11c      	bne.n	80015b4 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	b29b      	uxth	r3, r3
 800157e:	461a      	mov	r2, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	6978      	ldr	r0, [r7, #20]
 8001584:	f001 fca2 	bl	8002ecc <HAL_UART_Transmit_DMA>
 8001588:	4603      	mov	r3, r0
 800158a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800158c:	e002      	b.n	8001594 <cubemx_transport_write+0x3c>
            osDelay(1);
 800158e:	2001      	movs	r0, #1
 8001590:	f002 ffce 	bl	8004530 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001594:	7cfb      	ldrb	r3, [r7, #19]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d105      	bne.n	80015a6 <cubemx_transport_write+0x4e>
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b20      	cmp	r3, #32
 80015a4:	d1f3      	bne.n	800158e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 80015a6:	7cfb      	ldrb	r3, [r7, #19]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d101      	bne.n	80015b0 <cubemx_transport_write+0x58>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	e002      	b.n	80015b6 <cubemx_transport_write+0x5e>
 80015b0:	2300      	movs	r3, #0
 80015b2:	e000      	b.n	80015b6 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 80015b4:	2300      	movs	r3, #0
    }
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b088      	sub	sp, #32
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
 80015cc:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80015d4:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80015da:	b672      	cpsid	i
}
 80015dc:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80015ea:	4a1c      	ldr	r2, [pc, #112]	; (800165c <cubemx_transport_read+0x9c>)
 80015ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80015ee:	b662      	cpsie	i
}
 80015f0:	bf00      	nop
        __enable_irq();
        ms_used++;
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f002 ff99 	bl	8004530 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <cubemx_transport_read+0xa0>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <cubemx_transport_read+0x9c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d103      	bne.n	8001612 <cubemx_transport_read+0x52>
 800160a:	69fa      	ldr	r2, [r7, #28]
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	dbe3      	blt.n	80015da <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001616:	e011      	b.n	800163c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <cubemx_transport_read+0xa0>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	440b      	add	r3, r1
 8001622:	4910      	ldr	r1, [pc, #64]	; (8001664 <cubemx_transport_read+0xa4>)
 8001624:	5c8a      	ldrb	r2, [r1, r2]
 8001626:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001628:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <cubemx_transport_read+0xa0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001632:	4a0b      	ldr	r2, [pc, #44]	; (8001660 <cubemx_transport_read+0xa0>)
 8001634:	6013      	str	r3, [r2, #0]
        wrote++;
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	3301      	adds	r3, #1
 800163a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <cubemx_transport_read+0xa0>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <cubemx_transport_read+0x9c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	d003      	beq.n	8001650 <cubemx_transport_read+0x90>
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	429a      	cmp	r2, r3
 800164e:	d3e3      	bcc.n	8001618 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8001650:	69bb      	ldr	r3, [r7, #24]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3720      	adds	r7, #32
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20004660 	.word	0x20004660
 8001660:	2000465c 	.word	0x2000465c
 8001664:	20003e5c 	.word	0x20003e5c

08001668 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800166c:	480d      	ldr	r0, [pc, #52]	; (80016a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800166e:	490e      	ldr	r1, [pc, #56]	; (80016a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001670:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001674:	e002      	b.n	800167c <LoopCopyDataInit>

08001676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167a:	3304      	adds	r3, #4

0800167c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800167c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001680:	d3f9      	bcc.n	8001676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001682:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001684:	4c0b      	ldr	r4, [pc, #44]	; (80016b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001688:	e001      	b.n	800168e <LoopFillZerobss>

0800168a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800168c:	3204      	adds	r2, #4

0800168e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001690:	d3fb      	bcc.n	800168a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001692:	f7ff ff29 	bl	80014e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001696:	f00e fe63 	bl	8010360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800169a:	f7ff fa19 	bl	8000ad0 <main>
  bx  lr    
 800169e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a8:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 80016ac:	08011de8 	.word	0x08011de8
  ldr r2, =_sbss
 80016b0:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 80016b4:	2000dc0c 	.word	0x2000dc0c

080016b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b8:	e7fe      	b.n	80016b8 <ADC_IRQHandler>
	...

080016bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_Init+0x40>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0d      	ldr	r2, [pc, #52]	; (80016fc <HAL_Init+0x40>)
 80016c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_Init+0x40>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a0a      	ldr	r2, [pc, #40]	; (80016fc <HAL_Init+0x40>)
 80016d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d8:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_Init+0x40>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a07      	ldr	r2, [pc, #28]	; (80016fc <HAL_Init+0x40>)
 80016de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e4:	2003      	movs	r0, #3
 80016e6:	f000 f92b 	bl	8001940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ea:	200f      	movs	r0, #15
 80016ec:	f000 f808 	bl	8001700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f0:	f7ff fd02 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023c00 	.word	0x40023c00

08001700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_InitTick+0x54>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_InitTick+0x58>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001716:	fbb3 f3f1 	udiv	r3, r3, r1
 800171a:	fbb2 f3f3 	udiv	r3, r2, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f943 	bl	80019aa <HAL_SYSTICK_Config>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e00e      	b.n	800174c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b0f      	cmp	r3, #15
 8001732:	d80a      	bhi.n	800174a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001734:	2200      	movs	r2, #0
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800173c:	f000 f90b 	bl	8001956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001740:	4a06      	ldr	r2, [pc, #24]	; (800175c <HAL_InitTick+0x5c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e000      	b.n	800174c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000004 	.word	0x20000004
 8001758:	2000000c 	.word	0x2000000c
 800175c:	20000008 	.word	0x20000008

08001760 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_IncTick+0x20>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <HAL_IncTick+0x24>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4413      	add	r3, r2
 8001770:	4a04      	ldr	r2, [pc, #16]	; (8001784 <HAL_IncTick+0x24>)
 8001772:	6013      	str	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	2000000c 	.word	0x2000000c
 8001784:	20004664 	.word	0x20004664

08001788 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  return uwTick;
 800178c:	4b03      	ldr	r3, [pc, #12]	; (800179c <HAL_GetTick+0x14>)
 800178e:	681b      	ldr	r3, [r3, #0]
}
 8001790:	4618      	mov	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	20004664 	.word	0x20004664

080017a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017b0:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017bc:	4013      	ands	r3, r2
 80017be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017d2:	4a04      	ldr	r2, [pc, #16]	; (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	60d3      	str	r3, [r2, #12]
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <__NVIC_GetPriorityGrouping+0x18>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	f003 0307 	and.w	r3, r3, #7
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	2b00      	cmp	r3, #0
 8001814:	db0b      	blt.n	800182e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f003 021f 	and.w	r2, r3, #31
 800181c:	4907      	ldr	r1, [pc, #28]	; (800183c <__NVIC_EnableIRQ+0x38>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	2001      	movs	r0, #1
 8001826:	fa00 f202 	lsl.w	r2, r0, r2
 800182a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	e000e100 	.word	0xe000e100

08001840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	6039      	str	r1, [r7, #0]
 800184a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	db0a      	blt.n	800186a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	b2da      	uxtb	r2, r3
 8001858:	490c      	ldr	r1, [pc, #48]	; (800188c <__NVIC_SetPriority+0x4c>)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	0112      	lsls	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	440b      	add	r3, r1
 8001864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001868:	e00a      	b.n	8001880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4908      	ldr	r1, [pc, #32]	; (8001890 <__NVIC_SetPriority+0x50>)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	3b04      	subs	r3, #4
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	440b      	add	r3, r1
 800187e:	761a      	strb	r2, [r3, #24]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000e100 	.word	0xe000e100
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001894:	b480      	push	{r7}
 8001896:	b089      	sub	sp, #36	; 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f1c3 0307 	rsb	r3, r3, #7
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	bf28      	it	cs
 80018b2:	2304      	movcs	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3304      	adds	r3, #4
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d902      	bls.n	80018c4 <NVIC_EncodePriority+0x30>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3b03      	subs	r3, #3
 80018c2:	e000      	b.n	80018c6 <NVIC_EncodePriority+0x32>
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43da      	mvns	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	401a      	ands	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	4313      	orrs	r3, r2
         );
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	; 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
	...

080018fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800190c:	d301      	bcc.n	8001912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800190e:	2301      	movs	r3, #1
 8001910:	e00f      	b.n	8001932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001912:	4a0a      	ldr	r2, [pc, #40]	; (800193c <SysTick_Config+0x40>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3b01      	subs	r3, #1
 8001918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800191a:	210f      	movs	r1, #15
 800191c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001920:	f7ff ff8e 	bl	8001840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001924:	4b05      	ldr	r3, [pc, #20]	; (800193c <SysTick_Config+0x40>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800192a:	4b04      	ldr	r3, [pc, #16]	; (800193c <SysTick_Config+0x40>)
 800192c:	2207      	movs	r2, #7
 800192e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	e000e010 	.word	0xe000e010

08001940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff29 	bl	80017a0 <__NVIC_SetPriorityGrouping>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
 8001962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001968:	f7ff ff3e 	bl	80017e8 <__NVIC_GetPriorityGrouping>
 800196c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	6978      	ldr	r0, [r7, #20]
 8001974:	f7ff ff8e 	bl	8001894 <NVIC_EncodePriority>
 8001978:	4602      	mov	r2, r0
 800197a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff5d 	bl	8001840 <__NVIC_SetPriority>
}
 8001986:	bf00      	nop
 8001988:	3718      	adds	r7, #24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff31 	bl	8001804 <__NVIC_EnableIRQ>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ffa2 	bl	80018fc <SysTick_Config>
 80019b8:	4603      	mov	r3, r0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019d0:	f7ff feda 	bl	8001788 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e099      	b.n	8001b14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2202      	movs	r2, #2
 80019e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a00:	e00f      	b.n	8001a22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a02:	f7ff fec1 	bl	8001788 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b05      	cmp	r3, #5
 8001a0e:	d908      	bls.n	8001a22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2220      	movs	r2, #32
 8001a14:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2203      	movs	r2, #3
 8001a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e078      	b.n	8001b14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1e8      	bne.n	8001a02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	4b38      	ldr	r3, [pc, #224]	; (8001b1c <HAL_DMA_Init+0x158>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a78:	2b04      	cmp	r3, #4
 8001a7a:	d107      	bne.n	8001a8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a84:	4313      	orrs	r3, r2
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	697a      	ldr	r2, [r7, #20]
 8001a92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f023 0307 	bic.w	r3, r3, #7
 8001aa2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d117      	bne.n	8001ae6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00e      	beq.n	8001ae6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 fb01 	bl	80020d0 <DMA_CheckFifoParam>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2240      	movs	r2, #64	; 0x40
 8001ad8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e016      	b.n	8001b14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 fab8 	bl	8002064 <DMA_CalcBaseAndBitshift>
 8001af4:	4603      	mov	r3, r0
 8001af6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001afc:	223f      	movs	r2, #63	; 0x3f
 8001afe:	409a      	lsls	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	f010803f 	.word	0xf010803f

08001b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
 8001b2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_DMA_Start_IT+0x26>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e040      	b.n	8001bc8 <HAL_DMA_Start_IT+0xa8>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d12f      	bne.n	8001bba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2200      	movs	r2, #0
 8001b66:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f000 fa4a 	bl	8002008 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b78:	223f      	movs	r2, #63	; 0x3f
 8001b7a:	409a      	lsls	r2, r3
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f042 0216 	orr.w	r2, r2, #22
 8001b8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d007      	beq.n	8001ba8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0208 	orr.w	r2, r2, #8
 8001ba6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	e005      	b.n	8001bc6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bdc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bde:	f7ff fdd3 	bl	8001788 <HAL_GetTick>
 8001be2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d008      	beq.n	8001c02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2280      	movs	r2, #128	; 0x80
 8001bf4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e052      	b.n	8001ca8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0216 	bic.w	r2, r2, #22
 8001c10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695a      	ldr	r2, [r3, #20]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d103      	bne.n	8001c32 <HAL_DMA_Abort+0x62>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d007      	beq.n	8001c42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 0208 	bic.w	r2, r2, #8
 8001c40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c52:	e013      	b.n	8001c7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c54:	f7ff fd98 	bl	8001788 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b05      	cmp	r3, #5
 8001c60:	d90c      	bls.n	8001c7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2220      	movs	r2, #32
 8001c66:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e015      	b.n	8001ca8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1e4      	bne.n	8001c54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c8e:	223f      	movs	r2, #63	; 0x3f
 8001c90:	409a      	lsls	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d004      	beq.n	8001cce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2280      	movs	r2, #128	; 0x80
 8001cc8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00c      	b.n	8001ce8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2205      	movs	r2, #5
 8001cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0201 	bic.w	r2, r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d00:	4b8e      	ldr	r3, [pc, #568]	; (8001f3c <HAL_DMA_IRQHandler+0x248>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a8e      	ldr	r2, [pc, #568]	; (8001f40 <HAL_DMA_IRQHandler+0x24c>)
 8001d06:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0a:	0a9b      	lsrs	r3, r3, #10
 8001d0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1e:	2208      	movs	r2, #8
 8001d20:	409a      	lsls	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d01a      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d013      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0204 	bic.w	r2, r2, #4
 8001d46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4c:	2208      	movs	r2, #8
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d58:	f043 0201 	orr.w	r2, r3, #1
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d64:	2201      	movs	r2, #1
 8001d66:	409a      	lsls	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d012      	beq.n	8001d96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d00b      	beq.n	8001d96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d82:	2201      	movs	r2, #1
 8001d84:	409a      	lsls	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8e:	f043 0202 	orr.w	r2, r3, #2
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4013      	ands	r3, r2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d012      	beq.n	8001dcc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00b      	beq.n	8001dcc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db8:	2204      	movs	r2, #4
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc4:	f043 0204 	orr.w	r2, r3, #4
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dd0:	2210      	movs	r2, #16
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d043      	beq.n	8001e64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d03c      	beq.n	8001e64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dee:	2210      	movs	r2, #16
 8001df0:	409a      	lsls	r2, r3
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d018      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d108      	bne.n	8001e24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d024      	beq.n	8001e64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	4798      	blx	r3
 8001e22:	e01f      	b.n	8001e64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d01b      	beq.n	8001e64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	4798      	blx	r3
 8001e34:	e016      	b.n	8001e64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d107      	bne.n	8001e54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0208 	bic.w	r2, r2, #8
 8001e52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e68:	2220      	movs	r2, #32
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f000 808f 	beq.w	8001f94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0310 	and.w	r3, r3, #16
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 8087 	beq.w	8001f94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b05      	cmp	r3, #5
 8001e9c:	d136      	bne.n	8001f0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0216 	bic.w	r2, r2, #22
 8001eac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	695a      	ldr	r2, [r3, #20]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ebc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d103      	bne.n	8001ece <HAL_DMA_IRQHandler+0x1da>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d007      	beq.n	8001ede <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0208 	bic.w	r2, r2, #8
 8001edc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee2:	223f      	movs	r2, #63	; 0x3f
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d07e      	beq.n	8002000 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	4798      	blx	r3
        }
        return;
 8001f0a:	e079      	b.n	8002000 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d01d      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d10d      	bne.n	8001f44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d031      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	4798      	blx	r3
 8001f38:	e02c      	b.n	8001f94 <HAL_DMA_IRQHandler+0x2a0>
 8001f3a:	bf00      	nop
 8001f3c:	20000004 	.word	0x20000004
 8001f40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d023      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	4798      	blx	r3
 8001f54:	e01e      	b.n	8001f94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10f      	bne.n	8001f84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 0210 	bic.w	r2, r2, #16
 8001f72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d032      	beq.n	8002002 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d022      	beq.n	8001fee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2205      	movs	r2, #5
 8001fac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0201 	bic.w	r2, r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d307      	bcc.n	8001fdc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f2      	bne.n	8001fc0 <HAL_DMA_IRQHandler+0x2cc>
 8001fda:	e000      	b.n	8001fde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fdc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d005      	beq.n	8002002 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	4798      	blx	r3
 8001ffe:	e000      	b.n	8002002 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002000:	bf00      	nop
    }
  }
}
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
 8002014:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002024:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b40      	cmp	r3, #64	; 0x40
 8002034:	d108      	bne.n	8002048 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002046:	e007      	b.n	8002058 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	60da      	str	r2, [r3, #12]
}
 8002058:	bf00      	nop
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	b2db      	uxtb	r3, r3
 8002072:	3b10      	subs	r3, #16
 8002074:	4a14      	ldr	r2, [pc, #80]	; (80020c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	091b      	lsrs	r3, r3, #4
 800207c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800207e:	4a13      	ldr	r2, [pc, #76]	; (80020cc <DMA_CalcBaseAndBitshift+0x68>)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4413      	add	r3, r2
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d909      	bls.n	80020a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800209a:	f023 0303 	bic.w	r3, r3, #3
 800209e:	1d1a      	adds	r2, r3, #4
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	659a      	str	r2, [r3, #88]	; 0x58
 80020a4:	e007      	b.n	80020b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020ae:	f023 0303 	bic.w	r3, r3, #3
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	aaaaaaab 	.word	0xaaaaaaab
 80020cc:	080112bc 	.word	0x080112bc

080020d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d11f      	bne.n	800212a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	2b03      	cmp	r3, #3
 80020ee:	d856      	bhi.n	800219e <DMA_CheckFifoParam+0xce>
 80020f0:	a201      	add	r2, pc, #4	; (adr r2, 80020f8 <DMA_CheckFifoParam+0x28>)
 80020f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f6:	bf00      	nop
 80020f8:	08002109 	.word	0x08002109
 80020fc:	0800211b 	.word	0x0800211b
 8002100:	08002109 	.word	0x08002109
 8002104:	0800219f 	.word	0x0800219f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d046      	beq.n	80021a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002118:	e043      	b.n	80021a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002122:	d140      	bne.n	80021a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002128:	e03d      	b.n	80021a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002132:	d121      	bne.n	8002178 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2b03      	cmp	r3, #3
 8002138:	d837      	bhi.n	80021aa <DMA_CheckFifoParam+0xda>
 800213a:	a201      	add	r2, pc, #4	; (adr r2, 8002140 <DMA_CheckFifoParam+0x70>)
 800213c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002140:	08002151 	.word	0x08002151
 8002144:	08002157 	.word	0x08002157
 8002148:	08002151 	.word	0x08002151
 800214c:	08002169 	.word	0x08002169
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
      break;
 8002154:	e030      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d025      	beq.n	80021ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002166:	e022      	b.n	80021ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002170:	d11f      	bne.n	80021b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002176:	e01c      	b.n	80021b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d903      	bls.n	8002186 <DMA_CheckFifoParam+0xb6>
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b03      	cmp	r3, #3
 8002182:	d003      	beq.n	800218c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002184:	e018      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
      break;
 800218a:	e015      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002190:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00e      	beq.n	80021b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	73fb      	strb	r3, [r7, #15]
      break;
 800219c:	e00b      	b.n	80021b6 <DMA_CheckFifoParam+0xe6>
      break;
 800219e:	bf00      	nop
 80021a0:	e00a      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;
 80021a2:	bf00      	nop
 80021a4:	e008      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;
 80021a6:	bf00      	nop
 80021a8:	e006      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;
 80021aa:	bf00      	nop
 80021ac:	e004      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;
 80021ae:	bf00      	nop
 80021b0:	e002      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80021b2:	bf00      	nop
 80021b4:	e000      	b.n	80021b8 <DMA_CheckFifoParam+0xe8>
      break;
 80021b6:	bf00      	nop
    }
  } 
  
  return status; 
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3714      	adds	r7, #20
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop

080021c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b089      	sub	sp, #36	; 0x24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
 80021e2:	e16b      	b.n	80024bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021e4:	2201      	movs	r2, #1
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	f040 815a 	bne.w	80024b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b01      	cmp	r3, #1
 800220c:	d005      	beq.n	800221a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002216:	2b02      	cmp	r3, #2
 8002218:	d130      	bne.n	800227c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	2203      	movs	r2, #3
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4013      	ands	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4313      	orrs	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002250:	2201      	movs	r2, #1
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 0201 	and.w	r2, r3, #1
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b03      	cmp	r3, #3
 8002286:	d017      	beq.n	80022b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	2203      	movs	r2, #3
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d123      	bne.n	800230c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	08da      	lsrs	r2, r3, #3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3208      	adds	r2, #8
 80022cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	220f      	movs	r2, #15
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	691a      	ldr	r2, [r3, #16]
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	08da      	lsrs	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3208      	adds	r2, #8
 8002306:	69b9      	ldr	r1, [r7, #24]
 8002308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	2203      	movs	r2, #3
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0203 	and.w	r2, r3, #3
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 80b4 	beq.w	80024b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	4b60      	ldr	r3, [pc, #384]	; (80024d4 <HAL_GPIO_Init+0x30c>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	4a5f      	ldr	r2, [pc, #380]	; (80024d4 <HAL_GPIO_Init+0x30c>)
 8002358:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800235c:	6453      	str	r3, [r2, #68]	; 0x44
 800235e:	4b5d      	ldr	r3, [pc, #372]	; (80024d4 <HAL_GPIO_Init+0x30c>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800236a:	4a5b      	ldr	r2, [pc, #364]	; (80024d8 <HAL_GPIO_Init+0x310>)
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	089b      	lsrs	r3, r3, #2
 8002370:	3302      	adds	r3, #2
 8002372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	220f      	movs	r2, #15
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43db      	mvns	r3, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4013      	ands	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a52      	ldr	r2, [pc, #328]	; (80024dc <HAL_GPIO_Init+0x314>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d02b      	beq.n	80023ee <HAL_GPIO_Init+0x226>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a51      	ldr	r2, [pc, #324]	; (80024e0 <HAL_GPIO_Init+0x318>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d025      	beq.n	80023ea <HAL_GPIO_Init+0x222>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a50      	ldr	r2, [pc, #320]	; (80024e4 <HAL_GPIO_Init+0x31c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01f      	beq.n	80023e6 <HAL_GPIO_Init+0x21e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a4f      	ldr	r2, [pc, #316]	; (80024e8 <HAL_GPIO_Init+0x320>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d019      	beq.n	80023e2 <HAL_GPIO_Init+0x21a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a4e      	ldr	r2, [pc, #312]	; (80024ec <HAL_GPIO_Init+0x324>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d013      	beq.n	80023de <HAL_GPIO_Init+0x216>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a4d      	ldr	r2, [pc, #308]	; (80024f0 <HAL_GPIO_Init+0x328>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00d      	beq.n	80023da <HAL_GPIO_Init+0x212>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a4c      	ldr	r2, [pc, #304]	; (80024f4 <HAL_GPIO_Init+0x32c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d007      	beq.n	80023d6 <HAL_GPIO_Init+0x20e>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a4b      	ldr	r2, [pc, #300]	; (80024f8 <HAL_GPIO_Init+0x330>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d101      	bne.n	80023d2 <HAL_GPIO_Init+0x20a>
 80023ce:	2307      	movs	r3, #7
 80023d0:	e00e      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023d2:	2308      	movs	r3, #8
 80023d4:	e00c      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023d6:	2306      	movs	r3, #6
 80023d8:	e00a      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023da:	2305      	movs	r3, #5
 80023dc:	e008      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023de:	2304      	movs	r3, #4
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023e2:	2303      	movs	r3, #3
 80023e4:	e004      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e002      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_GPIO_Init+0x228>
 80023ee:	2300      	movs	r3, #0
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	f002 0203 	and.w	r2, r2, #3
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	4093      	lsls	r3, r2
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002400:	4935      	ldr	r1, [pc, #212]	; (80024d8 <HAL_GPIO_Init+0x310>)
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	3302      	adds	r3, #2
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240e:	4b3b      	ldr	r3, [pc, #236]	; (80024fc <HAL_GPIO_Init+0x334>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	43db      	mvns	r3, r3
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	4013      	ands	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002432:	4a32      	ldr	r2, [pc, #200]	; (80024fc <HAL_GPIO_Init+0x334>)
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002438:	4b30      	ldr	r3, [pc, #192]	; (80024fc <HAL_GPIO_Init+0x334>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800245c:	4a27      	ldr	r2, [pc, #156]	; (80024fc <HAL_GPIO_Init+0x334>)
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002462:	4b26      	ldr	r3, [pc, #152]	; (80024fc <HAL_GPIO_Init+0x334>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002486:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <HAL_GPIO_Init+0x334>)
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800248c:	4b1b      	ldr	r3, [pc, #108]	; (80024fc <HAL_GPIO_Init+0x334>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024b0:	4a12      	ldr	r2, [pc, #72]	; (80024fc <HAL_GPIO_Init+0x334>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3301      	adds	r3, #1
 80024ba:	61fb      	str	r3, [r7, #28]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	2b0f      	cmp	r3, #15
 80024c0:	f67f ae90 	bls.w	80021e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3724      	adds	r7, #36	; 0x24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40013800 	.word	0x40013800
 80024dc:	40020000 	.word	0x40020000
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40020800 	.word	0x40020800
 80024e8:	40020c00 	.word	0x40020c00
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40021400 	.word	0x40021400
 80024f4:	40021800 	.word	0x40021800
 80024f8:	40021c00 	.word	0x40021c00
 80024fc:	40013c00 	.word	0x40013c00

08002500 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e267      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d075      	beq.n	800260a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800251e:	4b88      	ldr	r3, [pc, #544]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b04      	cmp	r3, #4
 8002528:	d00c      	beq.n	8002544 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800252a:	4b85      	ldr	r3, [pc, #532]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002532:	2b08      	cmp	r3, #8
 8002534:	d112      	bne.n	800255c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002536:	4b82      	ldr	r3, [pc, #520]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002542:	d10b      	bne.n	800255c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	4b7e      	ldr	r3, [pc, #504]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d05b      	beq.n	8002608 <HAL_RCC_OscConfig+0x108>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d157      	bne.n	8002608 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e242      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002564:	d106      	bne.n	8002574 <HAL_RCC_OscConfig+0x74>
 8002566:	4b76      	ldr	r3, [pc, #472]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a75      	ldr	r2, [pc, #468]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800256c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	e01d      	b.n	80025b0 <HAL_RCC_OscConfig+0xb0>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800257c:	d10c      	bne.n	8002598 <HAL_RCC_OscConfig+0x98>
 800257e:	4b70      	ldr	r3, [pc, #448]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a6f      	ldr	r2, [pc, #444]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002588:	6013      	str	r3, [r2, #0]
 800258a:	4b6d      	ldr	r3, [pc, #436]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a6c      	ldr	r2, [pc, #432]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	e00b      	b.n	80025b0 <HAL_RCC_OscConfig+0xb0>
 8002598:	4b69      	ldr	r3, [pc, #420]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a68      	ldr	r2, [pc, #416]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800259e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	4b66      	ldr	r3, [pc, #408]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a65      	ldr	r2, [pc, #404]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80025aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d013      	beq.n	80025e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7ff f8e6 	bl	8001788 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025c0:	f7ff f8e2 	bl	8001788 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	; 0x64
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e207      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d2:	4b5b      	ldr	r3, [pc, #364]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0f0      	beq.n	80025c0 <HAL_RCC_OscConfig+0xc0>
 80025de:	e014      	b.n	800260a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e0:	f7ff f8d2 	bl	8001788 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025e8:	f7ff f8ce 	bl	8001788 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b64      	cmp	r3, #100	; 0x64
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e1f3      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fa:	4b51      	ldr	r3, [pc, #324]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0xe8>
 8002606:	e000      	b.n	800260a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d063      	beq.n	80026de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002616:	4b4a      	ldr	r3, [pc, #296]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00b      	beq.n	800263a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002622:	4b47      	ldr	r3, [pc, #284]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800262a:	2b08      	cmp	r3, #8
 800262c:	d11c      	bne.n	8002668 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800262e:	4b44      	ldr	r3, [pc, #272]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d116      	bne.n	8002668 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263a:	4b41      	ldr	r3, [pc, #260]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d005      	beq.n	8002652 <HAL_RCC_OscConfig+0x152>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d001      	beq.n	8002652 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e1c7      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002652:	4b3b      	ldr	r3, [pc, #236]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	4937      	ldr	r1, [pc, #220]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002662:	4313      	orrs	r3, r2
 8002664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002666:	e03a      	b.n	80026de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d020      	beq.n	80026b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002670:	4b34      	ldr	r3, [pc, #208]	; (8002744 <HAL_RCC_OscConfig+0x244>)
 8002672:	2201      	movs	r2, #1
 8002674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002676:	f7ff f887 	bl	8001788 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800267e:	f7ff f883 	bl	8001788 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e1a8      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002690:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f0      	beq.n	800267e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269c:	4b28      	ldr	r3, [pc, #160]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	4925      	ldr	r1, [pc, #148]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	600b      	str	r3, [r1, #0]
 80026b0:	e015      	b.n	80026de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026b2:	4b24      	ldr	r3, [pc, #144]	; (8002744 <HAL_RCC_OscConfig+0x244>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b8:	f7ff f866 	bl	8001788 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c0:	f7ff f862 	bl	8001788 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e187      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026d2:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0308 	and.w	r3, r3, #8
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d036      	beq.n	8002758 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d016      	beq.n	8002720 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026f2:	4b15      	ldr	r3, [pc, #84]	; (8002748 <HAL_RCC_OscConfig+0x248>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7ff f846 	bl	8001788 <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002700:	f7ff f842 	bl	8001788 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e167      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002712:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_RCC_OscConfig+0x240>)
 8002714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0x200>
 800271e:	e01b      	b.n	8002758 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_RCC_OscConfig+0x248>)
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002726:	f7ff f82f 	bl	8001788 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	e00e      	b.n	800274c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800272e:	f7ff f82b 	bl	8001788 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d907      	bls.n	800274c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e150      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
 8002740:	40023800 	.word	0x40023800
 8002744:	42470000 	.word	0x42470000
 8002748:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800274c:	4b88      	ldr	r3, [pc, #544]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800274e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1ea      	bne.n	800272e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0304 	and.w	r3, r3, #4
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 8097 	beq.w	8002894 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002766:	2300      	movs	r3, #0
 8002768:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800276a:	4b81      	ldr	r3, [pc, #516]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10f      	bne.n	8002796 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002776:	2300      	movs	r3, #0
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	4b7d      	ldr	r3, [pc, #500]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	4a7c      	ldr	r2, [pc, #496]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002784:	6413      	str	r3, [r2, #64]	; 0x40
 8002786:	4b7a      	ldr	r3, [pc, #488]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002792:	2301      	movs	r3, #1
 8002794:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002796:	4b77      	ldr	r3, [pc, #476]	; (8002974 <HAL_RCC_OscConfig+0x474>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d118      	bne.n	80027d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027a2:	4b74      	ldr	r3, [pc, #464]	; (8002974 <HAL_RCC_OscConfig+0x474>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a73      	ldr	r2, [pc, #460]	; (8002974 <HAL_RCC_OscConfig+0x474>)
 80027a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ae:	f7fe ffeb 	bl	8001788 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b6:	f7fe ffe7 	bl	8001788 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e10c      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c8:	4b6a      	ldr	r3, [pc, #424]	; (8002974 <HAL_RCC_OscConfig+0x474>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d106      	bne.n	80027ea <HAL_RCC_OscConfig+0x2ea>
 80027dc:	4b64      	ldr	r3, [pc, #400]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80027de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e0:	4a63      	ldr	r2, [pc, #396]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	6713      	str	r3, [r2, #112]	; 0x70
 80027e8:	e01c      	b.n	8002824 <HAL_RCC_OscConfig+0x324>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b05      	cmp	r3, #5
 80027f0:	d10c      	bne.n	800280c <HAL_RCC_OscConfig+0x30c>
 80027f2:	4b5f      	ldr	r3, [pc, #380]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f6:	4a5e      	ldr	r2, [pc, #376]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80027f8:	f043 0304 	orr.w	r3, r3, #4
 80027fc:	6713      	str	r3, [r2, #112]	; 0x70
 80027fe:	4b5c      	ldr	r3, [pc, #368]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002802:	4a5b      	ldr	r2, [pc, #364]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6713      	str	r3, [r2, #112]	; 0x70
 800280a:	e00b      	b.n	8002824 <HAL_RCC_OscConfig+0x324>
 800280c:	4b58      	ldr	r3, [pc, #352]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	4a57      	ldr	r2, [pc, #348]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002812:	f023 0301 	bic.w	r3, r3, #1
 8002816:	6713      	str	r3, [r2, #112]	; 0x70
 8002818:	4b55      	ldr	r3, [pc, #340]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800281a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281c:	4a54      	ldr	r2, [pc, #336]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800281e:	f023 0304 	bic.w	r3, r3, #4
 8002822:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d015      	beq.n	8002858 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282c:	f7fe ffac 	bl	8001788 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002832:	e00a      	b.n	800284a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002834:	f7fe ffa8 	bl	8001788 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002842:	4293      	cmp	r3, r2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e0cb      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800284a:	4b49      	ldr	r3, [pc, #292]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0ee      	beq.n	8002834 <HAL_RCC_OscConfig+0x334>
 8002856:	e014      	b.n	8002882 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002858:	f7fe ff96 	bl	8001788 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285e:	e00a      	b.n	8002876 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002860:	f7fe ff92 	bl	8001788 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	f241 3288 	movw	r2, #5000	; 0x1388
 800286e:	4293      	cmp	r3, r2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e0b5      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002876:	4b3e      	ldr	r3, [pc, #248]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1ee      	bne.n	8002860 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002882:	7dfb      	ldrb	r3, [r7, #23]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d105      	bne.n	8002894 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002888:	4b39      	ldr	r3, [pc, #228]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	4a38      	ldr	r2, [pc, #224]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800288e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002892:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 80a1 	beq.w	80029e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800289e:	4b34      	ldr	r3, [pc, #208]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 030c 	and.w	r3, r3, #12
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d05c      	beq.n	8002964 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d141      	bne.n	8002936 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b2:	4b31      	ldr	r3, [pc, #196]	; (8002978 <HAL_RCC_OscConfig+0x478>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b8:	f7fe ff66 	bl	8001788 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe ff62 	bl	8001788 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e087      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	4b27      	ldr	r3, [pc, #156]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	019b      	lsls	r3, r3, #6
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	3b01      	subs	r3, #1
 80028f8:	041b      	lsls	r3, r3, #16
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	061b      	lsls	r3, r3, #24
 8002902:	491b      	ldr	r1, [pc, #108]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002908:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <HAL_RCC_OscConfig+0x478>)
 800290a:	2201      	movs	r2, #1
 800290c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290e:	f7fe ff3b 	bl	8001788 <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002916:	f7fe ff37 	bl	8001788 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e05c      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002928:	4b11      	ldr	r3, [pc, #68]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f0      	beq.n	8002916 <HAL_RCC_OscConfig+0x416>
 8002934:	e054      	b.n	80029e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002936:	4b10      	ldr	r3, [pc, #64]	; (8002978 <HAL_RCC_OscConfig+0x478>)
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293c:	f7fe ff24 	bl	8001788 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002944:	f7fe ff20 	bl	8001788 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b02      	cmp	r3, #2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e045      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	4b06      	ldr	r3, [pc, #24]	; (8002970 <HAL_RCC_OscConfig+0x470>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f0      	bne.n	8002944 <HAL_RCC_OscConfig+0x444>
 8002962:	e03d      	b.n	80029e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d107      	bne.n	800297c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e038      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
 8002970:	40023800 	.word	0x40023800
 8002974:	40007000 	.word	0x40007000
 8002978:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800297c:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <HAL_RCC_OscConfig+0x4ec>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d028      	beq.n	80029dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002994:	429a      	cmp	r2, r3
 8002996:	d121      	bne.n	80029dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d11a      	bne.n	80029dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029ac:	4013      	ands	r3, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d111      	bne.n	80029dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	3b01      	subs	r3, #1
 80029c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d107      	bne.n	80029dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800

080029f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e0cc      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a04:	4b68      	ldr	r3, [pc, #416]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0307 	and.w	r3, r3, #7
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d90c      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a12:	4b65      	ldr	r3, [pc, #404]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1a:	4b63      	ldr	r3, [pc, #396]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0b8      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d020      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a44:	4b59      	ldr	r3, [pc, #356]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	4a58      	ldr	r2, [pc, #352]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a5c:	4b53      	ldr	r3, [pc, #332]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	4a52      	ldr	r2, [pc, #328]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a68:	4b50      	ldr	r3, [pc, #320]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	494d      	ldr	r1, [pc, #308]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d044      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d107      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8e:	4b47      	ldr	r3, [pc, #284]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d119      	bne.n	8002ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07f      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d003      	beq.n	8002aae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d107      	bne.n	8002abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aae:	4b3f      	ldr	r3, [pc, #252]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d109      	bne.n	8002ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e06f      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002abe:	4b3b      	ldr	r3, [pc, #236]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e067      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ace:	4b37      	ldr	r3, [pc, #220]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f023 0203 	bic.w	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4934      	ldr	r1, [pc, #208]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ae0:	f7fe fe52 	bl	8001788 <HAL_GetTick>
 8002ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae6:	e00a      	b.n	8002afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae8:	f7fe fe4e 	bl	8001788 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e04f      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	4b2b      	ldr	r3, [pc, #172]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 020c 	and.w	r2, r3, #12
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d1eb      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b10:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d20c      	bcs.n	8002b38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b22      	ldr	r3, [pc, #136]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b20      	ldr	r3, [pc, #128]	; (8002ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e032      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b44:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	4916      	ldr	r1, [pc, #88]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d009      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b62:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	490e      	ldr	r1, [pc, #56]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b76:	f000 f821 	bl	8002bbc <HAL_RCC_GetSysClockFreq>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	091b      	lsrs	r3, r3, #4
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	490a      	ldr	r1, [pc, #40]	; (8002bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b88:	5ccb      	ldrb	r3, [r1, r3]
 8002b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b8e:	4a09      	ldr	r2, [pc, #36]	; (8002bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b92:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fe fdb2 	bl	8001700 <HAL_InitTick>

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023c00 	.word	0x40023c00
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	080112a4 	.word	0x080112a4
 8002bb4:	20000004 	.word	0x20000004
 8002bb8:	20000008 	.word	0x20000008

08002bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bc0:	b094      	sub	sp, #80	; 0x50
 8002bc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	647b      	str	r3, [r7, #68]	; 0x44
 8002bc8:	2300      	movs	r3, #0
 8002bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bcc:	2300      	movs	r3, #0
 8002bce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bd4:	4b79      	ldr	r3, [pc, #484]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 030c 	and.w	r3, r3, #12
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d00d      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x40>
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	f200 80e1 	bhi.w	8002da8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d003      	beq.n	8002bf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bee:	e0db      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bf0:	4b73      	ldr	r3, [pc, #460]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002bf2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002bf4:	e0db      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bf6:	4b73      	ldr	r3, [pc, #460]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002bf8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002bfa:	e0d8      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bfc:	4b6f      	ldr	r3, [pc, #444]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c04:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c06:	4b6d      	ldr	r3, [pc, #436]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d063      	beq.n	8002cda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c12:	4b6a      	ldr	r3, [pc, #424]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	099b      	lsrs	r3, r3, #6
 8002c18:	2200      	movs	r2, #0
 8002c1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c24:	633b      	str	r3, [r7, #48]	; 0x30
 8002c26:	2300      	movs	r3, #0
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
 8002c2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002c2e:	4622      	mov	r2, r4
 8002c30:	462b      	mov	r3, r5
 8002c32:	f04f 0000 	mov.w	r0, #0
 8002c36:	f04f 0100 	mov.w	r1, #0
 8002c3a:	0159      	lsls	r1, r3, #5
 8002c3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c40:	0150      	lsls	r0, r2, #5
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	4621      	mov	r1, r4
 8002c48:	1a51      	subs	r1, r2, r1
 8002c4a:	6139      	str	r1, [r7, #16]
 8002c4c:	4629      	mov	r1, r5
 8002c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	f04f 0300 	mov.w	r3, #0
 8002c5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c60:	4659      	mov	r1, fp
 8002c62:	018b      	lsls	r3, r1, #6
 8002c64:	4651      	mov	r1, sl
 8002c66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c6a:	4651      	mov	r1, sl
 8002c6c:	018a      	lsls	r2, r1, #6
 8002c6e:	4651      	mov	r1, sl
 8002c70:	ebb2 0801 	subs.w	r8, r2, r1
 8002c74:	4659      	mov	r1, fp
 8002c76:	eb63 0901 	sbc.w	r9, r3, r1
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c8e:	4690      	mov	r8, r2
 8002c90:	4699      	mov	r9, r3
 8002c92:	4623      	mov	r3, r4
 8002c94:	eb18 0303 	adds.w	r3, r8, r3
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	462b      	mov	r3, r5
 8002c9c:	eb49 0303 	adc.w	r3, r9, r3
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	f04f 0200 	mov.w	r2, #0
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cae:	4629      	mov	r1, r5
 8002cb0:	024b      	lsls	r3, r1, #9
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cb8:	4621      	mov	r1, r4
 8002cba:	024a      	lsls	r2, r1, #9
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cc8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ccc:	f7fd fb38 	bl	8000340 <__aeabi_uldivmod>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cd8:	e058      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cda:	4b38      	ldr	r3, [pc, #224]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	099b      	lsrs	r3, r3, #6
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cea:	623b      	str	r3, [r7, #32]
 8002cec:	2300      	movs	r3, #0
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cf4:	4642      	mov	r2, r8
 8002cf6:	464b      	mov	r3, r9
 8002cf8:	f04f 0000 	mov.w	r0, #0
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	0159      	lsls	r1, r3, #5
 8002d02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d06:	0150      	lsls	r0, r2, #5
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4641      	mov	r1, r8
 8002d0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d12:	4649      	mov	r1, r9
 8002d14:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d2c:	ebb2 040a 	subs.w	r4, r2, sl
 8002d30:	eb63 050b 	sbc.w	r5, r3, fp
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	00eb      	lsls	r3, r5, #3
 8002d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d42:	00e2      	lsls	r2, r4, #3
 8002d44:	4614      	mov	r4, r2
 8002d46:	461d      	mov	r5, r3
 8002d48:	4643      	mov	r3, r8
 8002d4a:	18e3      	adds	r3, r4, r3
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	464b      	mov	r3, r9
 8002d50:	eb45 0303 	adc.w	r3, r5, r3
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	f04f 0300 	mov.w	r3, #0
 8002d5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d62:	4629      	mov	r1, r5
 8002d64:	028b      	lsls	r3, r1, #10
 8002d66:	4621      	mov	r1, r4
 8002d68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	028a      	lsls	r2, r1, #10
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d76:	2200      	movs	r2, #0
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	61fa      	str	r2, [r7, #28]
 8002d7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d80:	f7fd fade 	bl	8000340 <__aeabi_uldivmod>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4613      	mov	r3, r2
 8002d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	0c1b      	lsrs	r3, r3, #16
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	3301      	adds	r3, #1
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002d9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002da6:	e002      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002da8:	4b05      	ldr	r3, [pc, #20]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002daa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3750      	adds	r7, #80	; 0x50
 8002db4:	46bd      	mov	sp, r7
 8002db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	00f42400 	.word	0x00f42400
 8002dc4:	007a1200 	.word	0x007a1200

08002dc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dcc:	4b03      	ldr	r3, [pc, #12]	; (8002ddc <HAL_RCC_GetHCLKFreq+0x14>)
 8002dce:	681b      	ldr	r3, [r3, #0]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000004 	.word	0x20000004

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002de4:	f7ff fff0 	bl	8002dc8 <HAL_RCC_GetHCLKFreq>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	0a9b      	lsrs	r3, r3, #10
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4903      	ldr	r1, [pc, #12]	; (8002e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002df6:	5ccb      	ldrb	r3, [r1, r3]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40023800 	.word	0x40023800
 8002e04:	080112b4 	.word	0x080112b4

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e0c:	f7ff ffdc 	bl	8002dc8 <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	0b5b      	lsrs	r3, r3, #13
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4903      	ldr	r1, [pc, #12]	; (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	080112b4 	.word	0x080112b4

08002e30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e03f      	b.n	8002ec2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7fe f982 	bl	8001160 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2224      	movs	r2, #36	; 0x24
 8002e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 ffd7 	bl	8003e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ea8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08c      	sub	sp, #48	; 0x30
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b20      	cmp	r3, #32
 8002ee4:	d165      	bne.n	8002fb2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <HAL_UART_Transmit_DMA+0x26>
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e05e      	b.n	8002fb4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <HAL_UART_Transmit_DMA+0x38>
 8002f00:	2302      	movs	r3, #2
 8002f02:	e057      	b.n	8002fb4 <HAL_UART_Transmit_DMA+0xe8>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	88fa      	ldrh	r2, [r7, #6]
 8002f16:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	88fa      	ldrh	r2, [r7, #6]
 8002f1c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2221      	movs	r2, #33	; 0x21
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f30:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <HAL_UART_Transmit_DMA+0xf0>)
 8002f32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f38:	4a21      	ldr	r2, [pc, #132]	; (8002fc0 <HAL_UART_Transmit_DMA+0xf4>)
 8002f3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f40:	4a20      	ldr	r2, [pc, #128]	; (8002fc4 <HAL_UART_Transmit_DMA+0xf8>)
 8002f42:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f48:	2200      	movs	r2, #0
 8002f4a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8002f4c:	f107 0308 	add.w	r3, r7, #8
 8002f50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f58:	6819      	ldr	r1, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	461a      	mov	r2, r3
 8002f62:	88fb      	ldrh	r3, [r7, #6]
 8002f64:	f7fe fddc 	bl	8001b20 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f70:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3314      	adds	r3, #20
 8002f80:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	e853 3f00 	ldrex	r3, [r3]
 8002f88:	617b      	str	r3, [r7, #20]
   return(result);
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f90:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	3314      	adds	r3, #20
 8002f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f9a:	627a      	str	r2, [r7, #36]	; 0x24
 8002f9c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9e:	6a39      	ldr	r1, [r7, #32]
 8002fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fa2:	e841 2300 	strex	r3, r2, [r1]
 8002fa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1e5      	bne.n	8002f7a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	e000      	b.n	8002fb4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8002fb2:	2302      	movs	r3, #2
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3730      	adds	r7, #48	; 0x30
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	080036c1 	.word	0x080036c1
 8002fc0:	0800375b 	.word	0x0800375b
 8002fc4:	080038d3 	.word	0x080038d3

08002fc8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	d11d      	bne.n	800301e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_UART_Receive_DMA+0x26>
 8002fe8:	88fb      	ldrh	r3, [r7, #6]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e016      	b.n	8003020 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_UART_Receive_DMA+0x38>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e00f      	b.n	8003020 <HAL_UART_Receive_DMA+0x58>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800300e:	88fb      	ldrh	r3, [r7, #6]
 8003010:	461a      	mov	r2, r3
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 fca7 	bl	8003968 <UART_Start_Receive_DMA>
 800301a:	4603      	mov	r3, r0
 800301c:	e000      	b.n	8003020 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800301e:	2302      	movs	r3, #2
  }
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b090      	sub	sp, #64	; 0x40
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003030:	2300      	movs	r3, #0
 8003032:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b80      	cmp	r3, #128	; 0x80
 8003040:	bf0c      	ite	eq
 8003042:	2301      	moveq	r3, #1
 8003044:	2300      	movne	r3, #0
 8003046:	b2db      	uxtb	r3, r3
 8003048:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b21      	cmp	r3, #33	; 0x21
 8003054:	d128      	bne.n	80030a8 <HAL_UART_DMAStop+0x80>
 8003056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003058:	2b00      	cmp	r3, #0
 800305a:	d025      	beq.n	80030a8 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	3314      	adds	r3, #20
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003066:	e853 3f00 	ldrex	r3, [r3]
 800306a:	623b      	str	r3, [r7, #32]
   return(result);
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003072:	63bb      	str	r3, [r7, #56]	; 0x38
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	3314      	adds	r3, #20
 800307a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800307c:	633a      	str	r2, [r7, #48]	; 0x30
 800307e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003080:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003082:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003084:	e841 2300 	strex	r3, r2, [r1]
 8003088:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800308a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1e5      	bne.n	800305c <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309c:	4618      	mov	r0, r3
 800309e:	f7fe fd97 	bl	8001bd0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fcfe 	bl	8003aa4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b2:	2b40      	cmp	r3, #64	; 0x40
 80030b4:	bf0c      	ite	eq
 80030b6:	2301      	moveq	r3, #1
 80030b8:	2300      	movne	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b22      	cmp	r3, #34	; 0x22
 80030c8:	d128      	bne.n	800311c <HAL_UART_DMAStop+0xf4>
 80030ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d025      	beq.n	800311c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3314      	adds	r3, #20
 80030d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	e853 3f00 	ldrex	r3, [r3]
 80030de:	60fb      	str	r3, [r7, #12]
   return(result);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030e6:	637b      	str	r3, [r7, #52]	; 0x34
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	3314      	adds	r3, #20
 80030ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030f0:	61fa      	str	r2, [r7, #28]
 80030f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f4:	69b9      	ldr	r1, [r7, #24]
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	e841 2300 	strex	r3, r2, [r1]
 80030fc:	617b      	str	r3, [r7, #20]
   return(result);
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1e5      	bne.n	80030d0 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003108:	2b00      	cmp	r3, #0
 800310a:	d004      	beq.n	8003116 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003110:	4618      	mov	r0, r3
 8003112:	f7fe fd5d 	bl	8001bd0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fcec 	bl	8003af4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3740      	adds	r7, #64	; 0x40
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b0ba      	sub	sp, #232	; 0xe8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800314e:	2300      	movs	r3, #0
 8003150:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003154:	2300      	movs	r3, #0
 8003156:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800315a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003166:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10f      	bne.n	800318e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800316e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b00      	cmp	r3, #0
 8003178:	d009      	beq.n	800318e <HAL_UART_IRQHandler+0x66>
 800317a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800317e:	f003 0320 	and.w	r3, r3, #32
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fd93 	bl	8003cb2 <UART_Receive_IT>
      return;
 800318c:	e256      	b.n	800363c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800318e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003192:	2b00      	cmp	r3, #0
 8003194:	f000 80de 	beq.w	8003354 <HAL_UART_IRQHandler+0x22c>
 8003198:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d106      	bne.n	80031b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 80d1 	beq.w	8003354 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00b      	beq.n	80031d6 <HAL_UART_IRQHandler+0xae>
 80031be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d005      	beq.n	80031d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	f043 0201 	orr.w	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00b      	beq.n	80031fa <HAL_UART_IRQHandler+0xd2>
 80031e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f043 0202 	orr.w	r2, r3, #2
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00b      	beq.n	800321e <HAL_UART_IRQHandler+0xf6>
 8003206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f043 0204 	orr.w	r2, r3, #4
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800321e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b00      	cmp	r3, #0
 8003228:	d011      	beq.n	800324e <HAL_UART_IRQHandler+0x126>
 800322a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800322e:	f003 0320 	and.w	r3, r3, #32
 8003232:	2b00      	cmp	r3, #0
 8003234:	d105      	bne.n	8003242 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f043 0208 	orr.w	r2, r3, #8
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 81ed 	beq.w	8003632 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800325c:	f003 0320 	and.w	r3, r3, #32
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_UART_IRQHandler+0x14e>
 8003264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003268:	f003 0320 	and.w	r3, r3, #32
 800326c:	2b00      	cmp	r3, #0
 800326e:	d002      	beq.n	8003276 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 fd1e 	bl	8003cb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003280:	2b40      	cmp	r3, #64	; 0x40
 8003282:	bf0c      	ite	eq
 8003284:	2301      	moveq	r3, #1
 8003286:	2300      	movne	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d103      	bne.n	80032a2 <HAL_UART_IRQHandler+0x17a>
 800329a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d04f      	beq.n	8003342 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 fc26 	bl	8003af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b2:	2b40      	cmp	r3, #64	; 0x40
 80032b4:	d141      	bne.n	800333a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	3314      	adds	r3, #20
 80032bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032c4:	e853 3f00 	ldrex	r3, [r3]
 80032c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80032cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	3314      	adds	r3, #20
 80032de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80032e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80032e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80032ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80032f2:	e841 2300 	strex	r3, r2, [r1]
 80032f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80032fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1d9      	bne.n	80032b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003306:	2b00      	cmp	r3, #0
 8003308:	d013      	beq.n	8003332 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330e:	4a7d      	ldr	r2, [pc, #500]	; (8003504 <HAL_UART_IRQHandler+0x3dc>)
 8003310:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fcca 	bl	8001cb0 <HAL_DMA_Abort_IT>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d016      	beq.n	8003350 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800332c:	4610      	mov	r0, r2
 800332e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003330:	e00e      	b.n	8003350 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f9ae 	bl	8003694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003338:	e00a      	b.n	8003350 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f9aa 	bl	8003694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003340:	e006      	b.n	8003350 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f9a6 	bl	8003694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800334e:	e170      	b.n	8003632 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003350:	bf00      	nop
    return;
 8003352:	e16e      	b.n	8003632 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003358:	2b01      	cmp	r3, #1
 800335a:	f040 814a 	bne.w	80035f2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800335e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 8143 	beq.w	80035f2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800336c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003370:	f003 0310 	and.w	r3, r3, #16
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 813c 	beq.w	80035f2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800337a:	2300      	movs	r3, #0
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60bb      	str	r3, [r7, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b40      	cmp	r3, #64	; 0x40
 800339c:	f040 80b4 	bne.w	8003508 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 8140 	beq.w	8003636 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033be:	429a      	cmp	r2, r3
 80033c0:	f080 8139 	bcs.w	8003636 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033d6:	f000 8088 	beq.w	80034ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	330c      	adds	r3, #12
 80033e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80033f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	330c      	adds	r3, #12
 8003402:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003406:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800340a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800340e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003412:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003416:	e841 2300 	strex	r3, r2, [r1]
 800341a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800341e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1d9      	bne.n	80033da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	3314      	adds	r3, #20
 800342c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003430:	e853 3f00 	ldrex	r3, [r3]
 8003434:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003436:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003438:	f023 0301 	bic.w	r3, r3, #1
 800343c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	3314      	adds	r3, #20
 8003446:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800344a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800344e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003450:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003452:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003456:	e841 2300 	strex	r3, r2, [r1]
 800345a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800345c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1e1      	bne.n	8003426 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	3314      	adds	r3, #20
 8003468:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800346c:	e853 3f00 	ldrex	r3, [r3]
 8003470:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003478:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	3314      	adds	r3, #20
 8003482:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003486:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003488:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800348c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800348e:	e841 2300 	strex	r3, r2, [r1]
 8003492:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003494:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1e3      	bne.n	8003462 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2220      	movs	r2, #32
 800349e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	330c      	adds	r3, #12
 80034ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034b2:	e853 3f00 	ldrex	r3, [r3]
 80034b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034ba:	f023 0310 	bic.w	r3, r3, #16
 80034be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	330c      	adds	r3, #12
 80034c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80034cc:	65ba      	str	r2, [r7, #88]	; 0x58
 80034ce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80034d4:	e841 2300 	strex	r3, r2, [r1]
 80034d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80034da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e3      	bne.n	80034a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fe fb73 	bl	8001bd0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	4619      	mov	r1, r3
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f8d4 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003500:	e099      	b.n	8003636 <HAL_UART_IRQHandler+0x50e>
 8003502:	bf00      	nop
 8003504:	08003bbb 	.word	0x08003bbb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003510:	b29b      	uxth	r3, r3
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 808b 	beq.w	800363a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003524:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 8086 	beq.w	800363a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	330c      	adds	r3, #12
 8003534:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003538:	e853 3f00 	ldrex	r3, [r3]
 800353c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800353e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003540:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003544:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	330c      	adds	r3, #12
 800354e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003552:	647a      	str	r2, [r7, #68]	; 0x44
 8003554:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003556:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003558:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800355a:	e841 2300 	strex	r3, r2, [r1]
 800355e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1e3      	bne.n	800352e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	3314      	adds	r3, #20
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	e853 3f00 	ldrex	r3, [r3]
 8003574:	623b      	str	r3, [r7, #32]
   return(result);
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	f023 0301 	bic.w	r3, r3, #1
 800357c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	3314      	adds	r3, #20
 8003586:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800358a:	633a      	str	r2, [r7, #48]	; 0x30
 800358c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003590:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003592:	e841 2300 	strex	r3, r2, [r1]
 8003596:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1e3      	bne.n	8003566 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	330c      	adds	r3, #12
 80035b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	e853 3f00 	ldrex	r3, [r3]
 80035ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f023 0310 	bic.w	r3, r3, #16
 80035c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80035d0:	61fa      	str	r2, [r7, #28]
 80035d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d4:	69b9      	ldr	r1, [r7, #24]
 80035d6:	69fa      	ldr	r2, [r7, #28]
 80035d8:	e841 2300 	strex	r3, r2, [r1]
 80035dc:	617b      	str	r3, [r7, #20]
   return(result);
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1e3      	bne.n	80035ac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80035e8:	4619      	mov	r1, r3
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f85c 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035f0:	e023      	b.n	800363a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_UART_IRQHandler+0x4ea>
 80035fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fae9 	bl	8003be2 <UART_Transmit_IT>
    return;
 8003610:	e014      	b.n	800363c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00e      	beq.n	800363c <HAL_UART_IRQHandler+0x514>
 800361e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	d008      	beq.n	800363c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fb29 	bl	8003c82 <UART_EndTransmit_IT>
    return;
 8003630:	e004      	b.n	800363c <HAL_UART_IRQHandler+0x514>
    return;
 8003632:	bf00      	nop
 8003634:	e002      	b.n	800363c <HAL_UART_IRQHandler+0x514>
      return;
 8003636:	bf00      	nop
 8003638:	e000      	b.n	800363c <HAL_UART_IRQHandler+0x514>
      return;
 800363a:	bf00      	nop
  }
}
 800363c:	37e8      	adds	r7, #232	; 0xe8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop

08003644 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b090      	sub	sp, #64	; 0x40
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d137      	bne.n	800374c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80036dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036de:	2200      	movs	r2, #0
 80036e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80036e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3314      	adds	r3, #20
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	e853 3f00 	ldrex	r3, [r3]
 80036f0:	623b      	str	r3, [r7, #32]
   return(result);
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80036fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3314      	adds	r3, #20
 8003700:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003702:	633a      	str	r2, [r7, #48]	; 0x30
 8003704:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800370a:	e841 2300 	strex	r3, r2, [r1]
 800370e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1e5      	bne.n	80036e2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	e853 3f00 	ldrex	r3, [r3]
 8003724:	60fb      	str	r3, [r7, #12]
   return(result);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800372c:	637b      	str	r3, [r7, #52]	; 0x34
 800372e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	330c      	adds	r3, #12
 8003734:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003736:	61fa      	str	r2, [r7, #28]
 8003738:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800373a:	69b9      	ldr	r1, [r7, #24]
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	e841 2300 	strex	r3, r2, [r1]
 8003742:	617b      	str	r3, [r7, #20]
   return(result);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1e5      	bne.n	8003716 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800374a:	e002      	b.n	8003752 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800374c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800374e:	f7ff ff79 	bl	8003644 <HAL_UART_TxCpltCallback>
}
 8003752:	bf00      	nop
 8003754:	3740      	adds	r7, #64	; 0x40
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003766:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f7ff ff75 	bl	8003658 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b09c      	sub	sp, #112	; 0x70
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d172      	bne.n	8003878 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003794:	2200      	movs	r2, #0
 8003796:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	330c      	adds	r3, #12
 800379e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a2:	e853 3f00 	ldrex	r3, [r3]
 80037a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80037b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	330c      	adds	r3, #12
 80037b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037b8:	65ba      	str	r2, [r7, #88]	; 0x58
 80037ba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037c0:	e841 2300 	strex	r3, r2, [r1]
 80037c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1e5      	bne.n	8003798 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3314      	adds	r3, #20
 80037d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d6:	e853 3f00 	ldrex	r3, [r3]
 80037da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037de:	f023 0301 	bic.w	r3, r3, #1
 80037e2:	667b      	str	r3, [r7, #100]	; 0x64
 80037e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3314      	adds	r3, #20
 80037ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80037ec:	647a      	str	r2, [r7, #68]	; 0x44
 80037ee:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037f4:	e841 2300 	strex	r3, r2, [r1]
 80037f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e5      	bne.n	80037cc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3314      	adds	r3, #20
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	623b      	str	r3, [r7, #32]
   return(result);
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003816:	663b      	str	r3, [r7, #96]	; 0x60
 8003818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3314      	adds	r3, #20
 800381e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003820:	633a      	str	r2, [r7, #48]	; 0x30
 8003822:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e5      	bne.n	8003800 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003836:	2220      	movs	r2, #32
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800383c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003840:	2b01      	cmp	r3, #1
 8003842:	d119      	bne.n	8003878 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	330c      	adds	r3, #12
 800384a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	e853 3f00 	ldrex	r3, [r3]
 8003852:	60fb      	str	r3, [r7, #12]
   return(result);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0310 	bic.w	r3, r3, #16
 800385a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800385c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	330c      	adds	r3, #12
 8003862:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003864:	61fa      	str	r2, [r7, #28]
 8003866:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	69b9      	ldr	r1, [r7, #24]
 800386a:	69fa      	ldr	r2, [r7, #28]
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	617b      	str	r3, [r7, #20]
   return(result);
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e5      	bne.n	8003844 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	2b01      	cmp	r3, #1
 800387e:	d106      	bne.n	800388e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003882:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003884:	4619      	mov	r1, r3
 8003886:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003888:	f7ff ff0e 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800388c:	e002      	b.n	8003894 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800388e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003890:	f7ff feec 	bl	800366c <HAL_UART_RxCpltCallback>
}
 8003894:	bf00      	nop
 8003896:	3770      	adds	r7, #112	; 0x70
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038b6:	085b      	lsrs	r3, r3, #1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	4619      	mov	r1, r3
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7ff fef3 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80038c2:	e002      	b.n	80038ca <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f7ff fedb 	bl	8003680 <HAL_UART_RxHalfCpltCallback>
}
 80038ca:	bf00      	nop
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ee:	2b80      	cmp	r3, #128	; 0x80
 80038f0:	bf0c      	ite	eq
 80038f2:	2301      	moveq	r3, #1
 80038f4:	2300      	movne	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b21      	cmp	r3, #33	; 0x21
 8003904:	d108      	bne.n	8003918 <UART_DMAError+0x46>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2200      	movs	r2, #0
 8003910:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003912:	68b8      	ldr	r0, [r7, #8]
 8003914:	f000 f8c6 	bl	8003aa4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003922:	2b40      	cmp	r3, #64	; 0x40
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b22      	cmp	r3, #34	; 0x22
 8003938:	d108      	bne.n	800394c <UART_DMAError+0x7a>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2200      	movs	r2, #0
 8003944:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003946:	68b8      	ldr	r0, [r7, #8]
 8003948:	f000 f8d4 	bl	8003af4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f043 0210 	orr.w	r2, r3, #16
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003958:	68b8      	ldr	r0, [r7, #8]
 800395a:	f7ff fe9b 	bl	8003694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800395e:	bf00      	nop
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b098      	sub	sp, #96	; 0x60
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	4613      	mov	r3, r2
 8003974:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	88fa      	ldrh	r2, [r7, #6]
 8003980:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2222      	movs	r2, #34	; 0x22
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003994:	4a40      	ldr	r2, [pc, #256]	; (8003a98 <UART_Start_Receive_DMA+0x130>)
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399c:	4a3f      	ldr	r2, [pc, #252]	; (8003a9c <UART_Start_Receive_DMA+0x134>)
 800399e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	4a3e      	ldr	r2, [pc, #248]	; (8003aa0 <UART_Start_Receive_DMA+0x138>)
 80039a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	2200      	movs	r2, #0
 80039ae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80039b0:	f107 0308 	add.w	r3, r7, #8
 80039b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3304      	adds	r3, #4
 80039c0:	4619      	mov	r1, r3
 80039c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	f7fe f8aa 	bl	8001b20 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80039cc:	2300      	movs	r3, #0
 80039ce:	613b      	str	r3, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d019      	beq.n	8003a26 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	330c      	adds	r3, #12
 80039f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039fc:	e853 3f00 	ldrex	r3, [r3]
 8003a00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a08:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	330c      	adds	r3, #12
 8003a10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a12:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a16:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003a18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a1a:	e841 2300 	strex	r3, r2, [r1]
 8003a1e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e5      	bne.n	80039f2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	3314      	adds	r3, #20
 8003a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	657b      	str	r3, [r7, #84]	; 0x54
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3314      	adds	r3, #20
 8003a44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a46:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003a4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e5      	bne.n	8003a26 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	617b      	str	r3, [r7, #20]
   return(result);
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a70:	653b      	str	r3, [r7, #80]	; 0x50
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3314      	adds	r3, #20
 8003a78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a7a:	627a      	str	r2, [r7, #36]	; 0x24
 8003a7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	6a39      	ldr	r1, [r7, #32]
 8003a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e5      	bne.n	8003a5a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3760      	adds	r7, #96	; 0x60
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	08003777 	.word	0x08003777
 8003a9c:	0800389d 	.word	0x0800389d
 8003aa0:	080038d3 	.word	0x080038d3

08003aa4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b089      	sub	sp, #36	; 0x24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	330c      	adds	r3, #12
 8003ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	330c      	adds	r3, #12
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	61ba      	str	r2, [r7, #24]
 8003ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad0:	6979      	ldr	r1, [r7, #20]
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	e841 2300 	strex	r3, r2, [r1]
 8003ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1e5      	bne.n	8003aac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003ae8:	bf00      	nop
 8003aea:	3724      	adds	r7, #36	; 0x24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b095      	sub	sp, #84	; 0x54
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	330c      	adds	r3, #12
 8003b02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b1c:	643a      	str	r2, [r7, #64]	; 0x40
 8003b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b24:	e841 2300 	strex	r3, r2, [r1]
 8003b28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e5      	bne.n	8003afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	3314      	adds	r3, #20
 8003b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	e853 3f00 	ldrex	r3, [r3]
 8003b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f023 0301 	bic.w	r3, r3, #1
 8003b46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b58:	e841 2300 	strex	r3, r2, [r1]
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1e5      	bne.n	8003b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d119      	bne.n	8003ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f023 0310 	bic.w	r3, r3, #16
 8003b82:	647b      	str	r3, [r7, #68]	; 0x44
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	330c      	adds	r3, #12
 8003b8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b8c:	61ba      	str	r2, [r7, #24]
 8003b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	6979      	ldr	r1, [r7, #20]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e5      	bne.n	8003b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bae:	bf00      	nop
 8003bb0:	3754      	adds	r7, #84	; 0x54
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f7ff fd5d 	bl	8003694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b085      	sub	sp, #20
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b21      	cmp	r3, #33	; 0x21
 8003bf4:	d13e      	bne.n	8003c74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bfe:	d114      	bne.n	8003c2a <UART_Transmit_IT+0x48>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d110      	bne.n	8003c2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	1c9a      	adds	r2, r3, #2
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	621a      	str	r2, [r3, #32]
 8003c28:	e008      	b.n	8003c3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	1c59      	adds	r1, r3, #1
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6211      	str	r1, [r2, #32]
 8003c34:	781a      	ldrb	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10f      	bne.n	8003c70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68da      	ldr	r2, [r3, #12]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff fcce 	bl	8003644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b08c      	sub	sp, #48	; 0x30
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b22      	cmp	r3, #34	; 0x22
 8003cc4:	f040 80ab 	bne.w	8003e1e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd0:	d117      	bne.n	8003d02 <UART_Receive_IT+0x50>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d113      	bne.n	8003d02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfa:	1c9a      	adds	r2, r3, #2
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
 8003d00:	e026      	b.n	8003d50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d14:	d007      	beq.n	8003d26 <UART_Receive_IT+0x74>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <UART_Receive_IT+0x82>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	e008      	b.n	8003d46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d15a      	bne.n	8003e1a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0220 	bic.w	r2, r2, #32
 8003d72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d135      	bne.n	8003e10 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	330c      	adds	r3, #12
 8003db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	e853 3f00 	ldrex	r3, [r3]
 8003db8:	613b      	str	r3, [r7, #16]
   return(result);
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f023 0310 	bic.w	r3, r3, #16
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	330c      	adds	r3, #12
 8003dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dca:	623a      	str	r2, [r7, #32]
 8003dcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	69f9      	ldr	r1, [r7, #28]
 8003dd0:	6a3a      	ldr	r2, [r7, #32]
 8003dd2:	e841 2300 	strex	r3, r2, [r1]
 8003dd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1e5      	bne.n	8003daa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d10a      	bne.n	8003e02 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e06:	4619      	mov	r1, r3
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7ff fc4d 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
 8003e0e:	e002      	b.n	8003e16 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fc2b 	bl	800366c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e002      	b.n	8003e20 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e000      	b.n	8003e20 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3730      	adds	r7, #48	; 0x30
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e2c:	b0c0      	sub	sp, #256	; 0x100
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e44:	68d9      	ldr	r1, [r3, #12]
 8003e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	ea40 0301 	orr.w	r3, r0, r1
 8003e50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e80:	f021 010c 	bic.w	r1, r1, #12
 8003e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e8e:	430b      	orrs	r3, r1
 8003e90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea2:	6999      	ldr	r1, [r3, #24]
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	ea40 0301 	orr.w	r3, r0, r1
 8003eae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b8f      	ldr	r3, [pc, #572]	; (80040f4 <UART_SetConfig+0x2cc>)
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d005      	beq.n	8003ec8 <UART_SetConfig+0xa0>
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4b8d      	ldr	r3, [pc, #564]	; (80040f8 <UART_SetConfig+0x2d0>)
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d104      	bne.n	8003ed2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ec8:	f7fe ff9e 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8003ecc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ed0:	e003      	b.n	8003eda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ed2:	f7fe ff85 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 8003ed6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee4:	f040 810c 	bne.w	8004100 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eec:	2200      	movs	r2, #0
 8003eee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ef2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ef6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003efa:	4622      	mov	r2, r4
 8003efc:	462b      	mov	r3, r5
 8003efe:	1891      	adds	r1, r2, r2
 8003f00:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f02:	415b      	adcs	r3, r3
 8003f04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	eb12 0801 	adds.w	r8, r2, r1
 8003f10:	4629      	mov	r1, r5
 8003f12:	eb43 0901 	adc.w	r9, r3, r1
 8003f16:	f04f 0200 	mov.w	r2, #0
 8003f1a:	f04f 0300 	mov.w	r3, #0
 8003f1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f2a:	4690      	mov	r8, r2
 8003f2c:	4699      	mov	r9, r3
 8003f2e:	4623      	mov	r3, r4
 8003f30:	eb18 0303 	adds.w	r3, r8, r3
 8003f34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f38:	462b      	mov	r3, r5
 8003f3a:	eb49 0303 	adc.w	r3, r9, r3
 8003f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f56:	460b      	mov	r3, r1
 8003f58:	18db      	adds	r3, r3, r3
 8003f5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	eb42 0303 	adc.w	r3, r2, r3
 8003f62:	657b      	str	r3, [r7, #84]	; 0x54
 8003f64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f6c:	f7fc f9e8 	bl	8000340 <__aeabi_uldivmod>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4b61      	ldr	r3, [pc, #388]	; (80040fc <UART_SetConfig+0x2d4>)
 8003f76:	fba3 2302 	umull	r2, r3, r3, r2
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	011c      	lsls	r4, r3, #4
 8003f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f82:	2200      	movs	r2, #0
 8003f84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f90:	4642      	mov	r2, r8
 8003f92:	464b      	mov	r3, r9
 8003f94:	1891      	adds	r1, r2, r2
 8003f96:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f98:	415b      	adcs	r3, r3
 8003f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fa0:	4641      	mov	r1, r8
 8003fa2:	eb12 0a01 	adds.w	sl, r2, r1
 8003fa6:	4649      	mov	r1, r9
 8003fa8:	eb43 0b01 	adc.w	fp, r3, r1
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fc0:	4692      	mov	sl, r2
 8003fc2:	469b      	mov	fp, r3
 8003fc4:	4643      	mov	r3, r8
 8003fc6:	eb1a 0303 	adds.w	r3, sl, r3
 8003fca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fce:	464b      	mov	r3, r9
 8003fd0:	eb4b 0303 	adc.w	r3, fp, r3
 8003fd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fe4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fe8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fec:	460b      	mov	r3, r1
 8003fee:	18db      	adds	r3, r3, r3
 8003ff0:	643b      	str	r3, [r7, #64]	; 0x40
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	647b      	str	r3, [r7, #68]	; 0x44
 8003ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ffe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004002:	f7fc f99d 	bl	8000340 <__aeabi_uldivmod>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4611      	mov	r1, r2
 800400c:	4b3b      	ldr	r3, [pc, #236]	; (80040fc <UART_SetConfig+0x2d4>)
 800400e:	fba3 2301 	umull	r2, r3, r3, r1
 8004012:	095b      	lsrs	r3, r3, #5
 8004014:	2264      	movs	r2, #100	; 0x64
 8004016:	fb02 f303 	mul.w	r3, r2, r3
 800401a:	1acb      	subs	r3, r1, r3
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004022:	4b36      	ldr	r3, [pc, #216]	; (80040fc <UART_SetConfig+0x2d4>)
 8004024:	fba3 2302 	umull	r2, r3, r3, r2
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004030:	441c      	add	r4, r3
 8004032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004036:	2200      	movs	r2, #0
 8004038:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800403c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004040:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004044:	4642      	mov	r2, r8
 8004046:	464b      	mov	r3, r9
 8004048:	1891      	adds	r1, r2, r2
 800404a:	63b9      	str	r1, [r7, #56]	; 0x38
 800404c:	415b      	adcs	r3, r3
 800404e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004050:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004054:	4641      	mov	r1, r8
 8004056:	1851      	adds	r1, r2, r1
 8004058:	6339      	str	r1, [r7, #48]	; 0x30
 800405a:	4649      	mov	r1, r9
 800405c:	414b      	adcs	r3, r1
 800405e:	637b      	str	r3, [r7, #52]	; 0x34
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800406c:	4659      	mov	r1, fp
 800406e:	00cb      	lsls	r3, r1, #3
 8004070:	4651      	mov	r1, sl
 8004072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004076:	4651      	mov	r1, sl
 8004078:	00ca      	lsls	r2, r1, #3
 800407a:	4610      	mov	r0, r2
 800407c:	4619      	mov	r1, r3
 800407e:	4603      	mov	r3, r0
 8004080:	4642      	mov	r2, r8
 8004082:	189b      	adds	r3, r3, r2
 8004084:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004088:	464b      	mov	r3, r9
 800408a:	460a      	mov	r2, r1
 800408c:	eb42 0303 	adc.w	r3, r2, r3
 8004090:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80040a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80040a8:	460b      	mov	r3, r1
 80040aa:	18db      	adds	r3, r3, r3
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ae:	4613      	mov	r3, r2
 80040b0:	eb42 0303 	adc.w	r3, r2, r3
 80040b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040be:	f7fc f93f 	bl	8000340 <__aeabi_uldivmod>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4b0d      	ldr	r3, [pc, #52]	; (80040fc <UART_SetConfig+0x2d4>)
 80040c8:	fba3 1302 	umull	r1, r3, r3, r2
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	2164      	movs	r1, #100	; 0x64
 80040d0:	fb01 f303 	mul.w	r3, r1, r3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	3332      	adds	r3, #50	; 0x32
 80040da:	4a08      	ldr	r2, [pc, #32]	; (80040fc <UART_SetConfig+0x2d4>)
 80040dc:	fba2 2303 	umull	r2, r3, r2, r3
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	f003 0207 	and.w	r2, r3, #7
 80040e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4422      	add	r2, r4
 80040ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040f0:	e106      	b.n	8004300 <UART_SetConfig+0x4d8>
 80040f2:	bf00      	nop
 80040f4:	40011000 	.word	0x40011000
 80040f8:	40011400 	.word	0x40011400
 80040fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004104:	2200      	movs	r2, #0
 8004106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800410a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800410e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004112:	4642      	mov	r2, r8
 8004114:	464b      	mov	r3, r9
 8004116:	1891      	adds	r1, r2, r2
 8004118:	6239      	str	r1, [r7, #32]
 800411a:	415b      	adcs	r3, r3
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
 800411e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004122:	4641      	mov	r1, r8
 8004124:	1854      	adds	r4, r2, r1
 8004126:	4649      	mov	r1, r9
 8004128:	eb43 0501 	adc.w	r5, r3, r1
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	00eb      	lsls	r3, r5, #3
 8004136:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800413a:	00e2      	lsls	r2, r4, #3
 800413c:	4614      	mov	r4, r2
 800413e:	461d      	mov	r5, r3
 8004140:	4643      	mov	r3, r8
 8004142:	18e3      	adds	r3, r4, r3
 8004144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004148:	464b      	mov	r3, r9
 800414a:	eb45 0303 	adc.w	r3, r5, r3
 800414e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800415e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800416e:	4629      	mov	r1, r5
 8004170:	008b      	lsls	r3, r1, #2
 8004172:	4621      	mov	r1, r4
 8004174:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004178:	4621      	mov	r1, r4
 800417a:	008a      	lsls	r2, r1, #2
 800417c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004180:	f7fc f8de 	bl	8000340 <__aeabi_uldivmod>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	4b60      	ldr	r3, [pc, #384]	; (800430c <UART_SetConfig+0x4e4>)
 800418a:	fba3 2302 	umull	r2, r3, r3, r2
 800418e:	095b      	lsrs	r3, r3, #5
 8004190:	011c      	lsls	r4, r3, #4
 8004192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004196:	2200      	movs	r2, #0
 8004198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800419c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80041a4:	4642      	mov	r2, r8
 80041a6:	464b      	mov	r3, r9
 80041a8:	1891      	adds	r1, r2, r2
 80041aa:	61b9      	str	r1, [r7, #24]
 80041ac:	415b      	adcs	r3, r3
 80041ae:	61fb      	str	r3, [r7, #28]
 80041b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041b4:	4641      	mov	r1, r8
 80041b6:	1851      	adds	r1, r2, r1
 80041b8:	6139      	str	r1, [r7, #16]
 80041ba:	4649      	mov	r1, r9
 80041bc:	414b      	adcs	r3, r1
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041cc:	4659      	mov	r1, fp
 80041ce:	00cb      	lsls	r3, r1, #3
 80041d0:	4651      	mov	r1, sl
 80041d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041d6:	4651      	mov	r1, sl
 80041d8:	00ca      	lsls	r2, r1, #3
 80041da:	4610      	mov	r0, r2
 80041dc:	4619      	mov	r1, r3
 80041de:	4603      	mov	r3, r0
 80041e0:	4642      	mov	r2, r8
 80041e2:	189b      	adds	r3, r3, r2
 80041e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041e8:	464b      	mov	r3, r9
 80041ea:	460a      	mov	r2, r1
 80041ec:	eb42 0303 	adc.w	r3, r2, r3
 80041f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80041fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 0300 	mov.w	r3, #0
 8004208:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800420c:	4649      	mov	r1, r9
 800420e:	008b      	lsls	r3, r1, #2
 8004210:	4641      	mov	r1, r8
 8004212:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004216:	4641      	mov	r1, r8
 8004218:	008a      	lsls	r2, r1, #2
 800421a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800421e:	f7fc f88f 	bl	8000340 <__aeabi_uldivmod>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4611      	mov	r1, r2
 8004228:	4b38      	ldr	r3, [pc, #224]	; (800430c <UART_SetConfig+0x4e4>)
 800422a:	fba3 2301 	umull	r2, r3, r3, r1
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	2264      	movs	r2, #100	; 0x64
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	1acb      	subs	r3, r1, r3
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	3332      	adds	r3, #50	; 0x32
 800423c:	4a33      	ldr	r2, [pc, #204]	; (800430c <UART_SetConfig+0x4e4>)
 800423e:	fba2 2303 	umull	r2, r3, r2, r3
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004248:	441c      	add	r4, r3
 800424a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800424e:	2200      	movs	r2, #0
 8004250:	673b      	str	r3, [r7, #112]	; 0x70
 8004252:	677a      	str	r2, [r7, #116]	; 0x74
 8004254:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004258:	4642      	mov	r2, r8
 800425a:	464b      	mov	r3, r9
 800425c:	1891      	adds	r1, r2, r2
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	415b      	adcs	r3, r3
 8004262:	60fb      	str	r3, [r7, #12]
 8004264:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004268:	4641      	mov	r1, r8
 800426a:	1851      	adds	r1, r2, r1
 800426c:	6039      	str	r1, [r7, #0]
 800426e:	4649      	mov	r1, r9
 8004270:	414b      	adcs	r3, r1
 8004272:	607b      	str	r3, [r7, #4]
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	f04f 0300 	mov.w	r3, #0
 800427c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004280:	4659      	mov	r1, fp
 8004282:	00cb      	lsls	r3, r1, #3
 8004284:	4651      	mov	r1, sl
 8004286:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800428a:	4651      	mov	r1, sl
 800428c:	00ca      	lsls	r2, r1, #3
 800428e:	4610      	mov	r0, r2
 8004290:	4619      	mov	r1, r3
 8004292:	4603      	mov	r3, r0
 8004294:	4642      	mov	r2, r8
 8004296:	189b      	adds	r3, r3, r2
 8004298:	66bb      	str	r3, [r7, #104]	; 0x68
 800429a:	464b      	mov	r3, r9
 800429c:	460a      	mov	r2, r1
 800429e:	eb42 0303 	adc.w	r3, r2, r3
 80042a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	663b      	str	r3, [r7, #96]	; 0x60
 80042ae:	667a      	str	r2, [r7, #100]	; 0x64
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042bc:	4649      	mov	r1, r9
 80042be:	008b      	lsls	r3, r1, #2
 80042c0:	4641      	mov	r1, r8
 80042c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c6:	4641      	mov	r1, r8
 80042c8:	008a      	lsls	r2, r1, #2
 80042ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042ce:	f7fc f837 	bl	8000340 <__aeabi_uldivmod>
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	4b0d      	ldr	r3, [pc, #52]	; (800430c <UART_SetConfig+0x4e4>)
 80042d8:	fba3 1302 	umull	r1, r3, r3, r2
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	2164      	movs	r1, #100	; 0x64
 80042e0:	fb01 f303 	mul.w	r3, r1, r3
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	3332      	adds	r3, #50	; 0x32
 80042ea:	4a08      	ldr	r2, [pc, #32]	; (800430c <UART_SetConfig+0x4e4>)
 80042ec:	fba2 2303 	umull	r2, r3, r2, r3
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	f003 020f 	and.w	r2, r3, #15
 80042f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4422      	add	r2, r4
 80042fe:	609a      	str	r2, [r3, #8]
}
 8004300:	bf00      	nop
 8004302:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004306:	46bd      	mov	sp, r7
 8004308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800430c:	51eb851f 	.word	0x51eb851f

08004310 <__NVIC_SetPriority>:
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	6039      	str	r1, [r7, #0]
 800431a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800431c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004320:	2b00      	cmp	r3, #0
 8004322:	db0a      	blt.n	800433a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	b2da      	uxtb	r2, r3
 8004328:	490c      	ldr	r1, [pc, #48]	; (800435c <__NVIC_SetPriority+0x4c>)
 800432a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432e:	0112      	lsls	r2, r2, #4
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	440b      	add	r3, r1
 8004334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004338:	e00a      	b.n	8004350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	b2da      	uxtb	r2, r3
 800433e:	4908      	ldr	r1, [pc, #32]	; (8004360 <__NVIC_SetPriority+0x50>)
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	3b04      	subs	r3, #4
 8004348:	0112      	lsls	r2, r2, #4
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	440b      	add	r3, r1
 800434e:	761a      	strb	r2, [r3, #24]
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr
 800435c:	e000e100 	.word	0xe000e100
 8004360:	e000ed00 	.word	0xe000ed00

08004364 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004368:	2100      	movs	r1, #0
 800436a:	f06f 0004 	mvn.w	r0, #4
 800436e:	f7ff ffcf 	bl	8004310 <__NVIC_SetPriority>
#endif
}
 8004372:	bf00      	nop
 8004374:	bd80      	pop	{r7, pc}
	...

08004378 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800437e:	f3ef 8305 	mrs	r3, IPSR
 8004382:	603b      	str	r3, [r7, #0]
  return(result);
 8004384:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800438a:	f06f 0305 	mvn.w	r3, #5
 800438e:	607b      	str	r3, [r7, #4]
 8004390:	e00c      	b.n	80043ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004392:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <osKernelInitialize+0x44>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d105      	bne.n	80043a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800439a:	4b08      	ldr	r3, [pc, #32]	; (80043bc <osKernelInitialize+0x44>)
 800439c:	2201      	movs	r2, #1
 800439e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80043a0:	2300      	movs	r3, #0
 80043a2:	607b      	str	r3, [r7, #4]
 80043a4:	e002      	b.n	80043ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80043a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043ac:	687b      	ldr	r3, [r7, #4]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	20004668 	.word	0x20004668

080043c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043c6:	f3ef 8305 	mrs	r3, IPSR
 80043ca:	603b      	str	r3, [r7, #0]
  return(result);
 80043cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <osKernelStart+0x1a>
    stat = osErrorISR;
 80043d2:	f06f 0305 	mvn.w	r3, #5
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	e010      	b.n	80043fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043da:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <osKernelStart+0x48>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d109      	bne.n	80043f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043e2:	f7ff ffbf 	bl	8004364 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043e6:	4b08      	ldr	r3, [pc, #32]	; (8004408 <osKernelStart+0x48>)
 80043e8:	2202      	movs	r2, #2
 80043ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043ec:	f001 f866 	bl	80054bc <vTaskStartScheduler>
      stat = osOK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	607b      	str	r3, [r7, #4]
 80043f4:	e002      	b.n	80043fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043fc:	687b      	ldr	r3, [r7, #4]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20004668 	.word	0x20004668

0800440c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800440c:	b580      	push	{r7, lr}
 800440e:	b08e      	sub	sp, #56	; 0x38
 8004410:	af04      	add	r7, sp, #16
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004418:	2300      	movs	r3, #0
 800441a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800441c:	f3ef 8305 	mrs	r3, IPSR
 8004420:	617b      	str	r3, [r7, #20]
  return(result);
 8004422:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004424:	2b00      	cmp	r3, #0
 8004426:	d17e      	bne.n	8004526 <osThreadNew+0x11a>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d07b      	beq.n	8004526 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800442e:	2380      	movs	r3, #128	; 0x80
 8004430:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004432:	2318      	movs	r3, #24
 8004434:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004436:	2300      	movs	r3, #0
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800443a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800443e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d045      	beq.n	80044d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <osThreadNew+0x48>
        name = attr->name;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d002      	beq.n	8004462 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d008      	beq.n	800447a <osThreadNew+0x6e>
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	2b38      	cmp	r3, #56	; 0x38
 800446c:	d805      	bhi.n	800447a <osThreadNew+0x6e>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <osThreadNew+0x72>
        return (NULL);
 800447a:	2300      	movs	r3, #0
 800447c:	e054      	b.n	8004528 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	089b      	lsrs	r3, r3, #2
 800448c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00e      	beq.n	80044b4 <osThreadNew+0xa8>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	2b5b      	cmp	r3, #91	; 0x5b
 800449c:	d90a      	bls.n	80044b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d006      	beq.n	80044b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <osThreadNew+0xa8>
        mem = 1;
 80044ae:	2301      	movs	r3, #1
 80044b0:	61bb      	str	r3, [r7, #24]
 80044b2:	e010      	b.n	80044d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10c      	bne.n	80044d6 <osThreadNew+0xca>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d108      	bne.n	80044d6 <osThreadNew+0xca>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d104      	bne.n	80044d6 <osThreadNew+0xca>
          mem = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	61bb      	str	r3, [r7, #24]
 80044d0:	e001      	b.n	80044d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d110      	bne.n	80044fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044e4:	9202      	str	r2, [sp, #8]
 80044e6:	9301      	str	r3, [sp, #4]
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	6a3a      	ldr	r2, [r7, #32]
 80044f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 fe0c 	bl	8005110 <xTaskCreateStatic>
 80044f8:	4603      	mov	r3, r0
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	e013      	b.n	8004526 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d110      	bne.n	8004526 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	b29a      	uxth	r2, r3
 8004508:	f107 0310 	add.w	r3, r7, #16
 800450c:	9301      	str	r3, [sp, #4]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 fe57 	bl	80051ca <xTaskCreate>
 800451c:	4603      	mov	r3, r0
 800451e:	2b01      	cmp	r3, #1
 8004520:	d001      	beq.n	8004526 <osThreadNew+0x11a>
            hTask = NULL;
 8004522:	2300      	movs	r3, #0
 8004524:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004526:	693b      	ldr	r3, [r7, #16]
}
 8004528:	4618      	mov	r0, r3
 800452a:	3728      	adds	r7, #40	; 0x28
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004538:	f3ef 8305 	mrs	r3, IPSR
 800453c:	60bb      	str	r3, [r7, #8]
  return(result);
 800453e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <osDelay+0x1c>
    stat = osErrorISR;
 8004544:	f06f 0305 	mvn.w	r3, #5
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	e007      	b.n	800455c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d002      	beq.n	800455c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 ff7c 	bl	8005454 <vTaskDelay>
    }
  }

  return (stat);
 800455c:	68fb      	ldr	r3, [r7, #12]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
	...

08004568 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4a07      	ldr	r2, [pc, #28]	; (8004594 <vApplicationGetIdleTaskMemory+0x2c>)
 8004578:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	4a06      	ldr	r2, [pc, #24]	; (8004598 <vApplicationGetIdleTaskMemory+0x30>)
 800457e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2280      	movs	r2, #128	; 0x80
 8004584:	601a      	str	r2, [r3, #0]
}
 8004586:	bf00      	nop
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	2000466c 	.word	0x2000466c
 8004598:	200046c8 	.word	0x200046c8

0800459c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a07      	ldr	r2, [pc, #28]	; (80045c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80045ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	4a06      	ldr	r2, [pc, #24]	; (80045cc <vApplicationGetTimerTaskMemory+0x30>)
 80045b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045ba:	601a      	str	r2, [r3, #0]
}
 80045bc:	bf00      	nop
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	200048c8 	.word	0x200048c8
 80045cc:	20004924 	.word	0x20004924

080045d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f103 0208 	add.w	r2, r3, #8
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f103 0208 	add.w	r2, r3, #8
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f103 0208 	add.w	r2, r3, #8
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr

0800462a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800462a:	b480      	push	{r7}
 800462c:	b085      	sub	sp, #20
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
 8004632:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	601a      	str	r2, [r3, #0]
}
 8004666:	bf00      	nop
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr

08004672 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004672:	b480      	push	{r7}
 8004674:	b085      	sub	sp, #20
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
 800467a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004688:	d103      	bne.n	8004692 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	e00c      	b.n	80046ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3308      	adds	r3, #8
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	e002      	b.n	80046a0 <vListInsert+0x2e>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d2f6      	bcs.n	800469a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	601a      	str	r2, [r3, #0]
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6892      	ldr	r2, [r2, #8]
 80046fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6852      	ldr	r2, [r2, #4]
 8004704:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	429a      	cmp	r2, r3
 800470e:	d103      	bne.n	8004718 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	1e5a      	subs	r2, r3, #1
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10a      	bne.n	8004762 <xQueueGenericReset+0x2a>
	__asm volatile
 800474c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004750:	f383 8811 	msr	BASEPRI, r3
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	60bb      	str	r3, [r7, #8]
}
 800475e:	bf00      	nop
 8004760:	e7fe      	b.n	8004760 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004762:	f002 f877 	bl	8006854 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	68f9      	ldr	r1, [r7, #12]
 8004770:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004772:	fb01 f303 	mul.w	r3, r1, r3
 8004776:	441a      	add	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004792:	3b01      	subs	r3, #1
 8004794:	68f9      	ldr	r1, [r7, #12]
 8004796:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004798:	fb01 f303 	mul.w	r3, r1, r3
 800479c:	441a      	add	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	22ff      	movs	r2, #255	; 0xff
 80047a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	22ff      	movs	r2, #255	; 0xff
 80047ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d114      	bne.n	80047e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d01a      	beq.n	80047f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	3310      	adds	r3, #16
 80047c4:	4618      	mov	r0, r3
 80047c6:	f001 f903 	bl	80059d0 <xTaskRemoveFromEventList>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d012      	beq.n	80047f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80047d0:	4b0c      	ldr	r3, [pc, #48]	; (8004804 <xQueueGenericReset+0xcc>)
 80047d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	e009      	b.n	80047f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	3310      	adds	r3, #16
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7ff fef2 	bl	80045d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	3324      	adds	r3, #36	; 0x24
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7ff feed 	bl	80045d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047f6:	f002 f85d 	bl	80068b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047fa:	2301      	movs	r3, #1
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	e000ed04 	.word	0xe000ed04

08004808 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08e      	sub	sp, #56	; 0x38
 800480c:	af02      	add	r7, sp, #8
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10a      	bne.n	8004832 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800481c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004820:	f383 8811 	msr	BASEPRI, r3
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	f3bf 8f4f 	dsb	sy
 800482c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800482e:	bf00      	nop
 8004830:	e7fe      	b.n	8004830 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10a      	bne.n	800484e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	627b      	str	r3, [r7, #36]	; 0x24
}
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <xQueueGenericCreateStatic+0x52>
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <xQueueGenericCreateStatic+0x56>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <xQueueGenericCreateStatic+0x58>
 800485e:	2300      	movs	r3, #0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10a      	bne.n	800487a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004868:	f383 8811 	msr	BASEPRI, r3
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	623b      	str	r3, [r7, #32]
}
 8004876:	bf00      	nop
 8004878:	e7fe      	b.n	8004878 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <xQueueGenericCreateStatic+0x7e>
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <xQueueGenericCreateStatic+0x82>
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <xQueueGenericCreateStatic+0x84>
 800488a:	2300      	movs	r3, #0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10a      	bne.n	80048a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	61fb      	str	r3, [r7, #28]
}
 80048a2:	bf00      	nop
 80048a4:	e7fe      	b.n	80048a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048a6:	2350      	movs	r3, #80	; 0x50
 80048a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	2b50      	cmp	r3, #80	; 0x50
 80048ae:	d00a      	beq.n	80048c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80048b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b4:	f383 8811 	msr	BASEPRI, r3
 80048b8:	f3bf 8f6f 	isb	sy
 80048bc:	f3bf 8f4f 	dsb	sy
 80048c0:	61bb      	str	r3, [r7, #24]
}
 80048c2:	bf00      	nop
 80048c4:	e7fe      	b.n	80048c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80048c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00d      	beq.n	80048ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80048de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	4613      	mov	r3, r2
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f805 	bl	80048f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3730      	adds	r7, #48	; 0x30
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d103      	bne.n	8004914 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	e002      	b.n	800491a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004926:	2101      	movs	r1, #1
 8004928:	69b8      	ldr	r0, [r7, #24]
 800492a:	f7ff ff05 	bl	8004738 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004936:	bf00      	nop
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
	...

08004940 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b08e      	sub	sp, #56	; 0x38
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
 800494c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800494e:	2300      	movs	r3, #0
 8004950:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <xQueueGenericSend+0x32>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800496e:	bf00      	nop
 8004970:	e7fe      	b.n	8004970 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d103      	bne.n	8004980 <xQueueGenericSend+0x40>
 8004978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d101      	bne.n	8004984 <xQueueGenericSend+0x44>
 8004980:	2301      	movs	r3, #1
 8004982:	e000      	b.n	8004986 <xQueueGenericSend+0x46>
 8004984:	2300      	movs	r3, #0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10a      	bne.n	80049a0 <xQueueGenericSend+0x60>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800499c:	bf00      	nop
 800499e:	e7fe      	b.n	800499e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d103      	bne.n	80049ae <xQueueGenericSend+0x6e>
 80049a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d101      	bne.n	80049b2 <xQueueGenericSend+0x72>
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <xQueueGenericSend+0x74>
 80049b2:	2300      	movs	r3, #0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d10a      	bne.n	80049ce <xQueueGenericSend+0x8e>
	__asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	623b      	str	r3, [r7, #32]
}
 80049ca:	bf00      	nop
 80049cc:	e7fe      	b.n	80049cc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049ce:	f001 f9e3 	bl	8005d98 <xTaskGetSchedulerState>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d102      	bne.n	80049de <xQueueGenericSend+0x9e>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <xQueueGenericSend+0xa2>
 80049de:	2301      	movs	r3, #1
 80049e0:	e000      	b.n	80049e4 <xQueueGenericSend+0xa4>
 80049e2:	2300      	movs	r3, #0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10a      	bne.n	80049fe <xQueueGenericSend+0xbe>
	__asm volatile
 80049e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ec:	f383 8811 	msr	BASEPRI, r3
 80049f0:	f3bf 8f6f 	isb	sy
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	61fb      	str	r3, [r7, #28]
}
 80049fa:	bf00      	nop
 80049fc:	e7fe      	b.n	80049fc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049fe:	f001 ff29 	bl	8006854 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d302      	bcc.n	8004a14 <xQueueGenericSend+0xd4>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d129      	bne.n	8004a68 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	68b9      	ldr	r1, [r7, #8]
 8004a18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a1a:	f000 fa0b 	bl	8004e34 <prvCopyDataToQueue>
 8004a1e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d010      	beq.n	8004a4a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2a:	3324      	adds	r3, #36	; 0x24
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 ffcf 	bl	80059d0 <xTaskRemoveFromEventList>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d013      	beq.n	8004a60 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a38:	4b3f      	ldr	r3, [pc, #252]	; (8004b38 <xQueueGenericSend+0x1f8>)
 8004a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	f3bf 8f4f 	dsb	sy
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	e00a      	b.n	8004a60 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d007      	beq.n	8004a60 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a50:	4b39      	ldr	r3, [pc, #228]	; (8004b38 <xQueueGenericSend+0x1f8>)
 8004a52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a56:	601a      	str	r2, [r3, #0]
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a60:	f001 ff28 	bl	80068b4 <vPortExitCritical>
				return pdPASS;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e063      	b.n	8004b30 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d103      	bne.n	8004a76 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a6e:	f001 ff21 	bl	80068b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a72:	2300      	movs	r3, #0
 8004a74:	e05c      	b.n	8004b30 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d106      	bne.n	8004a8a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a7c:	f107 0314 	add.w	r3, r7, #20
 8004a80:	4618      	mov	r0, r3
 8004a82:	f001 f82f 	bl	8005ae4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a86:	2301      	movs	r3, #1
 8004a88:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a8a:	f001 ff13 	bl	80068b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a8e:	f000 fd7b 	bl	8005588 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a92:	f001 fedf 	bl	8006854 <vPortEnterCritical>
 8004a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a9c:	b25b      	sxtb	r3, r3
 8004a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aa2:	d103      	bne.n	8004aac <xQueueGenericSend+0x16c>
 8004aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ab2:	b25b      	sxtb	r3, r3
 8004ab4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ab8:	d103      	bne.n	8004ac2 <xQueueGenericSend+0x182>
 8004aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ac2:	f001 fef7 	bl	80068b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ac6:	1d3a      	adds	r2, r7, #4
 8004ac8:	f107 0314 	add.w	r3, r7, #20
 8004acc:	4611      	mov	r1, r2
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f001 f81e 	bl	8005b10 <xTaskCheckForTimeOut>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d124      	bne.n	8004b24 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ada:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004adc:	f000 faa2 	bl	8005024 <prvIsQueueFull>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d018      	beq.n	8004b18 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae8:	3310      	adds	r3, #16
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	4611      	mov	r1, r2
 8004aee:	4618      	mov	r0, r3
 8004af0:	f000 ff1e 	bl	8005930 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004af4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004af6:	f000 fa2d 	bl	8004f54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004afa:	f000 fd53 	bl	80055a4 <xTaskResumeAll>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f47f af7c 	bne.w	80049fe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004b06:	4b0c      	ldr	r3, [pc, #48]	; (8004b38 <xQueueGenericSend+0x1f8>)
 8004b08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	f3bf 8f4f 	dsb	sy
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	e772      	b.n	80049fe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b1a:	f000 fa1b 	bl	8004f54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b1e:	f000 fd41 	bl	80055a4 <xTaskResumeAll>
 8004b22:	e76c      	b.n	80049fe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b26:	f000 fa15 	bl	8004f54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b2a:	f000 fd3b 	bl	80055a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b2e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3738      	adds	r7, #56	; 0x38
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	e000ed04 	.word	0xe000ed04

08004b3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b090      	sub	sp, #64	; 0x40
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10a      	bne.n	8004b6a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b66:	bf00      	nop
 8004b68:	e7fe      	b.n	8004b68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d103      	bne.n	8004b78 <xQueueGenericSendFromISR+0x3c>
 8004b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d101      	bne.n	8004b7c <xQueueGenericSendFromISR+0x40>
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e000      	b.n	8004b7e <xQueueGenericSendFromISR+0x42>
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10a      	bne.n	8004b98 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b86:	f383 8811 	msr	BASEPRI, r3
 8004b8a:	f3bf 8f6f 	isb	sy
 8004b8e:	f3bf 8f4f 	dsb	sy
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b94:	bf00      	nop
 8004b96:	e7fe      	b.n	8004b96 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d103      	bne.n	8004ba6 <xQueueGenericSendFromISR+0x6a>
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d101      	bne.n	8004baa <xQueueGenericSendFromISR+0x6e>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e000      	b.n	8004bac <xQueueGenericSendFromISR+0x70>
 8004baa:	2300      	movs	r3, #0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10a      	bne.n	8004bc6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb4:	f383 8811 	msr	BASEPRI, r3
 8004bb8:	f3bf 8f6f 	isb	sy
 8004bbc:	f3bf 8f4f 	dsb	sy
 8004bc0:	623b      	str	r3, [r7, #32]
}
 8004bc2:	bf00      	nop
 8004bc4:	e7fe      	b.n	8004bc4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bc6:	f001 ff27 	bl	8006a18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004bca:	f3ef 8211 	mrs	r2, BASEPRI
 8004bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd2:	f383 8811 	msr	BASEPRI, r3
 8004bd6:	f3bf 8f6f 	isb	sy
 8004bda:	f3bf 8f4f 	dsb	sy
 8004bde:	61fa      	str	r2, [r7, #28]
 8004be0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004be2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004be4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <xQueueGenericSendFromISR+0xbc>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d12f      	bne.n	8004c58 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c06:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	68b9      	ldr	r1, [r7, #8]
 8004c0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004c0e:	f000 f911 	bl	8004e34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c12:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004c16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c1a:	d112      	bne.n	8004c42 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d016      	beq.n	8004c52 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c26:	3324      	adds	r3, #36	; 0x24
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 fed1 	bl	80059d0 <xTaskRemoveFromEventList>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00e      	beq.n	8004c52 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00b      	beq.n	8004c52 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	e007      	b.n	8004c52 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c46:	3301      	adds	r3, #1
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	b25a      	sxtb	r2, r3
 8004c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c52:	2301      	movs	r3, #1
 8004c54:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c56:	e001      	b.n	8004c5c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c66:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3740      	adds	r7, #64	; 0x40
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08c      	sub	sp, #48	; 0x30
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c80:	2300      	movs	r3, #0
 8004c82:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10a      	bne.n	8004ca4 <xQueueReceive+0x30>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	623b      	str	r3, [r7, #32]
}
 8004ca0:	bf00      	nop
 8004ca2:	e7fe      	b.n	8004ca2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d103      	bne.n	8004cb2 <xQueueReceive+0x3e>
 8004caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <xQueueReceive+0x42>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <xQueueReceive+0x44>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10a      	bne.n	8004cd2 <xQueueReceive+0x5e>
	__asm volatile
 8004cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc0:	f383 8811 	msr	BASEPRI, r3
 8004cc4:	f3bf 8f6f 	isb	sy
 8004cc8:	f3bf 8f4f 	dsb	sy
 8004ccc:	61fb      	str	r3, [r7, #28]
}
 8004cce:	bf00      	nop
 8004cd0:	e7fe      	b.n	8004cd0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cd2:	f001 f861 	bl	8005d98 <xTaskGetSchedulerState>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d102      	bne.n	8004ce2 <xQueueReceive+0x6e>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <xQueueReceive+0x72>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e000      	b.n	8004ce8 <xQueueReceive+0x74>
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10a      	bne.n	8004d02 <xQueueReceive+0x8e>
	__asm volatile
 8004cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf0:	f383 8811 	msr	BASEPRI, r3
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	61bb      	str	r3, [r7, #24]
}
 8004cfe:	bf00      	nop
 8004d00:	e7fe      	b.n	8004d00 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d02:	f001 fda7 	bl	8006854 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d01f      	beq.n	8004d52 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d16:	f000 f8f7 	bl	8004f08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1c:	1e5a      	subs	r2, r3, #1
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00f      	beq.n	8004d4a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2c:	3310      	adds	r3, #16
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fe4e 	bl	80059d0 <xTaskRemoveFromEventList>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d3a:	4b3d      	ldr	r3, [pc, #244]	; (8004e30 <xQueueReceive+0x1bc>)
 8004d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d4a:	f001 fdb3 	bl	80068b4 <vPortExitCritical>
				return pdPASS;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e069      	b.n	8004e26 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d103      	bne.n	8004d60 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d58:	f001 fdac 	bl	80068b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e062      	b.n	8004e26 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d106      	bne.n	8004d74 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d66:	f107 0310 	add.w	r3, r7, #16
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 feba 	bl	8005ae4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d70:	2301      	movs	r3, #1
 8004d72:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d74:	f001 fd9e 	bl	80068b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d78:	f000 fc06 	bl	8005588 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d7c:	f001 fd6a 	bl	8006854 <vPortEnterCritical>
 8004d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d86:	b25b      	sxtb	r3, r3
 8004d88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d8c:	d103      	bne.n	8004d96 <xQueueReceive+0x122>
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d9c:	b25b      	sxtb	r3, r3
 8004d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004da2:	d103      	bne.n	8004dac <xQueueReceive+0x138>
 8004da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dac:	f001 fd82 	bl	80068b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004db0:	1d3a      	adds	r2, r7, #4
 8004db2:	f107 0310 	add.w	r3, r7, #16
 8004db6:	4611      	mov	r1, r2
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 fea9 	bl	8005b10 <xTaskCheckForTimeOut>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d123      	bne.n	8004e0c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dc6:	f000 f917 	bl	8004ff8 <prvIsQueueEmpty>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d017      	beq.n	8004e00 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd2:	3324      	adds	r3, #36	; 0x24
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 fda9 	bl	8005930 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004de0:	f000 f8b8 	bl	8004f54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004de4:	f000 fbde 	bl	80055a4 <xTaskResumeAll>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d189      	bne.n	8004d02 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004dee:	4b10      	ldr	r3, [pc, #64]	; (8004e30 <xQueueReceive+0x1bc>)
 8004df0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	e780      	b.n	8004d02 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004e00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e02:	f000 f8a7 	bl	8004f54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e06:	f000 fbcd 	bl	80055a4 <xTaskResumeAll>
 8004e0a:	e77a      	b.n	8004d02 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e0e:	f000 f8a1 	bl	8004f54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e12:	f000 fbc7 	bl	80055a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e18:	f000 f8ee 	bl	8004ff8 <prvIsQueueEmpty>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f43f af6f 	beq.w	8004d02 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3730      	adds	r7, #48	; 0x30
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	e000ed04 	.word	0xe000ed04

08004e34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e40:	2300      	movs	r3, #0
 8004e42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10d      	bne.n	8004e6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d14d      	bne.n	8004ef6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 ffb8 	bl	8005dd4 <xTaskPriorityDisinherit>
 8004e64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	609a      	str	r2, [r3, #8]
 8004e6c:	e043      	b.n	8004ef6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d119      	bne.n	8004ea8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6858      	ldr	r0, [r3, #4]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	68b9      	ldr	r1, [r7, #8]
 8004e80:	f00b fa9c 	bl	80103bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8c:	441a      	add	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d32b      	bcc.n	8004ef6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]
 8004ea6:	e026      	b.n	8004ef6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68d8      	ldr	r0, [r3, #12]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	68b9      	ldr	r1, [r7, #8]
 8004eb4:	f00b fa82 	bl	80103bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68da      	ldr	r2, [r3, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec0:	425b      	negs	r3, r3
 8004ec2:	441a      	add	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d207      	bcs.n	8004ee4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004edc:	425b      	negs	r3, r3
 8004ede:	441a      	add	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d105      	bne.n	8004ef6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d002      	beq.n	8004ef6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004efe:	697b      	ldr	r3, [r7, #20]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d018      	beq.n	8004f4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	441a      	add	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d303      	bcc.n	8004f3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68d9      	ldr	r1, [r3, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	461a      	mov	r2, r3
 8004f46:	6838      	ldr	r0, [r7, #0]
 8004f48:	f00b fa38 	bl	80103bc <memcpy>
	}
}
 8004f4c:	bf00      	nop
 8004f4e:	3708      	adds	r7, #8
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f5c:	f001 fc7a 	bl	8006854 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f68:	e011      	b.n	8004f8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d012      	beq.n	8004f98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	3324      	adds	r3, #36	; 0x24
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 fd2a 	bl	80059d0 <xTaskRemoveFromEventList>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f82:	f000 fe27 	bl	8005bd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	dce9      	bgt.n	8004f6a <prvUnlockQueue+0x16>
 8004f96:	e000      	b.n	8004f9a <prvUnlockQueue+0x46>
					break;
 8004f98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	22ff      	movs	r2, #255	; 0xff
 8004f9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004fa2:	f001 fc87 	bl	80068b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004fa6:	f001 fc55 	bl	8006854 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fb2:	e011      	b.n	8004fd8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d012      	beq.n	8004fe2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3310      	adds	r3, #16
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 fd05 	bl	80059d0 <xTaskRemoveFromEventList>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004fcc:	f000 fe02 	bl	8005bd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fd0:	7bbb      	ldrb	r3, [r7, #14]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	dce9      	bgt.n	8004fb4 <prvUnlockQueue+0x60>
 8004fe0:	e000      	b.n	8004fe4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fe2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	22ff      	movs	r2, #255	; 0xff
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fec:	f001 fc62 	bl	80068b4 <vPortExitCritical>
}
 8004ff0:	bf00      	nop
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005000:	f001 fc28 	bl	8006854 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005008:	2b00      	cmp	r3, #0
 800500a:	d102      	bne.n	8005012 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800500c:	2301      	movs	r3, #1
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	e001      	b.n	8005016 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005016:	f001 fc4d 	bl	80068b4 <vPortExitCritical>

	return xReturn;
 800501a:	68fb      	ldr	r3, [r7, #12]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800502c:	f001 fc12 	bl	8006854 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005038:	429a      	cmp	r2, r3
 800503a:	d102      	bne.n	8005042 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800503c:	2301      	movs	r3, #1
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	e001      	b.n	8005046 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005042:	2300      	movs	r3, #0
 8005044:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005046:	f001 fc35 	bl	80068b4 <vPortExitCritical>

	return xReturn;
 800504a:	68fb      	ldr	r3, [r7, #12]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
 8005062:	e014      	b.n	800508e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005064:	4a0f      	ldr	r2, [pc, #60]	; (80050a4 <vQueueAddToRegistry+0x50>)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005070:	490c      	ldr	r1, [pc, #48]	; (80050a4 <vQueueAddToRegistry+0x50>)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800507a:	4a0a      	ldr	r2, [pc, #40]	; (80050a4 <vQueueAddToRegistry+0x50>)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	4413      	add	r3, r2
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005086:	e006      	b.n	8005096 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3301      	adds	r3, #1
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b07      	cmp	r3, #7
 8005092:	d9e7      	bls.n	8005064 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	20004d24 	.word	0x20004d24

080050a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80050b8:	f001 fbcc 	bl	8006854 <vPortEnterCritical>
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050c2:	b25b      	sxtb	r3, r3
 80050c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050c8:	d103      	bne.n	80050d2 <vQueueWaitForMessageRestricted+0x2a>
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050d8:	b25b      	sxtb	r3, r3
 80050da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050de:	d103      	bne.n	80050e8 <vQueueWaitForMessageRestricted+0x40>
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050e8:	f001 fbe4 	bl	80068b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d106      	bne.n	8005102 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	3324      	adds	r3, #36	; 0x24
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	68b9      	ldr	r1, [r7, #8]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fc3b 	bl	8005978 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005102:	6978      	ldr	r0, [r7, #20]
 8005104:	f7ff ff26 	bl	8004f54 <prvUnlockQueue>
	}
 8005108:	bf00      	nop
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08e      	sub	sp, #56	; 0x38
 8005114:	af04      	add	r7, sp, #16
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800511e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	623b      	str	r3, [r7, #32]
}
 8005136:	bf00      	nop
 8005138:	e7fe      	b.n	8005138 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800513a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10a      	bne.n	8005156 <xTaskCreateStatic+0x46>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	61fb      	str	r3, [r7, #28]
}
 8005152:	bf00      	nop
 8005154:	e7fe      	b.n	8005154 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005156:	235c      	movs	r3, #92	; 0x5c
 8005158:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	2b5c      	cmp	r3, #92	; 0x5c
 800515e:	d00a      	beq.n	8005176 <xTaskCreateStatic+0x66>
	__asm volatile
 8005160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	61bb      	str	r3, [r7, #24]
}
 8005172:	bf00      	nop
 8005174:	e7fe      	b.n	8005174 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005176:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517a:	2b00      	cmp	r3, #0
 800517c:	d01e      	beq.n	80051bc <xTaskCreateStatic+0xac>
 800517e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005180:	2b00      	cmp	r3, #0
 8005182:	d01b      	beq.n	80051bc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005186:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800518c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	2202      	movs	r2, #2
 8005192:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005196:	2300      	movs	r3, #0
 8005198:	9303      	str	r3, [sp, #12]
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	9302      	str	r3, [sp, #8]
 800519e:	f107 0314 	add.w	r3, r7, #20
 80051a2:	9301      	str	r3, [sp, #4]
 80051a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f850 	bl	8005254 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051b6:	f000 f8dd 	bl	8005374 <prvAddNewTaskToReadyList>
 80051ba:	e001      	b.n	80051c0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051c0:	697b      	ldr	r3, [r7, #20]
	}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3728      	adds	r7, #40	; 0x28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b08c      	sub	sp, #48	; 0x30
 80051ce:	af04      	add	r7, sp, #16
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	603b      	str	r3, [r7, #0]
 80051d6:	4613      	mov	r3, r2
 80051d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051da:	88fb      	ldrh	r3, [r7, #6]
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	4618      	mov	r0, r3
 80051e0:	f001 fc5a 	bl	8006a98 <pvPortMalloc>
 80051e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00e      	beq.n	800520a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051ec:	205c      	movs	r0, #92	; 0x5c
 80051ee:	f001 fc53 	bl	8006a98 <pvPortMalloc>
 80051f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	697a      	ldr	r2, [r7, #20]
 80051fe:	631a      	str	r2, [r3, #48]	; 0x30
 8005200:	e005      	b.n	800520e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005202:	6978      	ldr	r0, [r7, #20]
 8005204:	f001 fd14 	bl	8006c30 <vPortFree>
 8005208:	e001      	b.n	800520e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800520a:	2300      	movs	r3, #0
 800520c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d017      	beq.n	8005244 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800521c:	88fa      	ldrh	r2, [r7, #6]
 800521e:	2300      	movs	r3, #0
 8005220:	9303      	str	r3, [sp, #12]
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	9302      	str	r3, [sp, #8]
 8005226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005228:	9301      	str	r3, [sp, #4]
 800522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	68b9      	ldr	r1, [r7, #8]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f80e 	bl	8005254 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005238:	69f8      	ldr	r0, [r7, #28]
 800523a:	f000 f89b 	bl	8005374 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800523e:	2301      	movs	r3, #1
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	e002      	b.n	800524a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005244:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005248:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800524a:	69bb      	ldr	r3, [r7, #24]
	}
 800524c:	4618      	mov	r0, r3
 800524e:	3720      	adds	r7, #32
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b088      	sub	sp, #32
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005264:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	461a      	mov	r2, r3
 800526c:	21a5      	movs	r1, #165	; 0xa5
 800526e:	f00a ffdd 	bl	801022c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800527c:	3b01      	subs	r3, #1
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	f023 0307 	bic.w	r3, r3, #7
 800528a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00a      	beq.n	80052ac <prvInitialiseNewTask+0x58>
	__asm volatile
 8005296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529a:	f383 8811 	msr	BASEPRI, r3
 800529e:	f3bf 8f6f 	isb	sy
 80052a2:	f3bf 8f4f 	dsb	sy
 80052a6:	617b      	str	r3, [r7, #20]
}
 80052a8:	bf00      	nop
 80052aa:	e7fe      	b.n	80052aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d01f      	beq.n	80052f2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052b2:	2300      	movs	r3, #0
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	e012      	b.n	80052de <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	4413      	add	r3, r2
 80052be:	7819      	ldrb	r1, [r3, #0]
 80052c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	4413      	add	r3, r2
 80052c6:	3334      	adds	r3, #52	; 0x34
 80052c8:	460a      	mov	r2, r1
 80052ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	4413      	add	r3, r2
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d006      	beq.n	80052e6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	3301      	adds	r3, #1
 80052dc:	61fb      	str	r3, [r7, #28]
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	2b0f      	cmp	r3, #15
 80052e2:	d9e9      	bls.n	80052b8 <prvInitialiseNewTask+0x64>
 80052e4:	e000      	b.n	80052e8 <prvInitialiseNewTask+0x94>
			{
				break;
 80052e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052f0:	e003      	b.n	80052fa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fc:	2b37      	cmp	r3, #55	; 0x37
 80052fe:	d901      	bls.n	8005304 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005300:	2337      	movs	r3, #55	; 0x37
 8005302:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005308:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800530a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800530e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005312:	2200      	movs	r2, #0
 8005314:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	3304      	adds	r3, #4
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff f978 	bl	8004610 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	3318      	adds	r3, #24
 8005324:	4618      	mov	r0, r3
 8005326:	f7ff f973 	bl	8004610 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800532e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005332:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005338:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800533a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800533e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005342:	2200      	movs	r2, #0
 8005344:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	68f9      	ldr	r1, [r7, #12]
 8005352:	69b8      	ldr	r0, [r7, #24]
 8005354:	f001 f94e 	bl	80065f4 <pxPortInitialiseStack>
 8005358:	4602      	mov	r2, r0
 800535a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800535e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005368:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800536a:	bf00      	nop
 800536c:	3720      	adds	r7, #32
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
	...

08005374 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800537c:	f001 fa6a 	bl	8006854 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005380:	4b2d      	ldr	r3, [pc, #180]	; (8005438 <prvAddNewTaskToReadyList+0xc4>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	3301      	adds	r3, #1
 8005386:	4a2c      	ldr	r2, [pc, #176]	; (8005438 <prvAddNewTaskToReadyList+0xc4>)
 8005388:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800538a:	4b2c      	ldr	r3, [pc, #176]	; (800543c <prvAddNewTaskToReadyList+0xc8>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d109      	bne.n	80053a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005392:	4a2a      	ldr	r2, [pc, #168]	; (800543c <prvAddNewTaskToReadyList+0xc8>)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005398:	4b27      	ldr	r3, [pc, #156]	; (8005438 <prvAddNewTaskToReadyList+0xc4>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d110      	bne.n	80053c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80053a0:	f000 fc3c 	bl	8005c1c <prvInitialiseTaskLists>
 80053a4:	e00d      	b.n	80053c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80053a6:	4b26      	ldr	r3, [pc, #152]	; (8005440 <prvAddNewTaskToReadyList+0xcc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053ae:	4b23      	ldr	r3, [pc, #140]	; (800543c <prvAddNewTaskToReadyList+0xc8>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d802      	bhi.n	80053c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053bc:	4a1f      	ldr	r2, [pc, #124]	; (800543c <prvAddNewTaskToReadyList+0xc8>)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053c2:	4b20      	ldr	r3, [pc, #128]	; (8005444 <prvAddNewTaskToReadyList+0xd0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3301      	adds	r3, #1
 80053c8:	4a1e      	ldr	r2, [pc, #120]	; (8005444 <prvAddNewTaskToReadyList+0xd0>)
 80053ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053cc:	4b1d      	ldr	r3, [pc, #116]	; (8005444 <prvAddNewTaskToReadyList+0xd0>)
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d8:	4b1b      	ldr	r3, [pc, #108]	; (8005448 <prvAddNewTaskToReadyList+0xd4>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d903      	bls.n	80053e8 <prvAddNewTaskToReadyList+0x74>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e4:	4a18      	ldr	r2, [pc, #96]	; (8005448 <prvAddNewTaskToReadyList+0xd4>)
 80053e6:	6013      	str	r3, [r2, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4a15      	ldr	r2, [pc, #84]	; (800544c <prvAddNewTaskToReadyList+0xd8>)
 80053f6:	441a      	add	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	3304      	adds	r3, #4
 80053fc:	4619      	mov	r1, r3
 80053fe:	4610      	mov	r0, r2
 8005400:	f7ff f913 	bl	800462a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005404:	f001 fa56 	bl	80068b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005408:	4b0d      	ldr	r3, [pc, #52]	; (8005440 <prvAddNewTaskToReadyList+0xcc>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00e      	beq.n	800542e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005410:	4b0a      	ldr	r3, [pc, #40]	; (800543c <prvAddNewTaskToReadyList+0xc8>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541a:	429a      	cmp	r2, r3
 800541c:	d207      	bcs.n	800542e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800541e:	4b0c      	ldr	r3, [pc, #48]	; (8005450 <prvAddNewTaskToReadyList+0xdc>)
 8005420:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800542e:	bf00      	nop
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20005238 	.word	0x20005238
 800543c:	20004d64 	.word	0x20004d64
 8005440:	20005244 	.word	0x20005244
 8005444:	20005254 	.word	0x20005254
 8005448:	20005240 	.word	0x20005240
 800544c:	20004d68 	.word	0x20004d68
 8005450:	e000ed04 	.word	0xe000ed04

08005454 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d017      	beq.n	8005496 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005466:	4b13      	ldr	r3, [pc, #76]	; (80054b4 <vTaskDelay+0x60>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <vTaskDelay+0x30>
	__asm volatile
 800546e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	60bb      	str	r3, [r7, #8]
}
 8005480:	bf00      	nop
 8005482:	e7fe      	b.n	8005482 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005484:	f000 f880 	bl	8005588 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005488:	2100      	movs	r1, #0
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 fd10 	bl	8005eb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005490:	f000 f888 	bl	80055a4 <xTaskResumeAll>
 8005494:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d107      	bne.n	80054ac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800549c:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <vTaskDelay+0x64>)
 800549e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	20005260 	.word	0x20005260
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08a      	sub	sp, #40	; 0x28
 80054c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054c2:	2300      	movs	r3, #0
 80054c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054c6:	2300      	movs	r3, #0
 80054c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054ca:	463a      	mov	r2, r7
 80054cc:	1d39      	adds	r1, r7, #4
 80054ce:	f107 0308 	add.w	r3, r7, #8
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff f848 	bl	8004568 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054d8:	6839      	ldr	r1, [r7, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	9202      	str	r2, [sp, #8]
 80054e0:	9301      	str	r3, [sp, #4]
 80054e2:	2300      	movs	r3, #0
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	2300      	movs	r3, #0
 80054e8:	460a      	mov	r2, r1
 80054ea:	4921      	ldr	r1, [pc, #132]	; (8005570 <vTaskStartScheduler+0xb4>)
 80054ec:	4821      	ldr	r0, [pc, #132]	; (8005574 <vTaskStartScheduler+0xb8>)
 80054ee:	f7ff fe0f 	bl	8005110 <xTaskCreateStatic>
 80054f2:	4603      	mov	r3, r0
 80054f4:	4a20      	ldr	r2, [pc, #128]	; (8005578 <vTaskStartScheduler+0xbc>)
 80054f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054f8:	4b1f      	ldr	r3, [pc, #124]	; (8005578 <vTaskStartScheduler+0xbc>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005500:	2301      	movs	r3, #1
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	e001      	b.n	800550a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d102      	bne.n	8005516 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005510:	f000 fd22 	bl	8005f58 <xTimerCreateTimerTask>
 8005514:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d116      	bne.n	800554a <vTaskStartScheduler+0x8e>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	613b      	str	r3, [r7, #16]
}
 800552e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005530:	4b12      	ldr	r3, [pc, #72]	; (800557c <vTaskStartScheduler+0xc0>)
 8005532:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005536:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005538:	4b11      	ldr	r3, [pc, #68]	; (8005580 <vTaskStartScheduler+0xc4>)
 800553a:	2201      	movs	r2, #1
 800553c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800553e:	4b11      	ldr	r3, [pc, #68]	; (8005584 <vTaskStartScheduler+0xc8>)
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005544:	f001 f8e4 	bl	8006710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005548:	e00e      	b.n	8005568 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005550:	d10a      	bne.n	8005568 <vTaskStartScheduler+0xac>
	__asm volatile
 8005552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005556:	f383 8811 	msr	BASEPRI, r3
 800555a:	f3bf 8f6f 	isb	sy
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	60fb      	str	r3, [r7, #12]
}
 8005564:	bf00      	nop
 8005566:	e7fe      	b.n	8005566 <vTaskStartScheduler+0xaa>
}
 8005568:	bf00      	nop
 800556a:	3718      	adds	r7, #24
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	0801125c 	.word	0x0801125c
 8005574:	08005bed 	.word	0x08005bed
 8005578:	2000525c 	.word	0x2000525c
 800557c:	20005258 	.word	0x20005258
 8005580:	20005244 	.word	0x20005244
 8005584:	2000523c 	.word	0x2000523c

08005588 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800558c:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <vTaskSuspendAll+0x18>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3301      	adds	r3, #1
 8005592:	4a03      	ldr	r2, [pc, #12]	; (80055a0 <vTaskSuspendAll+0x18>)
 8005594:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005596:	bf00      	nop
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	20005260 	.word	0x20005260

080055a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055ae:	2300      	movs	r3, #0
 80055b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055b2:	4b42      	ldr	r3, [pc, #264]	; (80056bc <xTaskResumeAll+0x118>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10a      	bne.n	80055d0 <xTaskResumeAll+0x2c>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	603b      	str	r3, [r7, #0]
}
 80055cc:	bf00      	nop
 80055ce:	e7fe      	b.n	80055ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055d0:	f001 f940 	bl	8006854 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055d4:	4b39      	ldr	r3, [pc, #228]	; (80056bc <xTaskResumeAll+0x118>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3b01      	subs	r3, #1
 80055da:	4a38      	ldr	r2, [pc, #224]	; (80056bc <xTaskResumeAll+0x118>)
 80055dc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055de:	4b37      	ldr	r3, [pc, #220]	; (80056bc <xTaskResumeAll+0x118>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d162      	bne.n	80056ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055e6:	4b36      	ldr	r3, [pc, #216]	; (80056c0 <xTaskResumeAll+0x11c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d05e      	beq.n	80056ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055ee:	e02f      	b.n	8005650 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f0:	4b34      	ldr	r3, [pc, #208]	; (80056c4 <xTaskResumeAll+0x120>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	3318      	adds	r3, #24
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff f871 	bl	80046e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	3304      	adds	r3, #4
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff f86c 	bl	80046e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005610:	4b2d      	ldr	r3, [pc, #180]	; (80056c8 <xTaskResumeAll+0x124>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	429a      	cmp	r2, r3
 8005616:	d903      	bls.n	8005620 <xTaskResumeAll+0x7c>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800561c:	4a2a      	ldr	r2, [pc, #168]	; (80056c8 <xTaskResumeAll+0x124>)
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4a27      	ldr	r2, [pc, #156]	; (80056cc <xTaskResumeAll+0x128>)
 800562e:	441a      	add	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	3304      	adds	r3, #4
 8005634:	4619      	mov	r1, r3
 8005636:	4610      	mov	r0, r2
 8005638:	f7fe fff7 	bl	800462a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005640:	4b23      	ldr	r3, [pc, #140]	; (80056d0 <xTaskResumeAll+0x12c>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005646:	429a      	cmp	r2, r3
 8005648:	d302      	bcc.n	8005650 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800564a:	4b22      	ldr	r3, [pc, #136]	; (80056d4 <xTaskResumeAll+0x130>)
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005650:	4b1c      	ldr	r3, [pc, #112]	; (80056c4 <xTaskResumeAll+0x120>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1cb      	bne.n	80055f0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800565e:	f000 fb7b 	bl	8005d58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005662:	4b1d      	ldr	r3, [pc, #116]	; (80056d8 <xTaskResumeAll+0x134>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d010      	beq.n	8005690 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800566e:	f000 f847 	bl	8005700 <xTaskIncrementTick>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d002      	beq.n	800567e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005678:	4b16      	ldr	r3, [pc, #88]	; (80056d4 <xTaskResumeAll+0x130>)
 800567a:	2201      	movs	r2, #1
 800567c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3b01      	subs	r3, #1
 8005682:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1f1      	bne.n	800566e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800568a:	4b13      	ldr	r3, [pc, #76]	; (80056d8 <xTaskResumeAll+0x134>)
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005690:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <xTaskResumeAll+0x130>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d009      	beq.n	80056ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005698:	2301      	movs	r3, #1
 800569a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800569c:	4b0f      	ldr	r3, [pc, #60]	; (80056dc <xTaskResumeAll+0x138>)
 800569e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056ac:	f001 f902 	bl	80068b4 <vPortExitCritical>

	return xAlreadyYielded;
 80056b0:	68bb      	ldr	r3, [r7, #8]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	20005260 	.word	0x20005260
 80056c0:	20005238 	.word	0x20005238
 80056c4:	200051f8 	.word	0x200051f8
 80056c8:	20005240 	.word	0x20005240
 80056cc:	20004d68 	.word	0x20004d68
 80056d0:	20004d64 	.word	0x20004d64
 80056d4:	2000524c 	.word	0x2000524c
 80056d8:	20005248 	.word	0x20005248
 80056dc:	e000ed04 	.word	0xe000ed04

080056e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056e6:	4b05      	ldr	r3, [pc, #20]	; (80056fc <xTaskGetTickCount+0x1c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056ec:	687b      	ldr	r3, [r7, #4]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	2000523c 	.word	0x2000523c

08005700 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800570a:	4b4f      	ldr	r3, [pc, #316]	; (8005848 <xTaskIncrementTick+0x148>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	f040 808f 	bne.w	8005832 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005714:	4b4d      	ldr	r3, [pc, #308]	; (800584c <xTaskIncrementTick+0x14c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3301      	adds	r3, #1
 800571a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800571c:	4a4b      	ldr	r2, [pc, #300]	; (800584c <xTaskIncrementTick+0x14c>)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d120      	bne.n	800576a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005728:	4b49      	ldr	r3, [pc, #292]	; (8005850 <xTaskIncrementTick+0x150>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <xTaskIncrementTick+0x48>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	603b      	str	r3, [r7, #0]
}
 8005744:	bf00      	nop
 8005746:	e7fe      	b.n	8005746 <xTaskIncrementTick+0x46>
 8005748:	4b41      	ldr	r3, [pc, #260]	; (8005850 <xTaskIncrementTick+0x150>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	4b41      	ldr	r3, [pc, #260]	; (8005854 <xTaskIncrementTick+0x154>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a3f      	ldr	r2, [pc, #252]	; (8005850 <xTaskIncrementTick+0x150>)
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4a3f      	ldr	r2, [pc, #252]	; (8005854 <xTaskIncrementTick+0x154>)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	4b3e      	ldr	r3, [pc, #248]	; (8005858 <xTaskIncrementTick+0x158>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3301      	adds	r3, #1
 8005762:	4a3d      	ldr	r2, [pc, #244]	; (8005858 <xTaskIncrementTick+0x158>)
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	f000 faf7 	bl	8005d58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800576a:	4b3c      	ldr	r3, [pc, #240]	; (800585c <xTaskIncrementTick+0x15c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	429a      	cmp	r2, r3
 8005772:	d349      	bcc.n	8005808 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005774:	4b36      	ldr	r3, [pc, #216]	; (8005850 <xTaskIncrementTick+0x150>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d104      	bne.n	8005788 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800577e:	4b37      	ldr	r3, [pc, #220]	; (800585c <xTaskIncrementTick+0x15c>)
 8005780:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005784:	601a      	str	r2, [r3, #0]
					break;
 8005786:	e03f      	b.n	8005808 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005788:	4b31      	ldr	r3, [pc, #196]	; (8005850 <xTaskIncrementTick+0x150>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	429a      	cmp	r2, r3
 800579e:	d203      	bcs.n	80057a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057a0:	4a2e      	ldr	r2, [pc, #184]	; (800585c <xTaskIncrementTick+0x15c>)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80057a6:	e02f      	b.n	8005808 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	3304      	adds	r3, #4
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7fe ff99 	bl	80046e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d004      	beq.n	80057c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	3318      	adds	r3, #24
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fe ff90 	bl	80046e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <xTaskIncrementTick+0x160>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d903      	bls.n	80057d8 <xTaskIncrementTick+0xd8>
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d4:	4a22      	ldr	r2, [pc, #136]	; (8005860 <xTaskIncrementTick+0x160>)
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4a1f      	ldr	r2, [pc, #124]	; (8005864 <xTaskIncrementTick+0x164>)
 80057e6:	441a      	add	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	3304      	adds	r3, #4
 80057ec:	4619      	mov	r1, r3
 80057ee:	4610      	mov	r0, r2
 80057f0:	f7fe ff1b 	bl	800462a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f8:	4b1b      	ldr	r3, [pc, #108]	; (8005868 <xTaskIncrementTick+0x168>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fe:	429a      	cmp	r2, r3
 8005800:	d3b8      	bcc.n	8005774 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005802:	2301      	movs	r3, #1
 8005804:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005806:	e7b5      	b.n	8005774 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005808:	4b17      	ldr	r3, [pc, #92]	; (8005868 <xTaskIncrementTick+0x168>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800580e:	4915      	ldr	r1, [pc, #84]	; (8005864 <xTaskIncrementTick+0x164>)
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	440b      	add	r3, r1
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d901      	bls.n	8005824 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005820:	2301      	movs	r3, #1
 8005822:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005824:	4b11      	ldr	r3, [pc, #68]	; (800586c <xTaskIncrementTick+0x16c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800582c:	2301      	movs	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	e004      	b.n	800583c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005832:	4b0f      	ldr	r3, [pc, #60]	; (8005870 <xTaskIncrementTick+0x170>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3301      	adds	r3, #1
 8005838:	4a0d      	ldr	r2, [pc, #52]	; (8005870 <xTaskIncrementTick+0x170>)
 800583a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800583c:	697b      	ldr	r3, [r7, #20]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	20005260 	.word	0x20005260
 800584c:	2000523c 	.word	0x2000523c
 8005850:	200051f0 	.word	0x200051f0
 8005854:	200051f4 	.word	0x200051f4
 8005858:	20005250 	.word	0x20005250
 800585c:	20005258 	.word	0x20005258
 8005860:	20005240 	.word	0x20005240
 8005864:	20004d68 	.word	0x20004d68
 8005868:	20004d64 	.word	0x20004d64
 800586c:	2000524c 	.word	0x2000524c
 8005870:	20005248 	.word	0x20005248

08005874 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800587a:	4b28      	ldr	r3, [pc, #160]	; (800591c <vTaskSwitchContext+0xa8>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005882:	4b27      	ldr	r3, [pc, #156]	; (8005920 <vTaskSwitchContext+0xac>)
 8005884:	2201      	movs	r2, #1
 8005886:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005888:	e041      	b.n	800590e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800588a:	4b25      	ldr	r3, [pc, #148]	; (8005920 <vTaskSwitchContext+0xac>)
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005890:	4b24      	ldr	r3, [pc, #144]	; (8005924 <vTaskSwitchContext+0xb0>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	e010      	b.n	80058ba <vTaskSwitchContext+0x46>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10a      	bne.n	80058b4 <vTaskSwitchContext+0x40>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	607b      	str	r3, [r7, #4]
}
 80058b0:	bf00      	nop
 80058b2:	e7fe      	b.n	80058b2 <vTaskSwitchContext+0x3e>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]
 80058ba:	491b      	ldr	r1, [pc, #108]	; (8005928 <vTaskSwitchContext+0xb4>)
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	4613      	mov	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0e4      	beq.n	8005898 <vTaskSwitchContext+0x24>
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4a13      	ldr	r2, [pc, #76]	; (8005928 <vTaskSwitchContext+0xb4>)
 80058da:	4413      	add	r3, r2
 80058dc:	60bb      	str	r3, [r7, #8]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	605a      	str	r2, [r3, #4]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	3308      	adds	r3, #8
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d104      	bne.n	80058fe <vTaskSwitchContext+0x8a>
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	605a      	str	r2, [r3, #4]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	4a09      	ldr	r2, [pc, #36]	; (800592c <vTaskSwitchContext+0xb8>)
 8005906:	6013      	str	r3, [r2, #0]
 8005908:	4a06      	ldr	r2, [pc, #24]	; (8005924 <vTaskSwitchContext+0xb0>)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6013      	str	r3, [r2, #0]
}
 800590e:	bf00      	nop
 8005910:	3714      	adds	r7, #20
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	20005260 	.word	0x20005260
 8005920:	2000524c 	.word	0x2000524c
 8005924:	20005240 	.word	0x20005240
 8005928:	20004d68 	.word	0x20004d68
 800592c:	20004d64 	.word	0x20004d64

08005930 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10a      	bne.n	8005956 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005944:	f383 8811 	msr	BASEPRI, r3
 8005948:	f3bf 8f6f 	isb	sy
 800594c:	f3bf 8f4f 	dsb	sy
 8005950:	60fb      	str	r3, [r7, #12]
}
 8005952:	bf00      	nop
 8005954:	e7fe      	b.n	8005954 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005956:	4b07      	ldr	r3, [pc, #28]	; (8005974 <vTaskPlaceOnEventList+0x44>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3318      	adds	r3, #24
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7fe fe87 	bl	8004672 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005964:	2101      	movs	r1, #1
 8005966:	6838      	ldr	r0, [r7, #0]
 8005968:	f000 faa2 	bl	8005eb0 <prvAddCurrentTaskToDelayedList>
}
 800596c:	bf00      	nop
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	20004d64 	.word	0x20004d64

08005978 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800598a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	617b      	str	r3, [r7, #20]
}
 800599c:	bf00      	nop
 800599e:	e7fe      	b.n	800599e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059a0:	4b0a      	ldr	r3, [pc, #40]	; (80059cc <vTaskPlaceOnEventListRestricted+0x54>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3318      	adds	r3, #24
 80059a6:	4619      	mov	r1, r3
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f7fe fe3e 	bl	800462a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d002      	beq.n	80059ba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80059b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	68b8      	ldr	r0, [r7, #8]
 80059be:	f000 fa77 	bl	8005eb0 <prvAddCurrentTaskToDelayedList>
	}
 80059c2:	bf00      	nop
 80059c4:	3718      	adds	r7, #24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	20004d64 	.word	0x20004d64

080059d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b086      	sub	sp, #24
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10a      	bne.n	80059fc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	60fb      	str	r3, [r7, #12]
}
 80059f8:	bf00      	nop
 80059fa:	e7fe      	b.n	80059fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	3318      	adds	r3, #24
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fe fe6f 	bl	80046e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a06:	4b1e      	ldr	r3, [pc, #120]	; (8005a80 <xTaskRemoveFromEventList+0xb0>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d11d      	bne.n	8005a4a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	3304      	adds	r3, #4
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7fe fe66 	bl	80046e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a1c:	4b19      	ldr	r3, [pc, #100]	; (8005a84 <xTaskRemoveFromEventList+0xb4>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d903      	bls.n	8005a2c <xTaskRemoveFromEventList+0x5c>
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a28:	4a16      	ldr	r2, [pc, #88]	; (8005a84 <xTaskRemoveFromEventList+0xb4>)
 8005a2a:	6013      	str	r3, [r2, #0]
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a30:	4613      	mov	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4413      	add	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4a13      	ldr	r2, [pc, #76]	; (8005a88 <xTaskRemoveFromEventList+0xb8>)
 8005a3a:	441a      	add	r2, r3
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	3304      	adds	r3, #4
 8005a40:	4619      	mov	r1, r3
 8005a42:	4610      	mov	r0, r2
 8005a44:	f7fe fdf1 	bl	800462a <vListInsertEnd>
 8005a48:	e005      	b.n	8005a56 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	3318      	adds	r3, #24
 8005a4e:	4619      	mov	r1, r3
 8005a50:	480e      	ldr	r0, [pc, #56]	; (8005a8c <xTaskRemoveFromEventList+0xbc>)
 8005a52:	f7fe fdea 	bl	800462a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a5a:	4b0d      	ldr	r3, [pc, #52]	; (8005a90 <xTaskRemoveFromEventList+0xc0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d905      	bls.n	8005a70 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a64:	2301      	movs	r3, #1
 8005a66:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a68:	4b0a      	ldr	r3, [pc, #40]	; (8005a94 <xTaskRemoveFromEventList+0xc4>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	e001      	b.n	8005a74 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005a70:	2300      	movs	r3, #0
 8005a72:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a74:	697b      	ldr	r3, [r7, #20]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3718      	adds	r7, #24
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	20005260 	.word	0x20005260
 8005a84:	20005240 	.word	0x20005240
 8005a88:	20004d68 	.word	0x20004d68
 8005a8c:	200051f8 	.word	0x200051f8
 8005a90:	20004d64 	.word	0x20004d64
 8005a94:	2000524c 	.word	0x2000524c

08005a98 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10a      	bne.n	8005abc <vTaskSetTimeOutState+0x24>
	__asm volatile
 8005aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aaa:	f383 8811 	msr	BASEPRI, r3
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	60fb      	str	r3, [r7, #12]
}
 8005ab8:	bf00      	nop
 8005aba:	e7fe      	b.n	8005aba <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8005abc:	f000 feca 	bl	8006854 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <vTaskSetTimeOutState+0x44>)
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8005ac8:	4b05      	ldr	r3, [pc, #20]	; (8005ae0 <vTaskSetTimeOutState+0x48>)
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8005ad0:	f000 fef0 	bl	80068b4 <vPortExitCritical>
}
 8005ad4:	bf00      	nop
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	20005250 	.word	0x20005250
 8005ae0:	2000523c 	.word	0x2000523c

08005ae4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005aec:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <vTaskInternalSetTimeOutState+0x24>)
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005af4:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <vTaskInternalSetTimeOutState+0x28>)
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	605a      	str	r2, [r3, #4]
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr
 8005b08:	20005250 	.word	0x20005250
 8005b0c:	2000523c 	.word	0x2000523c

08005b10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b088      	sub	sp, #32
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10a      	bne.n	8005b36 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	613b      	str	r3, [r7, #16]
}
 8005b32:	bf00      	nop
 8005b34:	e7fe      	b.n	8005b34 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10a      	bne.n	8005b52 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b40:	f383 8811 	msr	BASEPRI, r3
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	60fb      	str	r3, [r7, #12]
}
 8005b4e:	bf00      	nop
 8005b50:	e7fe      	b.n	8005b50 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005b52:	f000 fe7f 	bl	8006854 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <xTaskCheckForTimeOut+0xbc>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	69ba      	ldr	r2, [r7, #24]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b6e:	d102      	bne.n	8005b76 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	e023      	b.n	8005bbe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b15      	ldr	r3, [pc, #84]	; (8005bd0 <xTaskCheckForTimeOut+0xc0>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d007      	beq.n	8005b92 <xTaskCheckForTimeOut+0x82>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d302      	bcc.n	8005b92 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	61fb      	str	r3, [r7, #28]
 8005b90:	e015      	b.n	8005bbe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d20b      	bcs.n	8005bb4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	1ad2      	subs	r2, r2, r3
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f7ff ff9b 	bl	8005ae4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
 8005bb2:	e004      	b.n	8005bbe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005bbe:	f000 fe79 	bl	80068b4 <vPortExitCritical>

	return xReturn;
 8005bc2:	69fb      	ldr	r3, [r7, #28]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3720      	adds	r7, #32
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	2000523c 	.word	0x2000523c
 8005bd0:	20005250 	.word	0x20005250

08005bd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005bd8:	4b03      	ldr	r3, [pc, #12]	; (8005be8 <vTaskMissedYield+0x14>)
 8005bda:	2201      	movs	r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]
}
 8005bde:	bf00      	nop
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	2000524c 	.word	0x2000524c

08005bec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005bf4:	f000 f852 	bl	8005c9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005bf8:	4b06      	ldr	r3, [pc, #24]	; (8005c14 <prvIdleTask+0x28>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d9f9      	bls.n	8005bf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c00:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <prvIdleTask+0x2c>)
 8005c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c06:	601a      	str	r2, [r3, #0]
 8005c08:	f3bf 8f4f 	dsb	sy
 8005c0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c10:	e7f0      	b.n	8005bf4 <prvIdleTask+0x8>
 8005c12:	bf00      	nop
 8005c14:	20004d68 	.word	0x20004d68
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c22:	2300      	movs	r3, #0
 8005c24:	607b      	str	r3, [r7, #4]
 8005c26:	e00c      	b.n	8005c42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	4413      	add	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	4a12      	ldr	r2, [pc, #72]	; (8005c7c <prvInitialiseTaskLists+0x60>)
 8005c34:	4413      	add	r3, r2
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe fcca 	bl	80045d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	607b      	str	r3, [r7, #4]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b37      	cmp	r3, #55	; 0x37
 8005c46:	d9ef      	bls.n	8005c28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c48:	480d      	ldr	r0, [pc, #52]	; (8005c80 <prvInitialiseTaskLists+0x64>)
 8005c4a:	f7fe fcc1 	bl	80045d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c4e:	480d      	ldr	r0, [pc, #52]	; (8005c84 <prvInitialiseTaskLists+0x68>)
 8005c50:	f7fe fcbe 	bl	80045d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c54:	480c      	ldr	r0, [pc, #48]	; (8005c88 <prvInitialiseTaskLists+0x6c>)
 8005c56:	f7fe fcbb 	bl	80045d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c5a:	480c      	ldr	r0, [pc, #48]	; (8005c8c <prvInitialiseTaskLists+0x70>)
 8005c5c:	f7fe fcb8 	bl	80045d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c60:	480b      	ldr	r0, [pc, #44]	; (8005c90 <prvInitialiseTaskLists+0x74>)
 8005c62:	f7fe fcb5 	bl	80045d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c66:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <prvInitialiseTaskLists+0x78>)
 8005c68:	4a05      	ldr	r2, [pc, #20]	; (8005c80 <prvInitialiseTaskLists+0x64>)
 8005c6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c6c:	4b0a      	ldr	r3, [pc, #40]	; (8005c98 <prvInitialiseTaskLists+0x7c>)
 8005c6e:	4a05      	ldr	r2, [pc, #20]	; (8005c84 <prvInitialiseTaskLists+0x68>)
 8005c70:	601a      	str	r2, [r3, #0]
}
 8005c72:	bf00      	nop
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20004d68 	.word	0x20004d68
 8005c80:	200051c8 	.word	0x200051c8
 8005c84:	200051dc 	.word	0x200051dc
 8005c88:	200051f8 	.word	0x200051f8
 8005c8c:	2000520c 	.word	0x2000520c
 8005c90:	20005224 	.word	0x20005224
 8005c94:	200051f0 	.word	0x200051f0
 8005c98:	200051f4 	.word	0x200051f4

08005c9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ca2:	e019      	b.n	8005cd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ca4:	f000 fdd6 	bl	8006854 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ca8:	4b10      	ldr	r3, [pc, #64]	; (8005cec <prvCheckTasksWaitingTermination+0x50>)
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fe fd15 	bl	80046e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005cba:	4b0d      	ldr	r3, [pc, #52]	; (8005cf0 <prvCheckTasksWaitingTermination+0x54>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	4a0b      	ldr	r2, [pc, #44]	; (8005cf0 <prvCheckTasksWaitingTermination+0x54>)
 8005cc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005cc4:	4b0b      	ldr	r3, [pc, #44]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	4a0a      	ldr	r2, [pc, #40]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005ccc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005cce:	f000 fdf1 	bl	80068b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f810 	bl	8005cf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005cd8:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e1      	bne.n	8005ca4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	2000520c 	.word	0x2000520c
 8005cf0:	20005238 	.word	0x20005238
 8005cf4:	20005220 	.word	0x20005220

08005cf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d108      	bne.n	8005d1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 ff8e 	bl	8006c30 <vPortFree>
				vPortFree( pxTCB );
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 ff8b 	bl	8006c30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d1a:	e018      	b.n	8005d4e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d103      	bne.n	8005d2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 ff82 	bl	8006c30 <vPortFree>
	}
 8005d2c:	e00f      	b.n	8005d4e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d00a      	beq.n	8005d4e <prvDeleteTCB+0x56>
	__asm volatile
 8005d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3c:	f383 8811 	msr	BASEPRI, r3
 8005d40:	f3bf 8f6f 	isb	sy
 8005d44:	f3bf 8f4f 	dsb	sy
 8005d48:	60fb      	str	r3, [r7, #12]
}
 8005d4a:	bf00      	nop
 8005d4c:	e7fe      	b.n	8005d4c <prvDeleteTCB+0x54>
	}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
	...

08005d58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d5e:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <prvResetNextTaskUnblockTime+0x38>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d104      	bne.n	8005d72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d68:	4b0a      	ldr	r3, [pc, #40]	; (8005d94 <prvResetNextTaskUnblockTime+0x3c>)
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d70:	e008      	b.n	8005d84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d72:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <prvResetNextTaskUnblockTime+0x38>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	4a04      	ldr	r2, [pc, #16]	; (8005d94 <prvResetNextTaskUnblockTime+0x3c>)
 8005d82:	6013      	str	r3, [r2, #0]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	200051f0 	.word	0x200051f0
 8005d94:	20005258 	.word	0x20005258

08005d98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d9e:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <xTaskGetSchedulerState+0x34>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d102      	bne.n	8005dac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005da6:	2301      	movs	r3, #1
 8005da8:	607b      	str	r3, [r7, #4]
 8005daa:	e008      	b.n	8005dbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dac:	4b08      	ldr	r3, [pc, #32]	; (8005dd0 <xTaskGetSchedulerState+0x38>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d102      	bne.n	8005dba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005db4:	2302      	movs	r3, #2
 8005db6:	607b      	str	r3, [r7, #4]
 8005db8:	e001      	b.n	8005dbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005dbe:	687b      	ldr	r3, [r7, #4]
	}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	20005244 	.word	0x20005244
 8005dd0:	20005260 	.word	0x20005260

08005dd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005de0:	2300      	movs	r3, #0
 8005de2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d056      	beq.n	8005e98 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005dea:	4b2e      	ldr	r3, [pc, #184]	; (8005ea4 <xTaskPriorityDisinherit+0xd0>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d00a      	beq.n	8005e0a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	60fb      	str	r3, [r7, #12]
}
 8005e06:	bf00      	nop
 8005e08:	e7fe      	b.n	8005e08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10a      	bne.n	8005e28 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e16:	f383 8811 	msr	BASEPRI, r3
 8005e1a:	f3bf 8f6f 	isb	sy
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	60bb      	str	r3, [r7, #8]
}
 8005e24:	bf00      	nop
 8005e26:	e7fe      	b.n	8005e26 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e2c:	1e5a      	subs	r2, r3, #1
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d02c      	beq.n	8005e98 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d128      	bne.n	8005e98 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7fe fc4a 	bl	80046e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e68:	4b0f      	ldr	r3, [pc, #60]	; (8005ea8 <xTaskPriorityDisinherit+0xd4>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d903      	bls.n	8005e78 <xTaskPriorityDisinherit+0xa4>
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e74:	4a0c      	ldr	r2, [pc, #48]	; (8005ea8 <xTaskPriorityDisinherit+0xd4>)
 8005e76:	6013      	str	r3, [r2, #0]
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4a09      	ldr	r2, [pc, #36]	; (8005eac <xTaskPriorityDisinherit+0xd8>)
 8005e86:	441a      	add	r2, r3
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	3304      	adds	r3, #4
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4610      	mov	r0, r2
 8005e90:	f7fe fbcb 	bl	800462a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e94:	2301      	movs	r3, #1
 8005e96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e98:	697b      	ldr	r3, [r7, #20]
	}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3718      	adds	r7, #24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20004d64 	.word	0x20004d64
 8005ea8:	20005240 	.word	0x20005240
 8005eac:	20004d68 	.word	0x20004d68

08005eb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005eba:	4b21      	ldr	r3, [pc, #132]	; (8005f40 <prvAddCurrentTaskToDelayedList+0x90>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ec0:	4b20      	ldr	r3, [pc, #128]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe fc0c 	bl	80046e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ed2:	d10a      	bne.n	8005eea <prvAddCurrentTaskToDelayedList+0x3a>
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eda:	4b1a      	ldr	r3, [pc, #104]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	3304      	adds	r3, #4
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4819      	ldr	r0, [pc, #100]	; (8005f48 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ee4:	f7fe fba1 	bl	800462a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ee8:	e026      	b.n	8005f38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4413      	add	r3, r2
 8005ef0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ef2:	4b14      	ldr	r3, [pc, #80]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d209      	bcs.n	8005f16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f02:	4b12      	ldr	r3, [pc, #72]	; (8005f4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b0f      	ldr	r3, [pc, #60]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	4610      	mov	r0, r2
 8005f10:	f7fe fbaf 	bl	8004672 <vListInsert>
}
 8005f14:	e010      	b.n	8005f38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f16:	4b0e      	ldr	r3, [pc, #56]	; (8005f50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	4b0a      	ldr	r3, [pc, #40]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4619      	mov	r1, r3
 8005f22:	4610      	mov	r0, r2
 8005f24:	f7fe fba5 	bl	8004672 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f28:	4b0a      	ldr	r3, [pc, #40]	; (8005f54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d202      	bcs.n	8005f38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005f32:	4a08      	ldr	r2, [pc, #32]	; (8005f54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	6013      	str	r3, [r2, #0]
}
 8005f38:	bf00      	nop
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	2000523c 	.word	0x2000523c
 8005f44:	20004d64 	.word	0x20004d64
 8005f48:	20005224 	.word	0x20005224
 8005f4c:	200051f4 	.word	0x200051f4
 8005f50:	200051f0 	.word	0x200051f0
 8005f54:	20005258 	.word	0x20005258

08005f58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08a      	sub	sp, #40	; 0x28
 8005f5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f62:	f000 fb07 	bl	8006574 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f66:	4b1c      	ldr	r3, [pc, #112]	; (8005fd8 <xTimerCreateTimerTask+0x80>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d021      	beq.n	8005fb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f72:	2300      	movs	r3, #0
 8005f74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f76:	1d3a      	adds	r2, r7, #4
 8005f78:	f107 0108 	add.w	r1, r7, #8
 8005f7c:	f107 030c 	add.w	r3, r7, #12
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7fe fb0b 	bl	800459c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	9202      	str	r2, [sp, #8]
 8005f8e:	9301      	str	r3, [sp, #4]
 8005f90:	2302      	movs	r3, #2
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	2300      	movs	r3, #0
 8005f96:	460a      	mov	r2, r1
 8005f98:	4910      	ldr	r1, [pc, #64]	; (8005fdc <xTimerCreateTimerTask+0x84>)
 8005f9a:	4811      	ldr	r0, [pc, #68]	; (8005fe0 <xTimerCreateTimerTask+0x88>)
 8005f9c:	f7ff f8b8 	bl	8005110 <xTaskCreateStatic>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	4a10      	ldr	r2, [pc, #64]	; (8005fe4 <xTimerCreateTimerTask+0x8c>)
 8005fa4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005fa6:	4b0f      	ldr	r3, [pc, #60]	; (8005fe4 <xTimerCreateTimerTask+0x8c>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10a      	bne.n	8005fce <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fbc:	f383 8811 	msr	BASEPRI, r3
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	613b      	str	r3, [r7, #16]
}
 8005fca:	bf00      	nop
 8005fcc:	e7fe      	b.n	8005fcc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005fce:	697b      	ldr	r3, [r7, #20]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	20005294 	.word	0x20005294
 8005fdc:	08011264 	.word	0x08011264
 8005fe0:	0800611d 	.word	0x0800611d
 8005fe4:	20005298 	.word	0x20005298

08005fe8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08a      	sub	sp, #40	; 0x28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006004:	f383 8811 	msr	BASEPRI, r3
 8006008:	f3bf 8f6f 	isb	sy
 800600c:	f3bf 8f4f 	dsb	sy
 8006010:	623b      	str	r3, [r7, #32]
}
 8006012:	bf00      	nop
 8006014:	e7fe      	b.n	8006014 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006016:	4b1a      	ldr	r3, [pc, #104]	; (8006080 <xTimerGenericCommand+0x98>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d02a      	beq.n	8006074 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	2b05      	cmp	r3, #5
 800602e:	dc18      	bgt.n	8006062 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006030:	f7ff feb2 	bl	8005d98 <xTaskGetSchedulerState>
 8006034:	4603      	mov	r3, r0
 8006036:	2b02      	cmp	r3, #2
 8006038:	d109      	bne.n	800604e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800603a:	4b11      	ldr	r3, [pc, #68]	; (8006080 <xTimerGenericCommand+0x98>)
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	f107 0110 	add.w	r1, r7, #16
 8006042:	2300      	movs	r3, #0
 8006044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006046:	f7fe fc7b 	bl	8004940 <xQueueGenericSend>
 800604a:	6278      	str	r0, [r7, #36]	; 0x24
 800604c:	e012      	b.n	8006074 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800604e:	4b0c      	ldr	r3, [pc, #48]	; (8006080 <xTimerGenericCommand+0x98>)
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	f107 0110 	add.w	r1, r7, #16
 8006056:	2300      	movs	r3, #0
 8006058:	2200      	movs	r2, #0
 800605a:	f7fe fc71 	bl	8004940 <xQueueGenericSend>
 800605e:	6278      	str	r0, [r7, #36]	; 0x24
 8006060:	e008      	b.n	8006074 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006062:	4b07      	ldr	r3, [pc, #28]	; (8006080 <xTimerGenericCommand+0x98>)
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	f107 0110 	add.w	r1, r7, #16
 800606a:	2300      	movs	r3, #0
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	f7fe fd65 	bl	8004b3c <xQueueGenericSendFromISR>
 8006072:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006076:	4618      	mov	r0, r3
 8006078:	3728      	adds	r7, #40	; 0x28
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	20005294 	.word	0x20005294

08006084 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b088      	sub	sp, #32
 8006088:	af02      	add	r7, sp, #8
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608e:	4b22      	ldr	r3, [pc, #136]	; (8006118 <prvProcessExpiredTimer+0x94>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	3304      	adds	r3, #4
 800609c:	4618      	mov	r0, r3
 800609e:	f7fe fb21 	bl	80046e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060a8:	f003 0304 	and.w	r3, r3, #4
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d022      	beq.n	80060f6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	699a      	ldr	r2, [r3, #24]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	18d1      	adds	r1, r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	6978      	ldr	r0, [r7, #20]
 80060be:	f000 f8d1 	bl	8006264 <prvInsertTimerInActiveList>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01f      	beq.n	8006108 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060c8:	2300      	movs	r3, #0
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	2300      	movs	r3, #0
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	2100      	movs	r1, #0
 80060d2:	6978      	ldr	r0, [r7, #20]
 80060d4:	f7ff ff88 	bl	8005fe8 <xTimerGenericCommand>
 80060d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d113      	bne.n	8006108 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80060e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	60fb      	str	r3, [r7, #12]
}
 80060f2:	bf00      	nop
 80060f4:	e7fe      	b.n	80060f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060fc:	f023 0301 	bic.w	r3, r3, #1
 8006100:	b2da      	uxtb	r2, r3
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	6978      	ldr	r0, [r7, #20]
 800610e:	4798      	blx	r3
}
 8006110:	bf00      	nop
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	2000528c 	.word	0x2000528c

0800611c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006124:	f107 0308 	add.w	r3, r7, #8
 8006128:	4618      	mov	r0, r3
 800612a:	f000 f857 	bl	80061dc <prvGetNextExpireTime>
 800612e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	4619      	mov	r1, r3
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 f803 	bl	8006140 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800613a:	f000 f8d5 	bl	80062e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800613e:	e7f1      	b.n	8006124 <prvTimerTask+0x8>

08006140 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800614a:	f7ff fa1d 	bl	8005588 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800614e:	f107 0308 	add.w	r3, r7, #8
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f866 	bl	8006224 <prvSampleTimeNow>
 8006158:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d130      	bne.n	80061c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d10a      	bne.n	800617c <prvProcessTimerOrBlockTask+0x3c>
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	429a      	cmp	r2, r3
 800616c:	d806      	bhi.n	800617c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800616e:	f7ff fa19 	bl	80055a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006172:	68f9      	ldr	r1, [r7, #12]
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff ff85 	bl	8006084 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800617a:	e024      	b.n	80061c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d008      	beq.n	8006194 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006182:	4b13      	ldr	r3, [pc, #76]	; (80061d0 <prvProcessTimerOrBlockTask+0x90>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d101      	bne.n	8006190 <prvProcessTimerOrBlockTask+0x50>
 800618c:	2301      	movs	r3, #1
 800618e:	e000      	b.n	8006192 <prvProcessTimerOrBlockTask+0x52>
 8006190:	2300      	movs	r3, #0
 8006192:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006194:	4b0f      	ldr	r3, [pc, #60]	; (80061d4 <prvProcessTimerOrBlockTask+0x94>)
 8006196:	6818      	ldr	r0, [r3, #0]
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	4619      	mov	r1, r3
 80061a2:	f7fe ff81 	bl	80050a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80061a6:	f7ff f9fd 	bl	80055a4 <xTaskResumeAll>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80061b0:	4b09      	ldr	r3, [pc, #36]	; (80061d8 <prvProcessTimerOrBlockTask+0x98>)
 80061b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	f3bf 8f6f 	isb	sy
}
 80061c0:	e001      	b.n	80061c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80061c2:	f7ff f9ef 	bl	80055a4 <xTaskResumeAll>
}
 80061c6:	bf00      	nop
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20005290 	.word	0x20005290
 80061d4:	20005294 	.word	0x20005294
 80061d8:	e000ed04 	.word	0xe000ed04

080061dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80061e4:	4b0e      	ldr	r3, [pc, #56]	; (8006220 <prvGetNextExpireTime+0x44>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <prvGetNextExpireTime+0x16>
 80061ee:	2201      	movs	r2, #1
 80061f0:	e000      	b.n	80061f4 <prvGetNextExpireTime+0x18>
 80061f2:	2200      	movs	r2, #0
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d105      	bne.n	800620c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006200:	4b07      	ldr	r3, [pc, #28]	; (8006220 <prvGetNextExpireTime+0x44>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	e001      	b.n	8006210 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006210:	68fb      	ldr	r3, [r7, #12]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	2000528c 	.word	0x2000528c

08006224 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800622c:	f7ff fa58 	bl	80056e0 <xTaskGetTickCount>
 8006230:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006232:	4b0b      	ldr	r3, [pc, #44]	; (8006260 <prvSampleTimeNow+0x3c>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	429a      	cmp	r2, r3
 800623a:	d205      	bcs.n	8006248 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800623c:	f000 f936 	bl	80064ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	e002      	b.n	800624e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800624e:	4a04      	ldr	r2, [pc, #16]	; (8006260 <prvSampleTimeNow+0x3c>)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006254:	68fb      	ldr	r3, [r7, #12]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	2000529c 	.word	0x2000529c

08006264 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
 8006270:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	429a      	cmp	r2, r3
 8006288:	d812      	bhi.n	80062b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	1ad2      	subs	r2, r2, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	429a      	cmp	r2, r3
 8006296:	d302      	bcc.n	800629e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006298:	2301      	movs	r3, #1
 800629a:	617b      	str	r3, [r7, #20]
 800629c:	e01b      	b.n	80062d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800629e:	4b10      	ldr	r3, [pc, #64]	; (80062e0 <prvInsertTimerInActiveList+0x7c>)
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	3304      	adds	r3, #4
 80062a6:	4619      	mov	r1, r3
 80062a8:	4610      	mov	r0, r2
 80062aa:	f7fe f9e2 	bl	8004672 <vListInsert>
 80062ae:	e012      	b.n	80062d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d206      	bcs.n	80062c6 <prvInsertTimerInActiveList+0x62>
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d302      	bcc.n	80062c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80062c0:	2301      	movs	r3, #1
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e007      	b.n	80062d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062c6:	4b07      	ldr	r3, [pc, #28]	; (80062e4 <prvInsertTimerInActiveList+0x80>)
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	3304      	adds	r3, #4
 80062ce:	4619      	mov	r1, r3
 80062d0:	4610      	mov	r0, r2
 80062d2:	f7fe f9ce 	bl	8004672 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80062d6:	697b      	ldr	r3, [r7, #20]
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3718      	adds	r7, #24
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20005290 	.word	0x20005290
 80062e4:	2000528c 	.word	0x2000528c

080062e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08e      	sub	sp, #56	; 0x38
 80062ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062ee:	e0ca      	b.n	8006486 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	da18      	bge.n	8006328 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80062f6:	1d3b      	adds	r3, r7, #4
 80062f8:	3304      	adds	r3, #4
 80062fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80062fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d10a      	bne.n	8006318 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006306:	f383 8811 	msr	BASEPRI, r3
 800630a:	f3bf 8f6f 	isb	sy
 800630e:	f3bf 8f4f 	dsb	sy
 8006312:	61fb      	str	r3, [r7, #28]
}
 8006314:	bf00      	nop
 8006316:	e7fe      	b.n	8006316 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800631e:	6850      	ldr	r0, [r2, #4]
 8006320:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006322:	6892      	ldr	r2, [r2, #8]
 8006324:	4611      	mov	r1, r2
 8006326:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	f2c0 80ab 	blt.w	8006486 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d004      	beq.n	8006346 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800633c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633e:	3304      	adds	r3, #4
 8006340:	4618      	mov	r0, r3
 8006342:	f7fe f9cf 	bl	80046e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006346:	463b      	mov	r3, r7
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff ff6b 	bl	8006224 <prvSampleTimeNow>
 800634e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b09      	cmp	r3, #9
 8006354:	f200 8096 	bhi.w	8006484 <prvProcessReceivedCommands+0x19c>
 8006358:	a201      	add	r2, pc, #4	; (adr r2, 8006360 <prvProcessReceivedCommands+0x78>)
 800635a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635e:	bf00      	nop
 8006360:	08006389 	.word	0x08006389
 8006364:	08006389 	.word	0x08006389
 8006368:	08006389 	.word	0x08006389
 800636c:	080063fd 	.word	0x080063fd
 8006370:	08006411 	.word	0x08006411
 8006374:	0800645b 	.word	0x0800645b
 8006378:	08006389 	.word	0x08006389
 800637c:	08006389 	.word	0x08006389
 8006380:	080063fd 	.word	0x080063fd
 8006384:	08006411 	.word	0x08006411
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800638a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800638e:	f043 0301 	orr.w	r3, r3, #1
 8006392:	b2da      	uxtb	r2, r3
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	18d1      	adds	r1, r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063a8:	f7ff ff5c 	bl	8006264 <prvInsertTimerInActiveList>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d069      	beq.n	8006486 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d05e      	beq.n	8006486 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	441a      	add	r2, r3
 80063d0:	2300      	movs	r3, #0
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	2300      	movs	r3, #0
 80063d6:	2100      	movs	r1, #0
 80063d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063da:	f7ff fe05 	bl	8005fe8 <xTimerGenericCommand>
 80063de:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d14f      	bne.n	8006486 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	61bb      	str	r3, [r7, #24]
}
 80063f8:	bf00      	nop
 80063fa:	e7fe      	b.n	80063fa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006402:	f023 0301 	bic.w	r3, r3, #1
 8006406:	b2da      	uxtb	r2, r3
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800640e:	e03a      	b.n	8006486 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006412:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006416:	f043 0301 	orr.w	r3, r3, #1
 800641a:	b2da      	uxtb	r2, r3
 800641c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006426:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10a      	bne.n	8006446 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	617b      	str	r3, [r7, #20]
}
 8006442:	bf00      	nop
 8006444:	e7fe      	b.n	8006444 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006448:	699a      	ldr	r2, [r3, #24]
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	18d1      	adds	r1, r2, r3
 800644e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006452:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006454:	f7ff ff06 	bl	8006264 <prvInsertTimerInActiveList>
					break;
 8006458:	e015      	b.n	8006486 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800645a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b00      	cmp	r3, #0
 8006466:	d103      	bne.n	8006470 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006468:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800646a:	f000 fbe1 	bl	8006c30 <vPortFree>
 800646e:	e00a      	b.n	8006486 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006472:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006476:	f023 0301 	bic.w	r3, r3, #1
 800647a:	b2da      	uxtb	r2, r3
 800647c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006482:	e000      	b.n	8006486 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006484:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006486:	4b08      	ldr	r3, [pc, #32]	; (80064a8 <prvProcessReceivedCommands+0x1c0>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	1d39      	adds	r1, r7, #4
 800648c:	2200      	movs	r2, #0
 800648e:	4618      	mov	r0, r3
 8006490:	f7fe fbf0 	bl	8004c74 <xQueueReceive>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	f47f af2a 	bne.w	80062f0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800649c:	bf00      	nop
 800649e:	bf00      	nop
 80064a0:	3730      	adds	r7, #48	; 0x30
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20005294 	.word	0x20005294

080064ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80064b2:	e048      	b.n	8006546 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80064b4:	4b2d      	ldr	r3, [pc, #180]	; (800656c <prvSwitchTimerLists+0xc0>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064be:	4b2b      	ldr	r3, [pc, #172]	; (800656c <prvSwitchTimerLists+0xc0>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3304      	adds	r3, #4
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fe f909 	bl	80046e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064e0:	f003 0304 	and.w	r3, r3, #4
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d02e      	beq.n	8006546 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	4413      	add	r3, r2
 80064f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d90e      	bls.n	8006518 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006506:	4b19      	ldr	r3, [pc, #100]	; (800656c <prvSwitchTimerLists+0xc0>)
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	3304      	adds	r3, #4
 800650e:	4619      	mov	r1, r3
 8006510:	4610      	mov	r0, r2
 8006512:	f7fe f8ae 	bl	8004672 <vListInsert>
 8006516:	e016      	b.n	8006546 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006518:	2300      	movs	r3, #0
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	2300      	movs	r3, #0
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	2100      	movs	r1, #0
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f7ff fd60 	bl	8005fe8 <xTimerGenericCommand>
 8006528:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10a      	bne.n	8006546 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	603b      	str	r3, [r7, #0]
}
 8006542:	bf00      	nop
 8006544:	e7fe      	b.n	8006544 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006546:	4b09      	ldr	r3, [pc, #36]	; (800656c <prvSwitchTimerLists+0xc0>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1b1      	bne.n	80064b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006550:	4b06      	ldr	r3, [pc, #24]	; (800656c <prvSwitchTimerLists+0xc0>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006556:	4b06      	ldr	r3, [pc, #24]	; (8006570 <prvSwitchTimerLists+0xc4>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a04      	ldr	r2, [pc, #16]	; (800656c <prvSwitchTimerLists+0xc0>)
 800655c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800655e:	4a04      	ldr	r2, [pc, #16]	; (8006570 <prvSwitchTimerLists+0xc4>)
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	6013      	str	r3, [r2, #0]
}
 8006564:	bf00      	nop
 8006566:	3718      	adds	r7, #24
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	2000528c 	.word	0x2000528c
 8006570:	20005290 	.word	0x20005290

08006574 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800657a:	f000 f96b 	bl	8006854 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800657e:	4b15      	ldr	r3, [pc, #84]	; (80065d4 <prvCheckForValidListAndQueue+0x60>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d120      	bne.n	80065c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006586:	4814      	ldr	r0, [pc, #80]	; (80065d8 <prvCheckForValidListAndQueue+0x64>)
 8006588:	f7fe f822 	bl	80045d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800658c:	4813      	ldr	r0, [pc, #76]	; (80065dc <prvCheckForValidListAndQueue+0x68>)
 800658e:	f7fe f81f 	bl	80045d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006592:	4b13      	ldr	r3, [pc, #76]	; (80065e0 <prvCheckForValidListAndQueue+0x6c>)
 8006594:	4a10      	ldr	r2, [pc, #64]	; (80065d8 <prvCheckForValidListAndQueue+0x64>)
 8006596:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006598:	4b12      	ldr	r3, [pc, #72]	; (80065e4 <prvCheckForValidListAndQueue+0x70>)
 800659a:	4a10      	ldr	r2, [pc, #64]	; (80065dc <prvCheckForValidListAndQueue+0x68>)
 800659c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800659e:	2300      	movs	r3, #0
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	4b11      	ldr	r3, [pc, #68]	; (80065e8 <prvCheckForValidListAndQueue+0x74>)
 80065a4:	4a11      	ldr	r2, [pc, #68]	; (80065ec <prvCheckForValidListAndQueue+0x78>)
 80065a6:	2110      	movs	r1, #16
 80065a8:	200a      	movs	r0, #10
 80065aa:	f7fe f92d 	bl	8004808 <xQueueGenericCreateStatic>
 80065ae:	4603      	mov	r3, r0
 80065b0:	4a08      	ldr	r2, [pc, #32]	; (80065d4 <prvCheckForValidListAndQueue+0x60>)
 80065b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80065b4:	4b07      	ldr	r3, [pc, #28]	; (80065d4 <prvCheckForValidListAndQueue+0x60>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d005      	beq.n	80065c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80065bc:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <prvCheckForValidListAndQueue+0x60>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	490b      	ldr	r1, [pc, #44]	; (80065f0 <prvCheckForValidListAndQueue+0x7c>)
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fd46 	bl	8005054 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065c8:	f000 f974 	bl	80068b4 <vPortExitCritical>
}
 80065cc:	bf00      	nop
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	20005294 	.word	0x20005294
 80065d8:	20005264 	.word	0x20005264
 80065dc:	20005278 	.word	0x20005278
 80065e0:	2000528c 	.word	0x2000528c
 80065e4:	20005290 	.word	0x20005290
 80065e8:	20005340 	.word	0x20005340
 80065ec:	200052a0 	.word	0x200052a0
 80065f0:	0801126c 	.word	0x0801126c

080065f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	3b04      	subs	r3, #4
 8006604:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800660c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	3b04      	subs	r3, #4
 8006612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f023 0201 	bic.w	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	3b04      	subs	r3, #4
 8006622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006624:	4a0c      	ldr	r2, [pc, #48]	; (8006658 <pxPortInitialiseStack+0x64>)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3b14      	subs	r3, #20
 800662e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	3b04      	subs	r3, #4
 800663a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f06f 0202 	mvn.w	r2, #2
 8006642:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3b20      	subs	r3, #32
 8006648:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800664a:	68fb      	ldr	r3, [r7, #12]
}
 800664c:	4618      	mov	r0, r3
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr
 8006658:	0800665d 	.word	0x0800665d

0800665c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006662:	2300      	movs	r3, #0
 8006664:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006666:	4b12      	ldr	r3, [pc, #72]	; (80066b0 <prvTaskExitError+0x54>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800666e:	d00a      	beq.n	8006686 <prvTaskExitError+0x2a>
	__asm volatile
 8006670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006674:	f383 8811 	msr	BASEPRI, r3
 8006678:	f3bf 8f6f 	isb	sy
 800667c:	f3bf 8f4f 	dsb	sy
 8006680:	60fb      	str	r3, [r7, #12]
}
 8006682:	bf00      	nop
 8006684:	e7fe      	b.n	8006684 <prvTaskExitError+0x28>
	__asm volatile
 8006686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668a:	f383 8811 	msr	BASEPRI, r3
 800668e:	f3bf 8f6f 	isb	sy
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	60bb      	str	r3, [r7, #8]
}
 8006698:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800669a:	bf00      	nop
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0fc      	beq.n	800669c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	20000010 	.word	0x20000010
	...

080066c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066c0:	4b07      	ldr	r3, [pc, #28]	; (80066e0 <pxCurrentTCBConst2>)
 80066c2:	6819      	ldr	r1, [r3, #0]
 80066c4:	6808      	ldr	r0, [r1, #0]
 80066c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ca:	f380 8809 	msr	PSP, r0
 80066ce:	f3bf 8f6f 	isb	sy
 80066d2:	f04f 0000 	mov.w	r0, #0
 80066d6:	f380 8811 	msr	BASEPRI, r0
 80066da:	4770      	bx	lr
 80066dc:	f3af 8000 	nop.w

080066e0 <pxCurrentTCBConst2>:
 80066e0:	20004d64 	.word	0x20004d64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop

080066e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066e8:	4808      	ldr	r0, [pc, #32]	; (800670c <prvPortStartFirstTask+0x24>)
 80066ea:	6800      	ldr	r0, [r0, #0]
 80066ec:	6800      	ldr	r0, [r0, #0]
 80066ee:	f380 8808 	msr	MSP, r0
 80066f2:	f04f 0000 	mov.w	r0, #0
 80066f6:	f380 8814 	msr	CONTROL, r0
 80066fa:	b662      	cpsie	i
 80066fc:	b661      	cpsie	f
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	df00      	svc	0
 8006708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800670a:	bf00      	nop
 800670c:	e000ed08 	.word	0xe000ed08

08006710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006716:	4b46      	ldr	r3, [pc, #280]	; (8006830 <xPortStartScheduler+0x120>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a46      	ldr	r2, [pc, #280]	; (8006834 <xPortStartScheduler+0x124>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d10a      	bne.n	8006736 <xPortStartScheduler+0x26>
	__asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	613b      	str	r3, [r7, #16]
}
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006736:	4b3e      	ldr	r3, [pc, #248]	; (8006830 <xPortStartScheduler+0x120>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a3f      	ldr	r2, [pc, #252]	; (8006838 <xPortStartScheduler+0x128>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d10a      	bne.n	8006756 <xPortStartScheduler+0x46>
	__asm volatile
 8006740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006744:	f383 8811 	msr	BASEPRI, r3
 8006748:	f3bf 8f6f 	isb	sy
 800674c:	f3bf 8f4f 	dsb	sy
 8006750:	60fb      	str	r3, [r7, #12]
}
 8006752:	bf00      	nop
 8006754:	e7fe      	b.n	8006754 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006756:	4b39      	ldr	r3, [pc, #228]	; (800683c <xPortStartScheduler+0x12c>)
 8006758:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	b2db      	uxtb	r3, r3
 8006760:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	22ff      	movs	r2, #255	; 0xff
 8006766:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	b2db      	uxtb	r3, r3
 800676e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006778:	b2da      	uxtb	r2, r3
 800677a:	4b31      	ldr	r3, [pc, #196]	; (8006840 <xPortStartScheduler+0x130>)
 800677c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800677e:	4b31      	ldr	r3, [pc, #196]	; (8006844 <xPortStartScheduler+0x134>)
 8006780:	2207      	movs	r2, #7
 8006782:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006784:	e009      	b.n	800679a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006786:	4b2f      	ldr	r3, [pc, #188]	; (8006844 <xPortStartScheduler+0x134>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3b01      	subs	r3, #1
 800678c:	4a2d      	ldr	r2, [pc, #180]	; (8006844 <xPortStartScheduler+0x134>)
 800678e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006790:	78fb      	ldrb	r3, [r7, #3]
 8006792:	b2db      	uxtb	r3, r3
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	b2db      	uxtb	r3, r3
 8006798:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800679a:	78fb      	ldrb	r3, [r7, #3]
 800679c:	b2db      	uxtb	r3, r3
 800679e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067a2:	2b80      	cmp	r3, #128	; 0x80
 80067a4:	d0ef      	beq.n	8006786 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067a6:	4b27      	ldr	r3, [pc, #156]	; (8006844 <xPortStartScheduler+0x134>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f1c3 0307 	rsb	r3, r3, #7
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d00a      	beq.n	80067c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	60bb      	str	r3, [r7, #8]
}
 80067c4:	bf00      	nop
 80067c6:	e7fe      	b.n	80067c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067c8:	4b1e      	ldr	r3, [pc, #120]	; (8006844 <xPortStartScheduler+0x134>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	021b      	lsls	r3, r3, #8
 80067ce:	4a1d      	ldr	r2, [pc, #116]	; (8006844 <xPortStartScheduler+0x134>)
 80067d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067d2:	4b1c      	ldr	r3, [pc, #112]	; (8006844 <xPortStartScheduler+0x134>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067da:	4a1a      	ldr	r2, [pc, #104]	; (8006844 <xPortStartScheduler+0x134>)
 80067dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	b2da      	uxtb	r2, r3
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067e6:	4b18      	ldr	r3, [pc, #96]	; (8006848 <xPortStartScheduler+0x138>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a17      	ldr	r2, [pc, #92]	; (8006848 <xPortStartScheduler+0x138>)
 80067ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067f2:	4b15      	ldr	r3, [pc, #84]	; (8006848 <xPortStartScheduler+0x138>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a14      	ldr	r2, [pc, #80]	; (8006848 <xPortStartScheduler+0x138>)
 80067f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80067fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067fe:	f000 f8dd 	bl	80069bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006802:	4b12      	ldr	r3, [pc, #72]	; (800684c <xPortStartScheduler+0x13c>)
 8006804:	2200      	movs	r2, #0
 8006806:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006808:	f000 f8fc 	bl	8006a04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800680c:	4b10      	ldr	r3, [pc, #64]	; (8006850 <xPortStartScheduler+0x140>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a0f      	ldr	r2, [pc, #60]	; (8006850 <xPortStartScheduler+0x140>)
 8006812:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006816:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006818:	f7ff ff66 	bl	80066e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800681c:	f7ff f82a 	bl	8005874 <vTaskSwitchContext>
	prvTaskExitError();
 8006820:	f7ff ff1c 	bl	800665c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	e000ed00 	.word	0xe000ed00
 8006834:	410fc271 	.word	0x410fc271
 8006838:	410fc270 	.word	0x410fc270
 800683c:	e000e400 	.word	0xe000e400
 8006840:	20005390 	.word	0x20005390
 8006844:	20005394 	.word	0x20005394
 8006848:	e000ed20 	.word	0xe000ed20
 800684c:	20000010 	.word	0x20000010
 8006850:	e000ef34 	.word	0xe000ef34

08006854 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
	__asm volatile
 800685a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685e:	f383 8811 	msr	BASEPRI, r3
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	f3bf 8f4f 	dsb	sy
 800686a:	607b      	str	r3, [r7, #4]
}
 800686c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800686e:	4b0f      	ldr	r3, [pc, #60]	; (80068ac <vPortEnterCritical+0x58>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3301      	adds	r3, #1
 8006874:	4a0d      	ldr	r2, [pc, #52]	; (80068ac <vPortEnterCritical+0x58>)
 8006876:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006878:	4b0c      	ldr	r3, [pc, #48]	; (80068ac <vPortEnterCritical+0x58>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2b01      	cmp	r3, #1
 800687e:	d10f      	bne.n	80068a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006880:	4b0b      	ldr	r3, [pc, #44]	; (80068b0 <vPortEnterCritical+0x5c>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	603b      	str	r3, [r7, #0]
}
 800689c:	bf00      	nop
 800689e:	e7fe      	b.n	800689e <vPortEnterCritical+0x4a>
	}
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	20000010 	.word	0x20000010
 80068b0:	e000ed04 	.word	0xe000ed04

080068b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80068ba:	4b12      	ldr	r3, [pc, #72]	; (8006904 <vPortExitCritical+0x50>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10a      	bne.n	80068d8 <vPortExitCritical+0x24>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	607b      	str	r3, [r7, #4]
}
 80068d4:	bf00      	nop
 80068d6:	e7fe      	b.n	80068d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068d8:	4b0a      	ldr	r3, [pc, #40]	; (8006904 <vPortExitCritical+0x50>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3b01      	subs	r3, #1
 80068de:	4a09      	ldr	r2, [pc, #36]	; (8006904 <vPortExitCritical+0x50>)
 80068e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068e2:	4b08      	ldr	r3, [pc, #32]	; (8006904 <vPortExitCritical+0x50>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d105      	bne.n	80068f6 <vPortExitCritical+0x42>
 80068ea:	2300      	movs	r3, #0
 80068ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	f383 8811 	msr	BASEPRI, r3
}
 80068f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	20000010 	.word	0x20000010
	...

08006910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006910:	f3ef 8009 	mrs	r0, PSP
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	4b15      	ldr	r3, [pc, #84]	; (8006970 <pxCurrentTCBConst>)
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	f01e 0f10 	tst.w	lr, #16
 8006920:	bf08      	it	eq
 8006922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692a:	6010      	str	r0, [r2, #0]
 800692c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006930:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006934:	f380 8811 	msr	BASEPRI, r0
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	f3bf 8f6f 	isb	sy
 8006940:	f7fe ff98 	bl	8005874 <vTaskSwitchContext>
 8006944:	f04f 0000 	mov.w	r0, #0
 8006948:	f380 8811 	msr	BASEPRI, r0
 800694c:	bc09      	pop	{r0, r3}
 800694e:	6819      	ldr	r1, [r3, #0]
 8006950:	6808      	ldr	r0, [r1, #0]
 8006952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006956:	f01e 0f10 	tst.w	lr, #16
 800695a:	bf08      	it	eq
 800695c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006960:	f380 8809 	msr	PSP, r0
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	f3af 8000 	nop.w

08006970 <pxCurrentTCBConst>:
 8006970:	20004d64 	.word	0x20004d64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop

08006978 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	607b      	str	r3, [r7, #4]
}
 8006990:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006992:	f7fe feb5 	bl	8005700 <xTaskIncrementTick>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d003      	beq.n	80069a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800699c:	4b06      	ldr	r3, [pc, #24]	; (80069b8 <xPortSysTickHandler+0x40>)
 800699e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069a2:	601a      	str	r2, [r3, #0]
 80069a4:	2300      	movs	r3, #0
 80069a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	f383 8811 	msr	BASEPRI, r3
}
 80069ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80069b0:	bf00      	nop
 80069b2:	3708      	adds	r7, #8
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	e000ed04 	.word	0xe000ed04

080069bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80069bc:	b480      	push	{r7}
 80069be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069c0:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <vPortSetupTimerInterrupt+0x34>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069c6:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <vPortSetupTimerInterrupt+0x38>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069cc:	4b0a      	ldr	r3, [pc, #40]	; (80069f8 <vPortSetupTimerInterrupt+0x3c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a0a      	ldr	r2, [pc, #40]	; (80069fc <vPortSetupTimerInterrupt+0x40>)
 80069d2:	fba2 2303 	umull	r2, r3, r2, r3
 80069d6:	099b      	lsrs	r3, r3, #6
 80069d8:	4a09      	ldr	r2, [pc, #36]	; (8006a00 <vPortSetupTimerInterrupt+0x44>)
 80069da:	3b01      	subs	r3, #1
 80069dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069de:	4b04      	ldr	r3, [pc, #16]	; (80069f0 <vPortSetupTimerInterrupt+0x34>)
 80069e0:	2207      	movs	r2, #7
 80069e2:	601a      	str	r2, [r3, #0]
}
 80069e4:	bf00      	nop
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	e000e010 	.word	0xe000e010
 80069f4:	e000e018 	.word	0xe000e018
 80069f8:	20000004 	.word	0x20000004
 80069fc:	10624dd3 	.word	0x10624dd3
 8006a00:	e000e014 	.word	0xe000e014

08006a04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006a14 <vPortEnableVFP+0x10>
 8006a08:	6801      	ldr	r1, [r0, #0]
 8006a0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006a0e:	6001      	str	r1, [r0, #0]
 8006a10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a12:	bf00      	nop
 8006a14:	e000ed88 	.word	0xe000ed88

08006a18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a1e:	f3ef 8305 	mrs	r3, IPSR
 8006a22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2b0f      	cmp	r3, #15
 8006a28:	d914      	bls.n	8006a54 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a2a:	4a17      	ldr	r2, [pc, #92]	; (8006a88 <vPortValidateInterruptPriority+0x70>)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	4413      	add	r3, r2
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a34:	4b15      	ldr	r3, [pc, #84]	; (8006a8c <vPortValidateInterruptPriority+0x74>)
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	7afa      	ldrb	r2, [r7, #11]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d20a      	bcs.n	8006a54 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	607b      	str	r3, [r7, #4]
}
 8006a50:	bf00      	nop
 8006a52:	e7fe      	b.n	8006a52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a54:	4b0e      	ldr	r3, [pc, #56]	; (8006a90 <vPortValidateInterruptPriority+0x78>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a5c:	4b0d      	ldr	r3, [pc, #52]	; (8006a94 <vPortValidateInterruptPriority+0x7c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d90a      	bls.n	8006a7a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	603b      	str	r3, [r7, #0]
}
 8006a76:	bf00      	nop
 8006a78:	e7fe      	b.n	8006a78 <vPortValidateInterruptPriority+0x60>
	}
 8006a7a:	bf00      	nop
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	e000e3f0 	.word	0xe000e3f0
 8006a8c:	20005390 	.word	0x20005390
 8006a90:	e000ed0c 	.word	0xe000ed0c
 8006a94:	20005394 	.word	0x20005394

08006a98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08a      	sub	sp, #40	; 0x28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006aa4:	f7fe fd70 	bl	8005588 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006aa8:	4b5b      	ldr	r3, [pc, #364]	; (8006c18 <pvPortMalloc+0x180>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d101      	bne.n	8006ab4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ab0:	f000 f920 	bl	8006cf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ab4:	4b59      	ldr	r3, [pc, #356]	; (8006c1c <pvPortMalloc+0x184>)
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4013      	ands	r3, r2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f040 8093 	bne.w	8006be8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d01d      	beq.n	8006b04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006ac8:	2208      	movs	r2, #8
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4413      	add	r3, r2
 8006ace:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f003 0307 	and.w	r3, r3, #7
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d014      	beq.n	8006b04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f023 0307 	bic.w	r3, r3, #7
 8006ae0:	3308      	adds	r3, #8
 8006ae2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f003 0307 	and.w	r3, r3, #7
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00a      	beq.n	8006b04 <pvPortMalloc+0x6c>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	617b      	str	r3, [r7, #20]
}
 8006b00:	bf00      	nop
 8006b02:	e7fe      	b.n	8006b02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d06e      	beq.n	8006be8 <pvPortMalloc+0x150>
 8006b0a:	4b45      	ldr	r3, [pc, #276]	; (8006c20 <pvPortMalloc+0x188>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d869      	bhi.n	8006be8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b14:	4b43      	ldr	r3, [pc, #268]	; (8006c24 <pvPortMalloc+0x18c>)
 8006b16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b18:	4b42      	ldr	r3, [pc, #264]	; (8006c24 <pvPortMalloc+0x18c>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b1e:	e004      	b.n	8006b2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d903      	bls.n	8006b3c <pvPortMalloc+0xa4>
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1f1      	bne.n	8006b20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b3c:	4b36      	ldr	r3, [pc, #216]	; (8006c18 <pvPortMalloc+0x180>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d050      	beq.n	8006be8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2208      	movs	r2, #8
 8006b4c:	4413      	add	r3, r2
 8006b4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	1ad2      	subs	r2, r2, r3
 8006b60:	2308      	movs	r3, #8
 8006b62:	005b      	lsls	r3, r3, #1
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d91f      	bls.n	8006ba8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	f003 0307 	and.w	r3, r3, #7
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00a      	beq.n	8006b90 <pvPortMalloc+0xf8>
	__asm volatile
 8006b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7e:	f383 8811 	msr	BASEPRI, r3
 8006b82:	f3bf 8f6f 	isb	sy
 8006b86:	f3bf 8f4f 	dsb	sy
 8006b8a:	613b      	str	r3, [r7, #16]
}
 8006b8c:	bf00      	nop
 8006b8e:	e7fe      	b.n	8006b8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	1ad2      	subs	r2, r2, r3
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ba2:	69b8      	ldr	r0, [r7, #24]
 8006ba4:	f000 f908 	bl	8006db8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ba8:	4b1d      	ldr	r3, [pc, #116]	; (8006c20 <pvPortMalloc+0x188>)
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	4a1b      	ldr	r2, [pc, #108]	; (8006c20 <pvPortMalloc+0x188>)
 8006bb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006bb6:	4b1a      	ldr	r3, [pc, #104]	; (8006c20 <pvPortMalloc+0x188>)
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	4b1b      	ldr	r3, [pc, #108]	; (8006c28 <pvPortMalloc+0x190>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d203      	bcs.n	8006bca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006bc2:	4b17      	ldr	r3, [pc, #92]	; (8006c20 <pvPortMalloc+0x188>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a18      	ldr	r2, [pc, #96]	; (8006c28 <pvPortMalloc+0x190>)
 8006bc8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	4b13      	ldr	r3, [pc, #76]	; (8006c1c <pvPortMalloc+0x184>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	2200      	movs	r2, #0
 8006bdc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bde:	4b13      	ldr	r3, [pc, #76]	; (8006c2c <pvPortMalloc+0x194>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3301      	adds	r3, #1
 8006be4:	4a11      	ldr	r2, [pc, #68]	; (8006c2c <pvPortMalloc+0x194>)
 8006be6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006be8:	f7fe fcdc 	bl	80055a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	f003 0307 	and.w	r3, r3, #7
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00a      	beq.n	8006c0c <pvPortMalloc+0x174>
	__asm volatile
 8006bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfa:	f383 8811 	msr	BASEPRI, r3
 8006bfe:	f3bf 8f6f 	isb	sy
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	60fb      	str	r3, [r7, #12]
}
 8006c08:	bf00      	nop
 8006c0a:	e7fe      	b.n	8006c0a <pvPortMalloc+0x172>
	return pvReturn;
 8006c0c:	69fb      	ldr	r3, [r7, #28]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3728      	adds	r7, #40	; 0x28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20008fa0 	.word	0x20008fa0
 8006c1c:	20008fb4 	.word	0x20008fb4
 8006c20:	20008fa4 	.word	0x20008fa4
 8006c24:	20008f98 	.word	0x20008f98
 8006c28:	20008fa8 	.word	0x20008fa8
 8006c2c:	20008fac 	.word	0x20008fac

08006c30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d04d      	beq.n	8006cde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c42:	2308      	movs	r3, #8
 8006c44:	425b      	negs	r3, r3
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	4413      	add	r3, r2
 8006c4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	4b24      	ldr	r3, [pc, #144]	; (8006ce8 <vPortFree+0xb8>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10a      	bne.n	8006c74 <vPortFree+0x44>
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	60fb      	str	r3, [r7, #12]
}
 8006c70:	bf00      	nop
 8006c72:	e7fe      	b.n	8006c72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <vPortFree+0x62>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	60bb      	str	r3, [r7, #8]
}
 8006c8e:	bf00      	nop
 8006c90:	e7fe      	b.n	8006c90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	4b14      	ldr	r3, [pc, #80]	; (8006ce8 <vPortFree+0xb8>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d01e      	beq.n	8006cde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d11a      	bne.n	8006cde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	4b0e      	ldr	r3, [pc, #56]	; (8006ce8 <vPortFree+0xb8>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	43db      	mvns	r3, r3
 8006cb2:	401a      	ands	r2, r3
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006cb8:	f7fe fc66 	bl	8005588 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	4b0a      	ldr	r3, [pc, #40]	; (8006cec <vPortFree+0xbc>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	4a09      	ldr	r2, [pc, #36]	; (8006cec <vPortFree+0xbc>)
 8006cc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cca:	6938      	ldr	r0, [r7, #16]
 8006ccc:	f000 f874 	bl	8006db8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006cd0:	4b07      	ldr	r3, [pc, #28]	; (8006cf0 <vPortFree+0xc0>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	4a06      	ldr	r2, [pc, #24]	; (8006cf0 <vPortFree+0xc0>)
 8006cd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cda:	f7fe fc63 	bl	80055a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cde:	bf00      	nop
 8006ce0:	3718      	adds	r7, #24
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	20008fb4 	.word	0x20008fb4
 8006cec:	20008fa4 	.word	0x20008fa4
 8006cf0:	20008fb0 	.word	0x20008fb0

08006cf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cfa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006cfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d00:	4b27      	ldr	r3, [pc, #156]	; (8006da0 <prvHeapInit+0xac>)
 8006d02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f003 0307 	and.w	r3, r3, #7
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00c      	beq.n	8006d28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	3307      	adds	r3, #7
 8006d12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0307 	bic.w	r3, r3, #7
 8006d1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	4a1f      	ldr	r2, [pc, #124]	; (8006da0 <prvHeapInit+0xac>)
 8006d24:	4413      	add	r3, r2
 8006d26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d2c:	4a1d      	ldr	r2, [pc, #116]	; (8006da4 <prvHeapInit+0xb0>)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d32:	4b1c      	ldr	r3, [pc, #112]	; (8006da4 <prvHeapInit+0xb0>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d40:	2208      	movs	r2, #8
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f023 0307 	bic.w	r3, r3, #7
 8006d4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4a15      	ldr	r2, [pc, #84]	; (8006da8 <prvHeapInit+0xb4>)
 8006d54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d56:	4b14      	ldr	r3, [pc, #80]	; (8006da8 <prvHeapInit+0xb4>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d5e:	4b12      	ldr	r3, [pc, #72]	; (8006da8 <prvHeapInit+0xb4>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	1ad2      	subs	r2, r2, r3
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d74:	4b0c      	ldr	r3, [pc, #48]	; (8006da8 <prvHeapInit+0xb4>)
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	4a0a      	ldr	r2, [pc, #40]	; (8006dac <prvHeapInit+0xb8>)
 8006d82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	4a09      	ldr	r2, [pc, #36]	; (8006db0 <prvHeapInit+0xbc>)
 8006d8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d8c:	4b09      	ldr	r3, [pc, #36]	; (8006db4 <prvHeapInit+0xc0>)
 8006d8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d92:	601a      	str	r2, [r3, #0]
}
 8006d94:	bf00      	nop
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	20005398 	.word	0x20005398
 8006da4:	20008f98 	.word	0x20008f98
 8006da8:	20008fa0 	.word	0x20008fa0
 8006dac:	20008fa8 	.word	0x20008fa8
 8006db0:	20008fa4 	.word	0x20008fa4
 8006db4:	20008fb4 	.word	0x20008fb4

08006db8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006dc0:	4b28      	ldr	r3, [pc, #160]	; (8006e64 <prvInsertBlockIntoFreeList+0xac>)
 8006dc2:	60fb      	str	r3, [r7, #12]
 8006dc4:	e002      	b.n	8006dcc <prvInsertBlockIntoFreeList+0x14>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	60fb      	str	r3, [r7, #12]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d8f7      	bhi.n	8006dc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	4413      	add	r3, r2
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d108      	bne.n	8006dfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	441a      	add	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	441a      	add	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d118      	bne.n	8006e40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	4b15      	ldr	r3, [pc, #84]	; (8006e68 <prvInsertBlockIntoFreeList+0xb0>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d00d      	beq.n	8006e36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	441a      	add	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	601a      	str	r2, [r3, #0]
 8006e34:	e008      	b.n	8006e48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e36:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <prvInsertBlockIntoFreeList+0xb0>)
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	601a      	str	r2, [r3, #0]
 8006e3e:	e003      	b.n	8006e48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d002      	beq.n	8006e56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e56:	bf00      	nop
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	20008f98 	.word	0x20008f98
 8006e68:	20008fa0 	.word	0x20008fa0

08006e6c <rcl_get_zero_initialized_publisher>:
 8006e6c:	4b01      	ldr	r3, [pc, #4]	; (8006e74 <rcl_get_zero_initialized_publisher+0x8>)
 8006e6e:	6818      	ldr	r0, [r3, #0]
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	080112c4 	.word	0x080112c4

08006e78 <rcl_publisher_init>:
 8006e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e7c:	b088      	sub	sp, #32
 8006e7e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	d069      	beq.n	8006f58 <rcl_publisher_init+0xe0>
 8006e84:	f105 0950 	add.w	r9, r5, #80	; 0x50
 8006e88:	4604      	mov	r4, r0
 8006e8a:	4648      	mov	r0, r9
 8006e8c:	460e      	mov	r6, r1
 8006e8e:	4690      	mov	r8, r2
 8006e90:	461f      	mov	r7, r3
 8006e92:	f000 f9d5 	bl	8007240 <rcutils_allocator_is_valid>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	d05e      	beq.n	8006f58 <rcl_publisher_init+0xe0>
 8006e9a:	2c00      	cmp	r4, #0
 8006e9c:	d05c      	beq.n	8006f58 <rcl_publisher_init+0xe0>
 8006e9e:	f8d4 a000 	ldr.w	sl, [r4]
 8006ea2:	f1ba 0f00 	cmp.w	sl, #0
 8006ea6:	d004      	beq.n	8006eb2 <rcl_publisher_init+0x3a>
 8006ea8:	2764      	movs	r7, #100	; 0x64
 8006eaa:	4638      	mov	r0, r7
 8006eac:	b008      	add	sp, #32
 8006eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f004 ffb8 	bl	800be28 <rcl_node_is_valid>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d052      	beq.n	8006f62 <rcl_publisher_init+0xea>
 8006ebc:	f1b8 0f00 	cmp.w	r8, #0
 8006ec0:	d04a      	beq.n	8006f58 <rcl_publisher_init+0xe0>
 8006ec2:	2f00      	cmp	r7, #0
 8006ec4:	d048      	beq.n	8006f58 <rcl_publisher_init+0xe0>
 8006ec6:	e9cd aa03 	strd	sl, sl, [sp, #12]
 8006eca:	aa07      	add	r2, sp, #28
 8006ecc:	9205      	str	r2, [sp, #20]
 8006ece:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8006ed2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ed6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8006eda:	f8cd a01c 	str.w	sl, [sp, #28]
 8006ede:	4639      	mov	r1, r7
 8006ee0:	e899 000c 	ldmia.w	r9, {r2, r3}
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	f004 fff3 	bl	800bed0 <rcl_node_resolve_name>
 8006eea:	4607      	mov	r7, r0
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d14f      	bne.n	8006f90 <rcl_publisher_init+0x118>
 8006ef0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8006ef2:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8006ef4:	20c8      	movs	r0, #200	; 0xc8
 8006ef6:	4798      	blx	r3
 8006ef8:	6020      	str	r0, [r4, #0]
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d04e      	beq.n	8006f9c <rcl_publisher_init+0x124>
 8006efe:	4630      	mov	r0, r6
 8006f00:	f004 ffb4 	bl	800be6c <rcl_node_get_rmw_handle>
 8006f04:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	9a07      	ldr	r2, [sp, #28]
 8006f0c:	6827      	ldr	r7, [r4, #0]
 8006f0e:	462b      	mov	r3, r5
 8006f10:	4641      	mov	r1, r8
 8006f12:	f000 fa53 	bl	80073bc <rmw_create_publisher>
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 8006f1c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8006f20:	b370      	cbz	r0, 8006f80 <rcl_publisher_init+0x108>
 8006f22:	f103 0170 	add.w	r1, r3, #112	; 0x70
 8006f26:	f000 fb27 	bl	8007578 <rmw_publisher_get_actual_qos>
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	4607      	mov	r7, r0
 8006f2e:	b9d0      	cbnz	r0, 8006f66 <rcl_publisher_init+0xee>
 8006f30:	f895 2048 	ldrb.w	r2, [r5, #72]	; 0x48
 8006f34:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8006f38:	4629      	mov	r1, r5
 8006f3a:	2270      	movs	r2, #112	; 0x70
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f009 fa3d 	bl	80103bc <memcpy>
 8006f42:	6832      	ldr	r2, [r6, #0]
 8006f44:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 8006f48:	9807      	ldr	r0, [sp, #28]
 8006f4a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006f4c:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8006f4e:	4798      	blx	r3
 8006f50:	4638      	mov	r0, r7
 8006f52:	b008      	add	sp, #32
 8006f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f58:	270b      	movs	r7, #11
 8006f5a:	4638      	mov	r0, r7
 8006f5c:	b008      	add	sp, #32
 8006f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f62:	27c8      	movs	r7, #200	; 0xc8
 8006f64:	e7a1      	b.n	8006eaa <rcl_publisher_init+0x32>
 8006f66:	b18b      	cbz	r3, 8006f8c <rcl_publisher_init+0x114>
 8006f68:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8006f6c:	b142      	cbz	r2, 8006f80 <rcl_publisher_init+0x108>
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f004 ff7c 	bl	800be6c <rcl_node_get_rmw_handle>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8006f7a:	f000 fb0d 	bl	8007598 <rmw_destroy_publisher>
 8006f7e:	6823      	ldr	r3, [r4, #0]
 8006f80:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8006f82:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8006f84:	4618      	mov	r0, r3
 8006f86:	4790      	blx	r2
 8006f88:	2300      	movs	r3, #0
 8006f8a:	6023      	str	r3, [r4, #0]
 8006f8c:	2701      	movs	r7, #1
 8006f8e:	e7db      	b.n	8006f48 <rcl_publisher_init+0xd0>
 8006f90:	2867      	cmp	r0, #103	; 0x67
 8006f92:	d0d9      	beq.n	8006f48 <rcl_publisher_init+0xd0>
 8006f94:	2869      	cmp	r0, #105	; 0x69
 8006f96:	d003      	beq.n	8006fa0 <rcl_publisher_init+0x128>
 8006f98:	280a      	cmp	r0, #10
 8006f9a:	d1f7      	bne.n	8006f8c <rcl_publisher_init+0x114>
 8006f9c:	270a      	movs	r7, #10
 8006f9e:	e7d3      	b.n	8006f48 <rcl_publisher_init+0xd0>
 8006fa0:	2767      	movs	r7, #103	; 0x67
 8006fa2:	e7d1      	b.n	8006f48 <rcl_publisher_init+0xd0>

08006fa4 <rcl_publisher_get_default_options>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	4d14      	ldr	r5, [pc, #80]	; (8006ff8 <rcl_publisher_get_default_options+0x54>)
 8006fa8:	4914      	ldr	r1, [pc, #80]	; (8006ffc <rcl_publisher_get_default_options+0x58>)
 8006faa:	b088      	sub	sp, #32
 8006fac:	4604      	mov	r4, r0
 8006fae:	2250      	movs	r2, #80	; 0x50
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	f009 fa03 	bl	80103bc <memcpy>
 8006fb6:	a802      	add	r0, sp, #8
 8006fb8:	f000 f934 	bl	8007224 <rcutils_get_default_allocator>
 8006fbc:	f10d 0c08 	add.w	ip, sp, #8
 8006fc0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006fc4:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8006fc8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8006fcc:	466e      	mov	r6, sp
 8006fce:	f8dc 3000 	ldr.w	r3, [ip]
 8006fd2:	f8ce 3000 	str.w	r3, [lr]
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	f000 f972 	bl	80072c0 <rmw_get_default_publisher_options>
 8006fdc:	e896 0003 	ldmia.w	r6, {r0, r1}
 8006fe0:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8006fe4:	e883 0003 	stmia.w	r3, {r0, r1}
 8006fe8:	2270      	movs	r2, #112	; 0x70
 8006fea:	4629      	mov	r1, r5
 8006fec:	4620      	mov	r0, r4
 8006fee:	f009 f9e5 	bl	80103bc <memcpy>
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	b008      	add	sp, #32
 8006ff6:	bd70      	pop	{r4, r5, r6, pc}
 8006ff8:	20008fb8 	.word	0x20008fb8
 8006ffc:	080112c8 	.word	0x080112c8

08007000 <rcl_publish>:
 8007000:	b1f8      	cbz	r0, 8007042 <rcl_publish+0x42>
 8007002:	6803      	ldr	r3, [r0, #0]
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4604      	mov	r4, r0
 8007008:	b1b3      	cbz	r3, 8007038 <rcl_publish+0x38>
 800700a:	4616      	mov	r6, r2
 800700c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8007010:	b192      	cbz	r2, 8007038 <rcl_publish+0x38>
 8007012:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8007016:	460d      	mov	r5, r1
 8007018:	f004 fb2c 	bl	800b674 <rcl_context_is_valid>
 800701c:	b160      	cbz	r0, 8007038 <rcl_publish+0x38>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8007024:	b140      	cbz	r0, 8007038 <rcl_publish+0x38>
 8007026:	b155      	cbz	r5, 800703e <rcl_publish+0x3e>
 8007028:	4632      	mov	r2, r6
 800702a:	4629      	mov	r1, r5
 800702c:	f000 f966 	bl	80072fc <rmw_publish>
 8007030:	3800      	subs	r0, #0
 8007032:	bf18      	it	ne
 8007034:	2001      	movne	r0, #1
 8007036:	bd70      	pop	{r4, r5, r6, pc}
 8007038:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800703c:	bd70      	pop	{r4, r5, r6, pc}
 800703e:	200b      	movs	r0, #11
 8007040:	bd70      	pop	{r4, r5, r6, pc}
 8007042:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007046:	4770      	bx	lr

08007048 <rclc_support_init>:
 8007048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800704c:	b086      	sub	sp, #24
 800704e:	b3b8      	cbz	r0, 80070c0 <rclc_support_init+0x78>
 8007050:	461c      	mov	r4, r3
 8007052:	b3ab      	cbz	r3, 80070c0 <rclc_support_init+0x78>
 8007054:	460f      	mov	r7, r1
 8007056:	4690      	mov	r8, r2
 8007058:	4606      	mov	r6, r0
 800705a:	f004 fc75 	bl	800b948 <rcl_get_zero_initialized_init_options>
 800705e:	f104 030c 	add.w	r3, r4, #12
 8007062:	9005      	str	r0, [sp, #20]
 8007064:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007068:	e88d 0003 	stmia.w	sp, {r0, r1}
 800706c:	a805      	add	r0, sp, #20
 800706e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8007072:	f004 fc6b 	bl	800b94c <rcl_init_options_init>
 8007076:	4605      	mov	r5, r0
 8007078:	b9e0      	cbnz	r0, 80070b4 <rclc_support_init+0x6c>
 800707a:	ad02      	add	r5, sp, #8
 800707c:	4628      	mov	r0, r5
 800707e:	f004 faef 	bl	800b660 <rcl_get_zero_initialized_context>
 8007082:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007086:	4633      	mov	r3, r6
 8007088:	e886 0003 	stmia.w	r6, {r0, r1}
 800708c:	aa05      	add	r2, sp, #20
 800708e:	4641      	mov	r1, r8
 8007090:	4638      	mov	r0, r7
 8007092:	f004 fb55 	bl	800b740 <rcl_init>
 8007096:	4605      	mov	r5, r0
 8007098:	b9b8      	cbnz	r0, 80070ca <rclc_support_init+0x82>
 800709a:	60b4      	str	r4, [r6, #8]
 800709c:	4622      	mov	r2, r4
 800709e:	f106 010c 	add.w	r1, r6, #12
 80070a2:	2003      	movs	r0, #3
 80070a4:	f005 f8d0 	bl	800c248 <rcl_clock_init>
 80070a8:	4605      	mov	r5, r0
 80070aa:	b970      	cbnz	r0, 80070ca <rclc_support_init+0x82>
 80070ac:	a805      	add	r0, sp, #20
 80070ae:	f004 fcb3 	bl	800ba18 <rcl_init_options_fini>
 80070b2:	b108      	cbz	r0, 80070b8 <rclc_support_init+0x70>
 80070b4:	f000 f8e8 	bl	8007288 <rcutils_reset_error>
 80070b8:	4628      	mov	r0, r5
 80070ba:	b006      	add	sp, #24
 80070bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070c0:	250b      	movs	r5, #11
 80070c2:	4628      	mov	r0, r5
 80070c4:	b006      	add	sp, #24
 80070c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070ca:	f000 f8dd 	bl	8007288 <rcutils_reset_error>
 80070ce:	a805      	add	r0, sp, #20
 80070d0:	f004 fca2 	bl	800ba18 <rcl_init_options_fini>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d0ef      	beq.n	80070b8 <rclc_support_init+0x70>
 80070d8:	e7ec      	b.n	80070b4 <rclc_support_init+0x6c>
 80070da:	bf00      	nop

080070dc <rclc_node_init_default>:
 80070dc:	b3b8      	cbz	r0, 800714e <rclc_node_init_default+0x72>
 80070de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80070e2:	460d      	mov	r5, r1
 80070e4:	b0a1      	sub	sp, #132	; 0x84
 80070e6:	b329      	cbz	r1, 8007134 <rclc_node_init_default+0x58>
 80070e8:	4616      	mov	r6, r2
 80070ea:	b31a      	cbz	r2, 8007134 <rclc_node_init_default+0x58>
 80070ec:	461f      	mov	r7, r3
 80070ee:	b30b      	cbz	r3, 8007134 <rclc_node_init_default+0x58>
 80070f0:	f10d 0810 	add.w	r8, sp, #16
 80070f4:	4604      	mov	r4, r0
 80070f6:	4640      	mov	r0, r8
 80070f8:	f004 fd46 	bl	800bb88 <rcl_get_zero_initialized_node>
 80070fc:	e898 0003 	ldmia.w	r8, {r0, r1}
 8007100:	f10d 0918 	add.w	r9, sp, #24
 8007104:	e884 0003 	stmia.w	r4, {r0, r1}
 8007108:	4648      	mov	r0, r9
 800710a:	f004 feb5 	bl	800be78 <rcl_node_get_default_options>
 800710e:	4640      	mov	r0, r8
 8007110:	f004 fd3a 	bl	800bb88 <rcl_get_zero_initialized_node>
 8007114:	f8cd 9000 	str.w	r9, [sp]
 8007118:	e898 0003 	ldmia.w	r8, {r0, r1}
 800711c:	463b      	mov	r3, r7
 800711e:	e884 0003 	stmia.w	r4, {r0, r1}
 8007122:	4632      	mov	r2, r6
 8007124:	4629      	mov	r1, r5
 8007126:	4620      	mov	r0, r4
 8007128:	f004 fd38 	bl	800bb9c <rcl_node_init>
 800712c:	b930      	cbnz	r0, 800713c <rclc_node_init_default+0x60>
 800712e:	b021      	add	sp, #132	; 0x84
 8007130:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007134:	200b      	movs	r0, #11
 8007136:	b021      	add	sp, #132	; 0x84
 8007138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800713c:	9003      	str	r0, [sp, #12]
 800713e:	f000 f8a3 	bl	8007288 <rcutils_reset_error>
 8007142:	f000 f8a1 	bl	8007288 <rcutils_reset_error>
 8007146:	9803      	ldr	r0, [sp, #12]
 8007148:	b021      	add	sp, #132	; 0x84
 800714a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800714e:	200b      	movs	r0, #11
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop

08007154 <rclc_publisher_init_default>:
 8007154:	b368      	cbz	r0, 80071b2 <rclc_publisher_init_default+0x5e>
 8007156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800715a:	460d      	mov	r5, r1
 800715c:	b0a0      	sub	sp, #128	; 0x80
 800715e:	b321      	cbz	r1, 80071aa <rclc_publisher_init_default+0x56>
 8007160:	4616      	mov	r6, r2
 8007162:	b312      	cbz	r2, 80071aa <rclc_publisher_init_default+0x56>
 8007164:	461f      	mov	r7, r3
 8007166:	b303      	cbz	r3, 80071aa <rclc_publisher_init_default+0x56>
 8007168:	4604      	mov	r4, r0
 800716a:	f7ff fe7f 	bl	8006e6c <rcl_get_zero_initialized_publisher>
 800716e:	f10d 0810 	add.w	r8, sp, #16
 8007172:	6020      	str	r0, [r4, #0]
 8007174:	4640      	mov	r0, r8
 8007176:	f7ff ff15 	bl	8006fa4 <rcl_publisher_get_default_options>
 800717a:	490f      	ldr	r1, [pc, #60]	; (80071b8 <rclc_publisher_init_default+0x64>)
 800717c:	2250      	movs	r2, #80	; 0x50
 800717e:	4640      	mov	r0, r8
 8007180:	f009 f91c 	bl	80103bc <memcpy>
 8007184:	f8cd 8000 	str.w	r8, [sp]
 8007188:	463b      	mov	r3, r7
 800718a:	4632      	mov	r2, r6
 800718c:	4629      	mov	r1, r5
 800718e:	4620      	mov	r0, r4
 8007190:	f7ff fe72 	bl	8006e78 <rcl_publisher_init>
 8007194:	b910      	cbnz	r0, 800719c <rclc_publisher_init_default+0x48>
 8007196:	b020      	add	sp, #128	; 0x80
 8007198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800719c:	9003      	str	r0, [sp, #12]
 800719e:	f000 f873 	bl	8007288 <rcutils_reset_error>
 80071a2:	9803      	ldr	r0, [sp, #12]
 80071a4:	b020      	add	sp, #128	; 0x80
 80071a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071aa:	200b      	movs	r0, #11
 80071ac:	b020      	add	sp, #128	; 0x80
 80071ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b2:	200b      	movs	r0, #11
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	08011318 	.word	0x08011318

080071bc <__default_zero_allocate>:
 80071bc:	f008 bc82 	b.w	800fac4 <calloc>

080071c0 <__default_reallocate>:
 80071c0:	f008 be0e 	b.w	800fde0 <realloc>

080071c4 <__default_deallocate>:
 80071c4:	f008 bcec 	b.w	800fba0 <free>

080071c8 <__default_allocate>:
 80071c8:	f008 bce2 	b.w	800fb90 <malloc>

080071cc <rcutils_get_zero_initialized_allocator>:
 80071cc:	b510      	push	{r4, lr}
 80071ce:	4c05      	ldr	r4, [pc, #20]	; (80071e4 <rcutils_get_zero_initialized_allocator+0x18>)
 80071d0:	4686      	mov	lr, r0
 80071d2:	4684      	mov	ip, r0
 80071d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80071da:	6823      	ldr	r3, [r4, #0]
 80071dc:	f8cc 3000 	str.w	r3, [ip]
 80071e0:	4670      	mov	r0, lr
 80071e2:	bd10      	pop	{r4, pc}
 80071e4:	08011368 	.word	0x08011368

080071e8 <rcutils_set_default_allocator>:
 80071e8:	b1a8      	cbz	r0, 8007216 <rcutils_set_default_allocator+0x2e>
 80071ea:	6802      	ldr	r2, [r0, #0]
 80071ec:	b1a2      	cbz	r2, 8007218 <rcutils_set_default_allocator+0x30>
 80071ee:	6841      	ldr	r1, [r0, #4]
 80071f0:	b1a1      	cbz	r1, 800721c <rcutils_set_default_allocator+0x34>
 80071f2:	b410      	push	{r4}
 80071f4:	68c4      	ldr	r4, [r0, #12]
 80071f6:	b164      	cbz	r4, 8007212 <rcutils_set_default_allocator+0x2a>
 80071f8:	6880      	ldr	r0, [r0, #8]
 80071fa:	b138      	cbz	r0, 800720c <rcutils_set_default_allocator+0x24>
 80071fc:	4b08      	ldr	r3, [pc, #32]	; (8007220 <rcutils_set_default_allocator+0x38>)
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	2200      	movs	r2, #0
 8007202:	e9c3 4203 	strd	r4, r2, [r3, #12]
 8007206:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800720a:	2001      	movs	r0, #1
 800720c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	4620      	mov	r0, r4
 8007214:	e7fa      	b.n	800720c <rcutils_set_default_allocator+0x24>
 8007216:	4770      	bx	lr
 8007218:	4610      	mov	r0, r2
 800721a:	4770      	bx	lr
 800721c:	4608      	mov	r0, r1
 800721e:	4770      	bx	lr
 8007220:	20000014 	.word	0x20000014

08007224 <rcutils_get_default_allocator>:
 8007224:	b510      	push	{r4, lr}
 8007226:	4c05      	ldr	r4, [pc, #20]	; (800723c <rcutils_get_default_allocator+0x18>)
 8007228:	4686      	mov	lr, r0
 800722a:	4684      	mov	ip, r0
 800722c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800722e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007232:	6823      	ldr	r3, [r4, #0]
 8007234:	f8cc 3000 	str.w	r3, [ip]
 8007238:	4670      	mov	r0, lr
 800723a:	bd10      	pop	{r4, pc}
 800723c:	20000014 	.word	0x20000014

08007240 <rcutils_allocator_is_valid>:
 8007240:	b158      	cbz	r0, 800725a <rcutils_allocator_is_valid+0x1a>
 8007242:	6803      	ldr	r3, [r0, #0]
 8007244:	b143      	cbz	r3, 8007258 <rcutils_allocator_is_valid+0x18>
 8007246:	6843      	ldr	r3, [r0, #4]
 8007248:	b133      	cbz	r3, 8007258 <rcutils_allocator_is_valid+0x18>
 800724a:	68c3      	ldr	r3, [r0, #12]
 800724c:	b123      	cbz	r3, 8007258 <rcutils_allocator_is_valid+0x18>
 800724e:	6880      	ldr	r0, [r0, #8]
 8007250:	3800      	subs	r0, #0
 8007252:	bf18      	it	ne
 8007254:	2001      	movne	r0, #1
 8007256:	4770      	bx	lr
 8007258:	4618      	mov	r0, r3
 800725a:	4770      	bx	lr

0800725c <rcutils_get_error_string>:
 800725c:	4b06      	ldr	r3, [pc, #24]	; (8007278 <rcutils_get_error_string+0x1c>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	b13b      	cbz	r3, 8007272 <rcutils_get_error_string+0x16>
 8007262:	4b06      	ldr	r3, [pc, #24]	; (800727c <rcutils_get_error_string+0x20>)
 8007264:	781a      	ldrb	r2, [r3, #0]
 8007266:	b90a      	cbnz	r2, 800726c <rcutils_get_error_string+0x10>
 8007268:	2201      	movs	r2, #1
 800726a:	701a      	strb	r2, [r3, #0]
 800726c:	4b04      	ldr	r3, [pc, #16]	; (8007280 <rcutils_get_error_string+0x24>)
 800726e:	7818      	ldrb	r0, [r3, #0]
 8007270:	4770      	bx	lr
 8007272:	4b04      	ldr	r3, [pc, #16]	; (8007284 <rcutils_get_error_string+0x28>)
 8007274:	7818      	ldrb	r0, [r3, #0]
 8007276:	4770      	bx	lr
 8007278:	20009028 	.word	0x20009028
 800727c:	20009041 	.word	0x20009041
 8007280:	20009040 	.word	0x20009040
 8007284:	0801137c 	.word	0x0801137c

08007288 <rcutils_reset_error>:
 8007288:	ed9f 7b07 	vldr	d7, [pc, #28]	; 80072a8 <rcutils_reset_error+0x20>
 800728c:	4a08      	ldr	r2, [pc, #32]	; (80072b0 <rcutils_reset_error+0x28>)
 800728e:	4809      	ldr	r0, [pc, #36]	; (80072b4 <rcutils_reset_error+0x2c>)
 8007290:	4909      	ldr	r1, [pc, #36]	; (80072b8 <rcutils_reset_error+0x30>)
 8007292:	2300      	movs	r3, #0
 8007294:	8013      	strh	r3, [r2, #0]
 8007296:	ed82 7b02 	vstr	d7, [r2, #8]
 800729a:	4a08      	ldr	r2, [pc, #32]	; (80072bc <rcutils_reset_error+0x34>)
 800729c:	7003      	strb	r3, [r0, #0]
 800729e:	700b      	strb	r3, [r1, #0]
 80072a0:	7013      	strb	r3, [r2, #0]
 80072a2:	4770      	bx	lr
 80072a4:	f3af 8000 	nop.w
	...
 80072b0:	20009030 	.word	0x20009030
 80072b4:	20009041 	.word	0x20009041
 80072b8:	20009040 	.word	0x20009040
 80072bc:	20009028 	.word	0x20009028

080072c0 <rmw_get_default_publisher_options>:
 80072c0:	2200      	movs	r2, #0
 80072c2:	6002      	str	r2, [r0, #0]
 80072c4:	7102      	strb	r2, [r0, #4]
 80072c6:	4770      	bx	lr

080072c8 <rmw_uros_set_custom_transport>:
 80072c8:	b470      	push	{r4, r5, r6}
 80072ca:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80072ce:	b162      	cbz	r2, 80072ea <rmw_uros_set_custom_transport+0x22>
 80072d0:	b15b      	cbz	r3, 80072ea <rmw_uros_set_custom_transport+0x22>
 80072d2:	b155      	cbz	r5, 80072ea <rmw_uros_set_custom_transport+0x22>
 80072d4:	b14e      	cbz	r6, 80072ea <rmw_uros_set_custom_transport+0x22>
 80072d6:	4c06      	ldr	r4, [pc, #24]	; (80072f0 <rmw_uros_set_custom_transport+0x28>)
 80072d8:	7020      	strb	r0, [r4, #0]
 80072da:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80072de:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80072e2:	6166      	str	r6, [r4, #20]
 80072e4:	2000      	movs	r0, #0
 80072e6:	bc70      	pop	{r4, r5, r6}
 80072e8:	4770      	bx	lr
 80072ea:	200b      	movs	r0, #11
 80072ec:	bc70      	pop	{r4, r5, r6}
 80072ee:	4770      	bx	lr
 80072f0:	20009044 	.word	0x20009044

080072f4 <flush_session>:
 80072f4:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 80072f6:	f002 bb3d 	b.w	8009974 <uxr_run_session_until_confirm_delivery>
 80072fa:	bf00      	nop

080072fc <rmw_publish>:
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d053      	beq.n	80073a8 <rmw_publish+0xac>
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	460d      	mov	r5, r1
 8007304:	b08e      	sub	sp, #56	; 0x38
 8007306:	2900      	cmp	r1, #0
 8007308:	d04b      	beq.n	80073a2 <rmw_publish+0xa6>
 800730a:	4604      	mov	r4, r0
 800730c:	6800      	ldr	r0, [r0, #0]
 800730e:	f000 fc47 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 8007312:	2800      	cmp	r0, #0
 8007314:	d045      	beq.n	80073a2 <rmw_publish+0xa6>
 8007316:	6866      	ldr	r6, [r4, #4]
 8007318:	2e00      	cmp	r6, #0
 800731a:	d042      	beq.n	80073a2 <rmw_publish+0xa6>
 800731c:	69b4      	ldr	r4, [r6, #24]
 800731e:	4628      	mov	r0, r5
 8007320:	6923      	ldr	r3, [r4, #16]
 8007322:	4798      	blx	r3
 8007324:	69f3      	ldr	r3, [r6, #28]
 8007326:	9005      	str	r0, [sp, #20]
 8007328:	b113      	cbz	r3, 8007330 <rmw_publish+0x34>
 800732a:	a805      	add	r0, sp, #20
 800732c:	4798      	blx	r3
 800732e:	9805      	ldr	r0, [sp, #20]
 8007330:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	9000      	str	r0, [sp, #0]
 8007338:	6972      	ldr	r2, [r6, #20]
 800733a:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 800733c:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8007340:	ab06      	add	r3, sp, #24
 8007342:	f003 f903 	bl	800a54c <uxr_prepare_output_stream>
 8007346:	b1d8      	cbz	r0, 8007380 <rmw_publish+0x84>
 8007348:	68a3      	ldr	r3, [r4, #8]
 800734a:	a906      	add	r1, sp, #24
 800734c:	4628      	mov	r0, r5
 800734e:	4798      	blx	r3
 8007350:	6a33      	ldr	r3, [r6, #32]
 8007352:	4604      	mov	r4, r0
 8007354:	b10b      	cbz	r3, 800735a <rmw_publish+0x5e>
 8007356:	a806      	add	r0, sp, #24
 8007358:	4798      	blx	r3
 800735a:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 800735e:	2b01      	cmp	r3, #1
 8007360:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8007364:	d022      	beq.n	80073ac <rmw_publish+0xb0>
 8007366:	6918      	ldr	r0, [r3, #16]
 8007368:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 800736a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800736e:	f002 fb01 	bl	8009974 <uxr_run_session_until_confirm_delivery>
 8007372:	4020      	ands	r0, r4
 8007374:	b2c4      	uxtb	r4, r0
 8007376:	f084 0001 	eor.w	r0, r4, #1
 800737a:	b2c0      	uxtb	r0, r0
 800737c:	b00e      	add	sp, #56	; 0x38
 800737e:	bd70      	pop	{r4, r5, r6, pc}
 8007380:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8007384:	6918      	ldr	r0, [r3, #16]
 8007386:	9b05      	ldr	r3, [sp, #20]
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	4b0b      	ldr	r3, [pc, #44]	; (80073b8 <rmw_publish+0xbc>)
 800738c:	9301      	str	r3, [sp, #4]
 800738e:	9602      	str	r6, [sp, #8]
 8007390:	6972      	ldr	r2, [r6, #20]
 8007392:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 8007394:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8007398:	ab06      	add	r3, sp, #24
 800739a:	f003 f907 	bl	800a5ac <uxr_prepare_output_stream_fragmented>
 800739e:	2800      	cmp	r0, #0
 80073a0:	d1d2      	bne.n	8007348 <rmw_publish+0x4c>
 80073a2:	2001      	movs	r0, #1
 80073a4:	b00e      	add	sp, #56	; 0x38
 80073a6:	bd70      	pop	{r4, r5, r6, pc}
 80073a8:	2001      	movs	r0, #1
 80073aa:	4770      	bx	lr
 80073ac:	6918      	ldr	r0, [r3, #16]
 80073ae:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80073b2:	f001 ff59 	bl	8009268 <uxr_flash_output_streams>
 80073b6:	e7de      	b.n	8007376 <rmw_publish+0x7a>
 80073b8:	080072f5 	.word	0x080072f5

080073bc <rmw_create_publisher>:
 80073bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c0:	b087      	sub	sp, #28
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f000 80cc 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073c8:	460e      	mov	r6, r1
 80073ca:	2900      	cmp	r1, #0
 80073cc:	f000 80c8 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073d0:	4604      	mov	r4, r0
 80073d2:	6800      	ldr	r0, [r0, #0]
 80073d4:	4615      	mov	r5, r2
 80073d6:	4698      	mov	r8, r3
 80073d8:	f000 fbe2 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 80073dc:	2800      	cmp	r0, #0
 80073de:	f000 80bf 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073e2:	2d00      	cmp	r5, #0
 80073e4:	f000 80bc 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073e8:	782b      	ldrb	r3, [r5, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f000 80b8 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073f0:	f1b8 0f00 	cmp.w	r8, #0
 80073f4:	f000 80b4 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 80073f8:	485c      	ldr	r0, [pc, #368]	; (800756c <rmw_create_publisher+0x1b0>)
 80073fa:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80073fe:	f005 fc9b 	bl	800cd38 <get_memory>
 8007402:	2800      	cmp	r0, #0
 8007404:	f000 80ac 	beq.w	8007560 <rmw_create_publisher+0x1a4>
 8007408:	6884      	ldr	r4, [r0, #8]
 800740a:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 800740e:	f005 fcb7 	bl	800cd80 <rmw_get_implementation_identifier>
 8007412:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 8007416:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800741a:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 800741e:	4628      	mov	r0, r5
 8007420:	f7f8 fee0 	bl	80001e4 <strlen>
 8007424:	3001      	adds	r0, #1
 8007426:	283c      	cmp	r0, #60	; 0x3c
 8007428:	f104 0784 	add.w	r7, r4, #132	; 0x84
 800742c:	f200 8091 	bhi.w	8007552 <rmw_create_publisher+0x196>
 8007430:	4a4f      	ldr	r2, [pc, #316]	; (8007570 <rmw_create_publisher+0x1b4>)
 8007432:	462b      	mov	r3, r5
 8007434:	213c      	movs	r1, #60	; 0x3c
 8007436:	4650      	mov	r0, sl
 8007438:	f008 fe48 	bl	80100cc <sniprintf>
 800743c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007440:	67e3      	str	r3, [r4, #124]	; 0x7c
 8007442:	4641      	mov	r1, r8
 8007444:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 8007448:	2250      	movs	r2, #80	; 0x50
 800744a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800744e:	f008 ffb5 	bl	80103bc <memcpy>
 8007452:	f898 3008 	ldrb.w	r3, [r8, #8]
 8007456:	4947      	ldr	r1, [pc, #284]	; (8007574 <rmw_create_publisher+0x1b8>)
 8007458:	2b02      	cmp	r3, #2
 800745a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800745e:	bf0c      	ite	eq
 8007460:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 8007464:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8007468:	67a3      	str	r3, [r4, #120]	; 0x78
 800746a:	2300      	movs	r3, #0
 800746c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8007470:	4630      	mov	r0, r6
 8007472:	f000 fba3 	bl	8007bbc <get_message_typesupport_handle>
 8007476:	2800      	cmp	r0, #0
 8007478:	d06b      	beq.n	8007552 <rmw_create_publisher+0x196>
 800747a:	6842      	ldr	r2, [r0, #4]
 800747c:	61a2      	str	r2, [r4, #24]
 800747e:	2a00      	cmp	r2, #0
 8007480:	d067      	beq.n	8007552 <rmw_create_publisher+0x196>
 8007482:	4629      	mov	r1, r5
 8007484:	4643      	mov	r3, r8
 8007486:	4648      	mov	r0, r9
 8007488:	f005 fee0 	bl	800d24c <create_topic>
 800748c:	6260      	str	r0, [r4, #36]	; 0x24
 800748e:	2800      	cmp	r0, #0
 8007490:	d063      	beq.n	800755a <rmw_create_publisher+0x19e>
 8007492:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007496:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800749a:	2103      	movs	r1, #3
 800749c:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 80074a0:	1c42      	adds	r2, r0, #1
 80074a2:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 80074a6:	f001 fd91 	bl	8008fcc <uxr_object_id>
 80074aa:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80074ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074b2:	6120      	str	r0, [r4, #16]
 80074b4:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 80074b8:	6910      	ldr	r0, [r2, #16]
 80074ba:	2506      	movs	r5, #6
 80074bc:	9500      	str	r5, [sp, #0]
 80074be:	6819      	ldr	r1, [r3, #0]
 80074c0:	6922      	ldr	r2, [r4, #16]
 80074c2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80074c6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80074ca:	f001 fcd9 	bl	8008e80 <uxr_buffer_create_publisher_bin>
 80074ce:	4602      	mov	r2, r0
 80074d0:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80074d4:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80074d8:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80074dc:	f000 fae0 	bl	8007aa0 <run_xrce_session>
 80074e0:	b3b8      	cbz	r0, 8007552 <rmw_create_publisher+0x196>
 80074e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074ea:	2105      	movs	r1, #5
 80074ec:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 80074f0:	1c42      	adds	r2, r0, #1
 80074f2:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 80074f6:	f001 fd69 	bl	8008fcc <uxr_object_id>
 80074fa:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80074fe:	6160      	str	r0, [r4, #20]
 8007500:	691e      	ldr	r6, [r3, #16]
 8007502:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007506:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 800750a:	f10d 0a10 	add.w	sl, sp, #16
 800750e:	4641      	mov	r1, r8
 8007510:	4650      	mov	r0, sl
 8007512:	f8d3 8384 	ldr.w	r8, [r3, #900]	; 0x384
 8007516:	f000 fadf 	bl	8007ad8 <convert_qos_profile>
 800751a:	9503      	str	r5, [sp, #12]
 800751c:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8007520:	9001      	str	r0, [sp, #4]
 8007522:	f8ad 1008 	strh.w	r1, [sp, #8]
 8007526:	f8db 3010 	ldr.w	r3, [fp, #16]
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 8007530:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8007534:	f8d8 1000 	ldr.w	r1, [r8]
 8007538:	4630      	mov	r0, r6
 800753a:	f001 fcd1 	bl	8008ee0 <uxr_buffer_create_datawriter_bin>
 800753e:	4602      	mov	r2, r0
 8007540:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8007544:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8007548:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800754c:	f000 faa8 	bl	8007aa0 <run_xrce_session>
 8007550:	b938      	cbnz	r0, 8007562 <rmw_create_publisher+0x1a6>
 8007552:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007554:	b108      	cbz	r0, 800755a <rmw_create_publisher+0x19e>
 8007556:	f000 fa47 	bl	80079e8 <rmw_uxrce_fini_topic_memory>
 800755a:	4638      	mov	r0, r7
 800755c:	f000 f9ec 	bl	8007938 <rmw_uxrce_fini_publisher_memory>
 8007560:	2700      	movs	r7, #0
 8007562:	4638      	mov	r0, r7
 8007564:	b007      	add	sp, #28
 8007566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800756a:	bf00      	nop
 800756c:	2000d93c 	.word	0x2000d93c
 8007570:	080113b4 	.word	0x080113b4
 8007574:	08011380 	.word	0x08011380

08007578 <rmw_publisher_get_actual_qos>:
 8007578:	b150      	cbz	r0, 8007590 <rmw_publisher_get_actual_qos+0x18>
 800757a:	b508      	push	{r3, lr}
 800757c:	460b      	mov	r3, r1
 800757e:	b149      	cbz	r1, 8007594 <rmw_publisher_get_actual_qos+0x1c>
 8007580:	6841      	ldr	r1, [r0, #4]
 8007582:	2250      	movs	r2, #80	; 0x50
 8007584:	3128      	adds	r1, #40	; 0x28
 8007586:	4618      	mov	r0, r3
 8007588:	f008 ff18 	bl	80103bc <memcpy>
 800758c:	2000      	movs	r0, #0
 800758e:	bd08      	pop	{r3, pc}
 8007590:	200b      	movs	r0, #11
 8007592:	4770      	bx	lr
 8007594:	200b      	movs	r0, #11
 8007596:	bd08      	pop	{r3, pc}

08007598 <rmw_destroy_publisher>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	b128      	cbz	r0, 80075a8 <rmw_destroy_publisher+0x10>
 800759c:	4604      	mov	r4, r0
 800759e:	6800      	ldr	r0, [r0, #0]
 80075a0:	460d      	mov	r5, r1
 80075a2:	f000 fafd 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 80075a6:	b910      	cbnz	r0, 80075ae <rmw_destroy_publisher+0x16>
 80075a8:	2401      	movs	r4, #1
 80075aa:	4620      	mov	r0, r4
 80075ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075ae:	6863      	ldr	r3, [r4, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d0f9      	beq.n	80075a8 <rmw_destroy_publisher+0x10>
 80075b4:	2d00      	cmp	r5, #0
 80075b6:	d0f7      	beq.n	80075a8 <rmw_destroy_publisher+0x10>
 80075b8:	6828      	ldr	r0, [r5, #0]
 80075ba:	f000 faf1 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 80075be:	2800      	cmp	r0, #0
 80075c0:	d0f2      	beq.n	80075a8 <rmw_destroy_publisher+0x10>
 80075c2:	686c      	ldr	r4, [r5, #4]
 80075c4:	2c00      	cmp	r4, #0
 80075c6:	d0ef      	beq.n	80075a8 <rmw_destroy_publisher+0x10>
 80075c8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80075ca:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
 80075ce:	f005 fe8d 	bl	800d2ec <destroy_topic>
 80075d2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80075d6:	6962      	ldr	r2, [r4, #20]
 80075d8:	6918      	ldr	r0, [r3, #16]
 80075da:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80075de:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80075e2:	6819      	ldr	r1, [r3, #0]
 80075e4:	f001 fb98 	bl	8008d18 <uxr_buffer_delete_entity>
 80075e8:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80075ec:	6922      	ldr	r2, [r4, #16]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	f8d3 1388 	ldr.w	r1, [r3, #904]	; 0x388
 80075f4:	4604      	mov	r4, r0
 80075f6:	6809      	ldr	r1, [r1, #0]
 80075f8:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80075fc:	f001 fb8c 	bl	8008d18 <uxr_buffer_delete_entity>
 8007600:	693e      	ldr	r6, [r7, #16]
 8007602:	4622      	mov	r2, r4
 8007604:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 8007608:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 800760c:	4604      	mov	r4, r0
 800760e:	4630      	mov	r0, r6
 8007610:	f000 fa46 	bl	8007aa0 <run_xrce_session>
 8007614:	693e      	ldr	r6, [r7, #16]
 8007616:	4622      	mov	r2, r4
 8007618:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 800761c:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 8007620:	4604      	mov	r4, r0
 8007622:	4630      	mov	r0, r6
 8007624:	f000 fa3c 	bl	8007aa0 <run_xrce_session>
 8007628:	b12c      	cbz	r4, 8007636 <rmw_destroy_publisher+0x9e>
 800762a:	b120      	cbz	r0, 8007636 <rmw_destroy_publisher+0x9e>
 800762c:	2400      	movs	r4, #0
 800762e:	4628      	mov	r0, r5
 8007630:	f000 f982 	bl	8007938 <rmw_uxrce_fini_publisher_memory>
 8007634:	e7b9      	b.n	80075aa <rmw_destroy_publisher+0x12>
 8007636:	2402      	movs	r4, #2
 8007638:	e7f9      	b.n	800762e <rmw_destroy_publisher+0x96>
 800763a:	bf00      	nop

0800763c <rmw_uxrce_init_service_memory>:
 800763c:	b1e2      	cbz	r2, 8007678 <rmw_uxrce_init_service_memory+0x3c>
 800763e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007642:	7b05      	ldrb	r5, [r0, #12]
 8007644:	4606      	mov	r6, r0
 8007646:	b9ad      	cbnz	r5, 8007674 <rmw_uxrce_init_service_memory+0x38>
 8007648:	23c8      	movs	r3, #200	; 0xc8
 800764a:	e9c0 5500 	strd	r5, r5, [r0]
 800764e:	6083      	str	r3, [r0, #8]
 8007650:	f240 1301 	movw	r3, #257	; 0x101
 8007654:	4617      	mov	r7, r2
 8007656:	8183      	strh	r3, [r0, #12]
 8007658:	460c      	mov	r4, r1
 800765a:	46a8      	mov	r8, r5
 800765c:	4621      	mov	r1, r4
 800765e:	4630      	mov	r0, r6
 8007660:	3501      	adds	r5, #1
 8007662:	f005 fb79 	bl	800cd58 <put_memory>
 8007666:	42af      	cmp	r7, r5
 8007668:	60a4      	str	r4, [r4, #8]
 800766a:	f884 800c 	strb.w	r8, [r4, #12]
 800766e:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8007672:	d1f3      	bne.n	800765c <rmw_uxrce_init_service_memory+0x20>
 8007674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop

0800767c <rmw_uxrce_init_client_memory>:
 800767c:	b1e2      	cbz	r2, 80076b8 <rmw_uxrce_init_client_memory+0x3c>
 800767e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007682:	7b05      	ldrb	r5, [r0, #12]
 8007684:	4606      	mov	r6, r0
 8007686:	b9ad      	cbnz	r5, 80076b4 <rmw_uxrce_init_client_memory+0x38>
 8007688:	23c8      	movs	r3, #200	; 0xc8
 800768a:	e9c0 5500 	strd	r5, r5, [r0]
 800768e:	6083      	str	r3, [r0, #8]
 8007690:	f240 1301 	movw	r3, #257	; 0x101
 8007694:	4617      	mov	r7, r2
 8007696:	8183      	strh	r3, [r0, #12]
 8007698:	460c      	mov	r4, r1
 800769a:	46a8      	mov	r8, r5
 800769c:	4621      	mov	r1, r4
 800769e:	4630      	mov	r0, r6
 80076a0:	3501      	adds	r5, #1
 80076a2:	f005 fb59 	bl	800cd58 <put_memory>
 80076a6:	42af      	cmp	r7, r5
 80076a8:	60a4      	str	r4, [r4, #8]
 80076aa:	f884 800c 	strb.w	r8, [r4, #12]
 80076ae:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 80076b2:	d1f3      	bne.n	800769c <rmw_uxrce_init_client_memory+0x20>
 80076b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop

080076bc <rmw_uxrce_init_publisher_memory>:
 80076bc:	b1e2      	cbz	r2, 80076f8 <rmw_uxrce_init_publisher_memory+0x3c>
 80076be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076c2:	7b05      	ldrb	r5, [r0, #12]
 80076c4:	4606      	mov	r6, r0
 80076c6:	b9ad      	cbnz	r5, 80076f4 <rmw_uxrce_init_publisher_memory+0x38>
 80076c8:	23d8      	movs	r3, #216	; 0xd8
 80076ca:	e9c0 5500 	strd	r5, r5, [r0]
 80076ce:	6083      	str	r3, [r0, #8]
 80076d0:	f240 1301 	movw	r3, #257	; 0x101
 80076d4:	4617      	mov	r7, r2
 80076d6:	8183      	strh	r3, [r0, #12]
 80076d8:	460c      	mov	r4, r1
 80076da:	46a8      	mov	r8, r5
 80076dc:	4621      	mov	r1, r4
 80076de:	4630      	mov	r0, r6
 80076e0:	3501      	adds	r5, #1
 80076e2:	f005 fb39 	bl	800cd58 <put_memory>
 80076e6:	42af      	cmp	r7, r5
 80076e8:	60a4      	str	r4, [r4, #8]
 80076ea:	f884 800c 	strb.w	r8, [r4, #12]
 80076ee:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 80076f2:	d1f3      	bne.n	80076dc <rmw_uxrce_init_publisher_memory+0x20>
 80076f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop

080076fc <rmw_uxrce_init_subscription_memory>:
 80076fc:	b1e2      	cbz	r2, 8007738 <rmw_uxrce_init_subscription_memory+0x3c>
 80076fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007702:	7b05      	ldrb	r5, [r0, #12]
 8007704:	4606      	mov	r6, r0
 8007706:	b9ad      	cbnz	r5, 8007734 <rmw_uxrce_init_subscription_memory+0x38>
 8007708:	23d8      	movs	r3, #216	; 0xd8
 800770a:	e9c0 5500 	strd	r5, r5, [r0]
 800770e:	6083      	str	r3, [r0, #8]
 8007710:	f240 1301 	movw	r3, #257	; 0x101
 8007714:	4617      	mov	r7, r2
 8007716:	8183      	strh	r3, [r0, #12]
 8007718:	460c      	mov	r4, r1
 800771a:	46a8      	mov	r8, r5
 800771c:	4621      	mov	r1, r4
 800771e:	4630      	mov	r0, r6
 8007720:	3501      	adds	r5, #1
 8007722:	f005 fb19 	bl	800cd58 <put_memory>
 8007726:	42af      	cmp	r7, r5
 8007728:	60a4      	str	r4, [r4, #8]
 800772a:	f884 800c 	strb.w	r8, [r4, #12]
 800772e:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8007732:	d1f3      	bne.n	800771c <rmw_uxrce_init_subscription_memory+0x20>
 8007734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop

0800773c <rmw_uxrce_init_node_memory>:
 800773c:	b1e2      	cbz	r2, 8007778 <rmw_uxrce_init_node_memory+0x3c>
 800773e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007742:	7b05      	ldrb	r5, [r0, #12]
 8007744:	4606      	mov	r6, r0
 8007746:	b9ad      	cbnz	r5, 8007774 <rmw_uxrce_init_node_memory+0x38>
 8007748:	23a4      	movs	r3, #164	; 0xa4
 800774a:	e9c0 5500 	strd	r5, r5, [r0]
 800774e:	6083      	str	r3, [r0, #8]
 8007750:	f240 1301 	movw	r3, #257	; 0x101
 8007754:	4617      	mov	r7, r2
 8007756:	8183      	strh	r3, [r0, #12]
 8007758:	460c      	mov	r4, r1
 800775a:	46a8      	mov	r8, r5
 800775c:	4621      	mov	r1, r4
 800775e:	4630      	mov	r0, r6
 8007760:	3501      	adds	r5, #1
 8007762:	f005 faf9 	bl	800cd58 <put_memory>
 8007766:	42af      	cmp	r7, r5
 8007768:	60a4      	str	r4, [r4, #8]
 800776a:	f884 800c 	strb.w	r8, [r4, #12]
 800776e:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 8007772:	d1f3      	bne.n	800775c <rmw_uxrce_init_node_memory+0x20>
 8007774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop

0800777c <rmw_uxrce_init_session_memory>:
 800777c:	b1ea      	cbz	r2, 80077ba <rmw_uxrce_init_session_memory+0x3e>
 800777e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007782:	7b05      	ldrb	r5, [r0, #12]
 8007784:	4606      	mov	r6, r0
 8007786:	b9b5      	cbnz	r5, 80077b6 <rmw_uxrce_init_session_memory+0x3a>
 8007788:	e9c0 5500 	strd	r5, r5, [r0]
 800778c:	f241 58a8 	movw	r8, #5544	; 0x15a8
 8007790:	f240 1301 	movw	r3, #257	; 0x101
 8007794:	4617      	mov	r7, r2
 8007796:	f8c0 8008 	str.w	r8, [r0, #8]
 800779a:	460c      	mov	r4, r1
 800779c:	8183      	strh	r3, [r0, #12]
 800779e:	46a9      	mov	r9, r5
 80077a0:	4621      	mov	r1, r4
 80077a2:	4630      	mov	r0, r6
 80077a4:	3501      	adds	r5, #1
 80077a6:	f005 fad7 	bl	800cd58 <put_memory>
 80077aa:	42af      	cmp	r7, r5
 80077ac:	60a4      	str	r4, [r4, #8]
 80077ae:	f884 900c 	strb.w	r9, [r4, #12]
 80077b2:	4444      	add	r4, r8
 80077b4:	d1f4      	bne.n	80077a0 <rmw_uxrce_init_session_memory+0x24>
 80077b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ba:	4770      	bx	lr

080077bc <rmw_uxrce_init_topic_memory>:
 80077bc:	b1e2      	cbz	r2, 80077f8 <rmw_uxrce_init_topic_memory+0x3c>
 80077be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077c2:	7b05      	ldrb	r5, [r0, #12]
 80077c4:	4606      	mov	r6, r0
 80077c6:	b9ad      	cbnz	r5, 80077f4 <rmw_uxrce_init_topic_memory+0x38>
 80077c8:	231c      	movs	r3, #28
 80077ca:	e9c0 5500 	strd	r5, r5, [r0]
 80077ce:	6083      	str	r3, [r0, #8]
 80077d0:	f240 1301 	movw	r3, #257	; 0x101
 80077d4:	4617      	mov	r7, r2
 80077d6:	8183      	strh	r3, [r0, #12]
 80077d8:	460c      	mov	r4, r1
 80077da:	46a8      	mov	r8, r5
 80077dc:	4621      	mov	r1, r4
 80077de:	4630      	mov	r0, r6
 80077e0:	3501      	adds	r5, #1
 80077e2:	f005 fab9 	bl	800cd58 <put_memory>
 80077e6:	42af      	cmp	r7, r5
 80077e8:	60a4      	str	r4, [r4, #8]
 80077ea:	f884 800c 	strb.w	r8, [r4, #12]
 80077ee:	f104 041c 	add.w	r4, r4, #28
 80077f2:	d1f3      	bne.n	80077dc <rmw_uxrce_init_topic_memory+0x20>
 80077f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop

080077fc <rmw_uxrce_init_static_input_buffer_memory>:
 80077fc:	b1ea      	cbz	r2, 800783a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 80077fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007802:	7b05      	ldrb	r5, [r0, #12]
 8007804:	4606      	mov	r6, r0
 8007806:	b9b5      	cbnz	r5, 8007836 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8007808:	f44f 6304 	mov.w	r3, #2112	; 0x840
 800780c:	e9c0 5500 	strd	r5, r5, [r0]
 8007810:	6083      	str	r3, [r0, #8]
 8007812:	f240 1301 	movw	r3, #257	; 0x101
 8007816:	4617      	mov	r7, r2
 8007818:	8183      	strh	r3, [r0, #12]
 800781a:	460c      	mov	r4, r1
 800781c:	46a8      	mov	r8, r5
 800781e:	4621      	mov	r1, r4
 8007820:	4630      	mov	r0, r6
 8007822:	3501      	adds	r5, #1
 8007824:	f005 fa98 	bl	800cd58 <put_memory>
 8007828:	42af      	cmp	r7, r5
 800782a:	60a4      	str	r4, [r4, #8]
 800782c:	f884 800c 	strb.w	r8, [r4, #12]
 8007830:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8007834:	d1f3      	bne.n	800781e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8007836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800783a:	4770      	bx	lr

0800783c <rmw_uxrce_init_init_options_impl_memory>:
 800783c:	b1e2      	cbz	r2, 8007878 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800783e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	7b05      	ldrb	r5, [r0, #12]
 8007844:	4606      	mov	r6, r0
 8007846:	b9ad      	cbnz	r5, 8007874 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8007848:	232c      	movs	r3, #44	; 0x2c
 800784a:	e9c0 5500 	strd	r5, r5, [r0]
 800784e:	6083      	str	r3, [r0, #8]
 8007850:	f240 1301 	movw	r3, #257	; 0x101
 8007854:	4617      	mov	r7, r2
 8007856:	8183      	strh	r3, [r0, #12]
 8007858:	460c      	mov	r4, r1
 800785a:	46a8      	mov	r8, r5
 800785c:	4621      	mov	r1, r4
 800785e:	4630      	mov	r0, r6
 8007860:	3501      	adds	r5, #1
 8007862:	f005 fa79 	bl	800cd58 <put_memory>
 8007866:	42af      	cmp	r7, r5
 8007868:	60a4      	str	r4, [r4, #8]
 800786a:	f884 800c 	strb.w	r8, [r4, #12]
 800786e:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 8007872:	d1f3      	bne.n	800785c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8007874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop

0800787c <rmw_uxrce_init_wait_set_memory>:
 800787c:	b1e2      	cbz	r2, 80078b8 <rmw_uxrce_init_wait_set_memory+0x3c>
 800787e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007882:	7b05      	ldrb	r5, [r0, #12]
 8007884:	4606      	mov	r6, r0
 8007886:	b9ad      	cbnz	r5, 80078b4 <rmw_uxrce_init_wait_set_memory+0x38>
 8007888:	231c      	movs	r3, #28
 800788a:	e9c0 5500 	strd	r5, r5, [r0]
 800788e:	6083      	str	r3, [r0, #8]
 8007890:	f240 1301 	movw	r3, #257	; 0x101
 8007894:	4617      	mov	r7, r2
 8007896:	8183      	strh	r3, [r0, #12]
 8007898:	460c      	mov	r4, r1
 800789a:	46a8      	mov	r8, r5
 800789c:	4621      	mov	r1, r4
 800789e:	4630      	mov	r0, r6
 80078a0:	3501      	adds	r5, #1
 80078a2:	f005 fa59 	bl	800cd58 <put_memory>
 80078a6:	42af      	cmp	r7, r5
 80078a8:	60a4      	str	r4, [r4, #8]
 80078aa:	f884 800c 	strb.w	r8, [r4, #12]
 80078ae:	f104 041c 	add.w	r4, r4, #28
 80078b2:	d1f3      	bne.n	800789c <rmw_uxrce_init_wait_set_memory+0x20>
 80078b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop

080078bc <rmw_uxrce_init_guard_condition_memory>:
 80078bc:	b1e2      	cbz	r2, 80078f8 <rmw_uxrce_init_guard_condition_memory+0x3c>
 80078be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c2:	7b05      	ldrb	r5, [r0, #12]
 80078c4:	4606      	mov	r6, r0
 80078c6:	b9ad      	cbnz	r5, 80078f4 <rmw_uxrce_init_guard_condition_memory+0x38>
 80078c8:	2320      	movs	r3, #32
 80078ca:	e9c0 5500 	strd	r5, r5, [r0]
 80078ce:	6083      	str	r3, [r0, #8]
 80078d0:	f240 1301 	movw	r3, #257	; 0x101
 80078d4:	4617      	mov	r7, r2
 80078d6:	8183      	strh	r3, [r0, #12]
 80078d8:	460c      	mov	r4, r1
 80078da:	46a8      	mov	r8, r5
 80078dc:	4621      	mov	r1, r4
 80078de:	4630      	mov	r0, r6
 80078e0:	3501      	adds	r5, #1
 80078e2:	f005 fa39 	bl	800cd58 <put_memory>
 80078e6:	42af      	cmp	r7, r5
 80078e8:	60a4      	str	r4, [r4, #8]
 80078ea:	f884 800c 	strb.w	r8, [r4, #12]
 80078ee:	f104 0420 	add.w	r4, r4, #32
 80078f2:	d1f3      	bne.n	80078dc <rmw_uxrce_init_guard_condition_memory+0x20>
 80078f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop

080078fc <rmw_uxrce_fini_session_memory>:
 80078fc:	4601      	mov	r1, r0
 80078fe:	4801      	ldr	r0, [pc, #4]	; (8007904 <rmw_uxrce_fini_session_memory+0x8>)
 8007900:	f005 ba2a 	b.w	800cd58 <put_memory>
 8007904:	2000d95c 	.word	0x2000d95c

08007908 <rmw_uxrce_fini_node_memory>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	4604      	mov	r4, r0
 800790c:	6800      	ldr	r0, [r0, #0]
 800790e:	b128      	cbz	r0, 800791c <rmw_uxrce_fini_node_memory+0x14>
 8007910:	4b07      	ldr	r3, [pc, #28]	; (8007930 <rmw_uxrce_fini_node_memory+0x28>)
 8007912:	6819      	ldr	r1, [r3, #0]
 8007914:	f7f8 fc5c 	bl	80001d0 <strcmp>
 8007918:	b940      	cbnz	r0, 800792c <rmw_uxrce_fini_node_memory+0x24>
 800791a:	6020      	str	r0, [r4, #0]
 800791c:	6861      	ldr	r1, [r4, #4]
 800791e:	b129      	cbz	r1, 800792c <rmw_uxrce_fini_node_memory+0x24>
 8007920:	2500      	movs	r5, #0
 8007922:	4804      	ldr	r0, [pc, #16]	; (8007934 <rmw_uxrce_fini_node_memory+0x2c>)
 8007924:	610d      	str	r5, [r1, #16]
 8007926:	f005 fa17 	bl	800cd58 <put_memory>
 800792a:	6065      	str	r5, [r4, #4]
 800792c:	bd38      	pop	{r3, r4, r5, pc}
 800792e:	bf00      	nop
 8007930:	0801199c 	.word	0x0801199c
 8007934:	2000d92c 	.word	0x2000d92c

08007938 <rmw_uxrce_fini_publisher_memory>:
 8007938:	b510      	push	{r4, lr}
 800793a:	4604      	mov	r4, r0
 800793c:	6800      	ldr	r0, [r0, #0]
 800793e:	b128      	cbz	r0, 800794c <rmw_uxrce_fini_publisher_memory+0x14>
 8007940:	4b06      	ldr	r3, [pc, #24]	; (800795c <rmw_uxrce_fini_publisher_memory+0x24>)
 8007942:	6819      	ldr	r1, [r3, #0]
 8007944:	f7f8 fc44 	bl	80001d0 <strcmp>
 8007948:	b938      	cbnz	r0, 800795a <rmw_uxrce_fini_publisher_memory+0x22>
 800794a:	6020      	str	r0, [r4, #0]
 800794c:	6861      	ldr	r1, [r4, #4]
 800794e:	b121      	cbz	r1, 800795a <rmw_uxrce_fini_publisher_memory+0x22>
 8007950:	4803      	ldr	r0, [pc, #12]	; (8007960 <rmw_uxrce_fini_publisher_memory+0x28>)
 8007952:	f005 fa01 	bl	800cd58 <put_memory>
 8007956:	2300      	movs	r3, #0
 8007958:	6063      	str	r3, [r4, #4]
 800795a:	bd10      	pop	{r4, pc}
 800795c:	0801199c 	.word	0x0801199c
 8007960:	2000d93c 	.word	0x2000d93c

08007964 <rmw_uxrce_fini_subscription_memory>:
 8007964:	b510      	push	{r4, lr}
 8007966:	4604      	mov	r4, r0
 8007968:	6800      	ldr	r0, [r0, #0]
 800796a:	b128      	cbz	r0, 8007978 <rmw_uxrce_fini_subscription_memory+0x14>
 800796c:	4b06      	ldr	r3, [pc, #24]	; (8007988 <rmw_uxrce_fini_subscription_memory+0x24>)
 800796e:	6819      	ldr	r1, [r3, #0]
 8007970:	f7f8 fc2e 	bl	80001d0 <strcmp>
 8007974:	b938      	cbnz	r0, 8007986 <rmw_uxrce_fini_subscription_memory+0x22>
 8007976:	6020      	str	r0, [r4, #0]
 8007978:	6861      	ldr	r1, [r4, #4]
 800797a:	b121      	cbz	r1, 8007986 <rmw_uxrce_fini_subscription_memory+0x22>
 800797c:	4803      	ldr	r0, [pc, #12]	; (800798c <rmw_uxrce_fini_subscription_memory+0x28>)
 800797e:	f005 f9eb 	bl	800cd58 <put_memory>
 8007982:	2300      	movs	r3, #0
 8007984:	6063      	str	r3, [r4, #4]
 8007986:	bd10      	pop	{r4, pc}
 8007988:	0801199c 	.word	0x0801199c
 800798c:	2000d97c 	.word	0x2000d97c

08007990 <rmw_uxrce_fini_service_memory>:
 8007990:	b510      	push	{r4, lr}
 8007992:	4604      	mov	r4, r0
 8007994:	6800      	ldr	r0, [r0, #0]
 8007996:	b128      	cbz	r0, 80079a4 <rmw_uxrce_fini_service_memory+0x14>
 8007998:	4b06      	ldr	r3, [pc, #24]	; (80079b4 <rmw_uxrce_fini_service_memory+0x24>)
 800799a:	6819      	ldr	r1, [r3, #0]
 800799c:	f7f8 fc18 	bl	80001d0 <strcmp>
 80079a0:	b938      	cbnz	r0, 80079b2 <rmw_uxrce_fini_service_memory+0x22>
 80079a2:	6020      	str	r0, [r4, #0]
 80079a4:	6861      	ldr	r1, [r4, #4]
 80079a6:	b121      	cbz	r1, 80079b2 <rmw_uxrce_fini_service_memory+0x22>
 80079a8:	4803      	ldr	r0, [pc, #12]	; (80079b8 <rmw_uxrce_fini_service_memory+0x28>)
 80079aa:	f005 f9d5 	bl	800cd58 <put_memory>
 80079ae:	2300      	movs	r3, #0
 80079b0:	6063      	str	r3, [r4, #4]
 80079b2:	bd10      	pop	{r4, pc}
 80079b4:	0801199c 	.word	0x0801199c
 80079b8:	2000d94c 	.word	0x2000d94c

080079bc <rmw_uxrce_fini_client_memory>:
 80079bc:	b510      	push	{r4, lr}
 80079be:	4604      	mov	r4, r0
 80079c0:	6800      	ldr	r0, [r0, #0]
 80079c2:	b128      	cbz	r0, 80079d0 <rmw_uxrce_fini_client_memory+0x14>
 80079c4:	4b06      	ldr	r3, [pc, #24]	; (80079e0 <rmw_uxrce_fini_client_memory+0x24>)
 80079c6:	6819      	ldr	r1, [r3, #0]
 80079c8:	f7f8 fc02 	bl	80001d0 <strcmp>
 80079cc:	b938      	cbnz	r0, 80079de <rmw_uxrce_fini_client_memory+0x22>
 80079ce:	6020      	str	r0, [r4, #0]
 80079d0:	6861      	ldr	r1, [r4, #4]
 80079d2:	b121      	cbz	r1, 80079de <rmw_uxrce_fini_client_memory+0x22>
 80079d4:	4803      	ldr	r0, [pc, #12]	; (80079e4 <rmw_uxrce_fini_client_memory+0x28>)
 80079d6:	f005 f9bf 	bl	800cd58 <put_memory>
 80079da:	2300      	movs	r3, #0
 80079dc:	6063      	str	r3, [r4, #4]
 80079de:	bd10      	pop	{r4, pc}
 80079e0:	0801199c 	.word	0x0801199c
 80079e4:	20009060 	.word	0x20009060

080079e8 <rmw_uxrce_fini_topic_memory>:
 80079e8:	b510      	push	{r4, lr}
 80079ea:	4604      	mov	r4, r0
 80079ec:	4621      	mov	r1, r4
 80079ee:	4803      	ldr	r0, [pc, #12]	; (80079fc <rmw_uxrce_fini_topic_memory+0x14>)
 80079f0:	f005 f9b2 	bl	800cd58 <put_memory>
 80079f4:	2300      	movs	r3, #0
 80079f6:	61a3      	str	r3, [r4, #24]
 80079f8:	bd10      	pop	{r4, pc}
 80079fa:	bf00      	nop
 80079fc:	2000d98c 	.word	0x2000d98c

08007a00 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8007a00:	b082      	sub	sp, #8
 8007a02:	b530      	push	{r4, r5, lr}
 8007a04:	4925      	ldr	r1, [pc, #148]	; (8007a9c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 8007a06:	680d      	ldr	r5, [r1, #0]
 8007a08:	ac03      	add	r4, sp, #12
 8007a0a:	e884 000c 	stmia.w	r4, {r2, r3}
 8007a0e:	461c      	mov	r4, r3
 8007a10:	2d00      	cmp	r5, #0
 8007a12:	d041      	beq.n	8007a98 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 8007a14:	462b      	mov	r3, r5
 8007a16:	2100      	movs	r1, #0
 8007a18:	689a      	ldr	r2, [r3, #8]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8007a20:	4290      	cmp	r0, r2
 8007a22:	bf08      	it	eq
 8007a24:	3101      	addeq	r1, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1f6      	bne.n	8007a18 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8007a2a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d029      	beq.n	8007a86 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8007a32:	d907      	bls.n	8007a44 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 8007a34:	2b03      	cmp	r3, #3
 8007a36:	d005      	beq.n	8007a44 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 8007a38:	2100      	movs	r1, #0
 8007a3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a3e:	4608      	mov	r0, r1
 8007a40:	b002      	add	sp, #8
 8007a42:	4770      	bx	lr
 8007a44:	b314      	cbz	r4, 8007a8c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8007a46:	428c      	cmp	r4, r1
 8007a48:	d820      	bhi.n	8007a8c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8007a4a:	2d00      	cmp	r5, #0
 8007a4c:	d0f4      	beq.n	8007a38 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8007a4e:	2100      	movs	r1, #0
 8007a50:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007a54:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8007a58:	e002      	b.n	8007a60 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 8007a5a:	686d      	ldr	r5, [r5, #4]
 8007a5c:	2d00      	cmp	r5, #0
 8007a5e:	d0ec      	beq.n	8007a3a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 8007a60:	68ab      	ldr	r3, [r5, #8]
 8007a62:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 8007a66:	4290      	cmp	r0, r2
 8007a68:	d1f7      	bne.n	8007a5a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 8007a6a:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8007a6e:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8007a72:	4562      	cmp	r2, ip
 8007a74:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8007a78:	eb73 0e04 	sbcs.w	lr, r3, r4
 8007a7c:	daed      	bge.n	8007a5a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 8007a7e:	4694      	mov	ip, r2
 8007a80:	461c      	mov	r4, r3
 8007a82:	4629      	mov	r1, r5
 8007a84:	e7e9      	b.n	8007a5a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 8007a86:	b10c      	cbz	r4, 8007a8c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8007a88:	428c      	cmp	r4, r1
 8007a8a:	d9d5      	bls.n	8007a38 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8007a8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a90:	4802      	ldr	r0, [pc, #8]	; (8007a9c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 8007a92:	b002      	add	sp, #8
 8007a94:	f005 b950 	b.w	800cd38 <get_memory>
 8007a98:	4629      	mov	r1, r5
 8007a9a:	e7c6      	b.n	8007a2a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8007a9c:	2000d96c 	.word	0x2000d96c

08007aa0 <run_xrce_session>:
 8007aa0:	b510      	push	{r4, lr}
 8007aa2:	788c      	ldrb	r4, [r1, #2]
 8007aa4:	b086      	sub	sp, #24
 8007aa6:	2c01      	cmp	r4, #1
 8007aa8:	f8ad 200e 	strh.w	r2, [sp, #14]
 8007aac:	d00c      	beq.n	8007ac8 <run_xrce_session+0x28>
 8007aae:	4619      	mov	r1, r3
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	f10d 020e 	add.w	r2, sp, #14
 8007ab8:	f10d 0317 	add.w	r3, sp, #23
 8007abc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8007ac0:	f001 ff7e 	bl	80099c0 <uxr_run_session_until_all_status>
 8007ac4:	b006      	add	sp, #24
 8007ac6:	bd10      	pop	{r4, pc}
 8007ac8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8007acc:	f001 fbcc 	bl	8009268 <uxr_flash_output_streams>
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	b006      	add	sp, #24
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	bf00      	nop

08007ad8 <convert_qos_profile>:
 8007ad8:	7a4a      	ldrb	r2, [r1, #9]
 8007ada:	f891 c008 	ldrb.w	ip, [r1, #8]
 8007ade:	2a02      	cmp	r2, #2
 8007ae0:	bf18      	it	ne
 8007ae2:	2200      	movne	r2, #0
 8007ae4:	7002      	strb	r2, [r0, #0]
 8007ae6:	780a      	ldrb	r2, [r1, #0]
 8007ae8:	8889      	ldrh	r1, [r1, #4]
 8007aea:	8081      	strh	r1, [r0, #4]
 8007aec:	f1ac 0c02 	sub.w	ip, ip, #2
 8007af0:	f1a2 0202 	sub.w	r2, r2, #2
 8007af4:	fabc fc8c 	clz	ip, ip
 8007af8:	fab2 f282 	clz	r2, r2
 8007afc:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8007b00:	0952      	lsrs	r2, r2, #5
 8007b02:	f880 c001 	strb.w	ip, [r0, #1]
 8007b06:	7082      	strb	r2, [r0, #2]
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop

08007b0c <generate_type_name>:
 8007b0c:	b530      	push	{r4, r5, lr}
 8007b0e:	2300      	movs	r3, #0
 8007b10:	700b      	strb	r3, [r1, #0]
 8007b12:	6803      	ldr	r3, [r0, #0]
 8007b14:	b087      	sub	sp, #28
 8007b16:	4614      	mov	r4, r2
 8007b18:	b1d3      	cbz	r3, 8007b50 <generate_type_name+0x44>
 8007b1a:	4a0f      	ldr	r2, [pc, #60]	; (8007b58 <generate_type_name+0x4c>)
 8007b1c:	4615      	mov	r5, r2
 8007b1e:	9203      	str	r2, [sp, #12]
 8007b20:	9500      	str	r5, [sp, #0]
 8007b22:	6842      	ldr	r2, [r0, #4]
 8007b24:	480d      	ldr	r0, [pc, #52]	; (8007b5c <generate_type_name+0x50>)
 8007b26:	9001      	str	r0, [sp, #4]
 8007b28:	4608      	mov	r0, r1
 8007b2a:	490d      	ldr	r1, [pc, #52]	; (8007b60 <generate_type_name+0x54>)
 8007b2c:	9204      	str	r2, [sp, #16]
 8007b2e:	9105      	str	r1, [sp, #20]
 8007b30:	9102      	str	r1, [sp, #8]
 8007b32:	4a0c      	ldr	r2, [pc, #48]	; (8007b64 <generate_type_name+0x58>)
 8007b34:	4621      	mov	r1, r4
 8007b36:	f008 fac9 	bl	80100cc <sniprintf>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	db05      	blt.n	8007b4a <generate_type_name+0x3e>
 8007b3e:	4284      	cmp	r4, r0
 8007b40:	bfd4      	ite	le
 8007b42:	2000      	movle	r0, #0
 8007b44:	2001      	movgt	r0, #1
 8007b46:	b007      	add	sp, #28
 8007b48:	bd30      	pop	{r4, r5, pc}
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	b007      	add	sp, #28
 8007b4e:	bd30      	pop	{r4, r5, pc}
 8007b50:	4b05      	ldr	r3, [pc, #20]	; (8007b68 <generate_type_name+0x5c>)
 8007b52:	4a01      	ldr	r2, [pc, #4]	; (8007b58 <generate_type_name+0x4c>)
 8007b54:	461d      	mov	r5, r3
 8007b56:	e7e2      	b.n	8007b1e <generate_type_name+0x12>
 8007b58:	080113a4 	.word	0x080113a4
 8007b5c:	080113bc 	.word	0x080113bc
 8007b60:	080113b8 	.word	0x080113b8
 8007b64:	080113a8 	.word	0x080113a8
 8007b68:	08011774 	.word	0x08011774

08007b6c <generate_topic_name>:
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	4614      	mov	r4, r2
 8007b72:	9000      	str	r0, [sp, #0]
 8007b74:	4b08      	ldr	r3, [pc, #32]	; (8007b98 <generate_topic_name+0x2c>)
 8007b76:	4a09      	ldr	r2, [pc, #36]	; (8007b9c <generate_topic_name+0x30>)
 8007b78:	4608      	mov	r0, r1
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	f008 faa6 	bl	80100cc <sniprintf>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	db05      	blt.n	8007b90 <generate_topic_name+0x24>
 8007b84:	4284      	cmp	r4, r0
 8007b86:	bfd4      	ite	le
 8007b88:	2000      	movle	r0, #0
 8007b8a:	2001      	movgt	r0, #1
 8007b8c:	b002      	add	sp, #8
 8007b8e:	bd10      	pop	{r4, pc}
 8007b90:	2000      	movs	r0, #0
 8007b92:	b002      	add	sp, #8
 8007b94:	bd10      	pop	{r4, pc}
 8007b96:	bf00      	nop
 8007b98:	080113c8 	.word	0x080113c8
 8007b9c:	080113c0 	.word	0x080113c0

08007ba0 <is_uxrce_rmw_identifier_valid>:
 8007ba0:	b510      	push	{r4, lr}
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	b140      	cbz	r0, 8007bb8 <is_uxrce_rmw_identifier_valid+0x18>
 8007ba6:	f005 f8eb 	bl	800cd80 <rmw_get_implementation_identifier>
 8007baa:	4601      	mov	r1, r0
 8007bac:	4620      	mov	r0, r4
 8007bae:	f7f8 fb0f 	bl	80001d0 <strcmp>
 8007bb2:	fab0 f080 	clz	r0, r0
 8007bb6:	0940      	lsrs	r0, r0, #5
 8007bb8:	bd10      	pop	{r4, pc}
 8007bba:	bf00      	nop

08007bbc <get_message_typesupport_handle>:
 8007bbc:	6883      	ldr	r3, [r0, #8]
 8007bbe:	4718      	bx	r3

08007bc0 <get_message_typesupport_handle_function>:
 8007bc0:	b510      	push	{r4, lr}
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	6800      	ldr	r0, [r0, #0]
 8007bc6:	f7f8 fb03 	bl	80001d0 <strcmp>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	bf0c      	ite	eq
 8007bce:	4620      	moveq	r0, r4
 8007bd0:	2000      	movne	r0, #0
 8007bd2:	bd10      	pop	{r4, pc}

08007bd4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8007bd4:	4b04      	ldr	r3, [pc, #16]	; (8007be8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	b10a      	cbz	r2, 8007bde <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8007bda:	4803      	ldr	r0, [pc, #12]	; (8007be8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007bdc:	4770      	bx	lr
 8007bde:	4a03      	ldr	r2, [pc, #12]	; (8007bec <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8007be0:	4801      	ldr	r0, [pc, #4]	; (8007be8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007be2:	6812      	ldr	r2, [r2, #0]
 8007be4:	601a      	str	r2, [r3, #0]
 8007be6:	4770      	bx	lr
 8007be8:	20000030 	.word	0x20000030
 8007bec:	200000ac 	.word	0x200000ac

08007bf0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8007bf0:	4a02      	ldr	r2, [pc, #8]	; (8007bfc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 8007bf2:	4b03      	ldr	r3, [pc, #12]	; (8007c00 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 8007bf4:	6812      	ldr	r2, [r2, #0]
 8007bf6:	601a      	str	r2, [r3, #0]
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	200000ac 	.word	0x200000ac
 8007c00:	20000030 	.word	0x20000030

08007c04 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 8007c04:	f005 bda0 	b.w	800d748 <std_msgs__msg__Int32__init>

08007c08 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 8007c08:	f005 bda2 	b.w	800d750 <std_msgs__msg__Int32__fini>

08007c0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8007c0c:	4b04      	ldr	r3, [pc, #16]	; (8007c20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	b10a      	cbz	r2, 8007c16 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8007c12:	4803      	ldr	r0, [pc, #12]	; (8007c20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007c14:	4770      	bx	lr
 8007c16:	4a03      	ldr	r2, [pc, #12]	; (8007c24 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8007c18:	4801      	ldr	r0, [pc, #4]	; (8007c20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8007c1a:	6812      	ldr	r2, [r2, #0]
 8007c1c:	601a      	str	r2, [r3, #0]
 8007c1e:	4770      	bx	lr
 8007c20:	20000078 	.word	0x20000078
 8007c24:	200000b0 	.word	0x200000b0

08007c28 <_Int32__max_serialized_size>:
 8007c28:	b508      	push	{r3, lr}
 8007c2a:	2104      	movs	r1, #4
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	f001 f807 	bl	8008c40 <ucdr_alignment>
 8007c32:	3004      	adds	r0, #4
 8007c34:	bd08      	pop	{r3, pc}
 8007c36:	bf00      	nop

08007c38 <_Int32__cdr_deserialize>:
 8007c38:	b109      	cbz	r1, 8007c3e <_Int32__cdr_deserialize+0x6>
 8007c3a:	f000 bf19 	b.w	8008a70 <ucdr_deserialize_int32_t>
 8007c3e:	4608      	mov	r0, r1
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop

08007c44 <get_serialized_size_std_msgs__msg__Int32>:
 8007c44:	b138      	cbz	r0, 8007c56 <get_serialized_size_std_msgs__msg__Int32+0x12>
 8007c46:	b508      	push	{r3, lr}
 8007c48:	460b      	mov	r3, r1
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	2104      	movs	r1, #4
 8007c4e:	f000 fff7 	bl	8008c40 <ucdr_alignment>
 8007c52:	3004      	adds	r0, #4
 8007c54:	bd08      	pop	{r3, pc}
 8007c56:	4770      	bx	lr

08007c58 <_Int32__cdr_serialize>:
 8007c58:	460a      	mov	r2, r1
 8007c5a:	b118      	cbz	r0, 8007c64 <_Int32__cdr_serialize+0xc>
 8007c5c:	6801      	ldr	r1, [r0, #0]
 8007c5e:	4610      	mov	r0, r2
 8007c60:	f000 be6e 	b.w	8008940 <ucdr_serialize_int32_t>
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop

08007c68 <_Int32__get_serialized_size>:
 8007c68:	b130      	cbz	r0, 8007c78 <_Int32__get_serialized_size+0x10>
 8007c6a:	b508      	push	{r3, lr}
 8007c6c:	2104      	movs	r1, #4
 8007c6e:	2000      	movs	r0, #0
 8007c70:	f000 ffe6 	bl	8008c40 <ucdr_alignment>
 8007c74:	3004      	adds	r0, #4
 8007c76:	bd08      	pop	{r3, pc}
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop

08007c7c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8007c7c:	4800      	ldr	r0, [pc, #0]	; (8007c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 8007c7e:	4770      	bx	lr
 8007c80:	20000084 	.word	0x20000084

08007c84 <ucdr_serialize_bool>:
 8007c84:	b538      	push	{r3, r4, r5, lr}
 8007c86:	460d      	mov	r5, r1
 8007c88:	2101      	movs	r1, #1
 8007c8a:	4604      	mov	r4, r0
 8007c8c:	f000 ff8c 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007c90:	b148      	cbz	r0, 8007ca6 <ucdr_serialize_bool+0x22>
 8007c92:	68a3      	ldr	r3, [r4, #8]
 8007c94:	701d      	strb	r5, [r3, #0]
 8007c96:	68a2      	ldr	r2, [r4, #8]
 8007c98:	6923      	ldr	r3, [r4, #16]
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	440a      	add	r2, r1
 8007c9e:	440b      	add	r3, r1
 8007ca0:	60a2      	str	r2, [r4, #8]
 8007ca2:	6123      	str	r3, [r4, #16]
 8007ca4:	7561      	strb	r1, [r4, #21]
 8007ca6:	7da0      	ldrb	r0, [r4, #22]
 8007ca8:	f080 0001 	eor.w	r0, r0, #1
 8007cac:	bd38      	pop	{r3, r4, r5, pc}
 8007cae:	bf00      	nop

08007cb0 <ucdr_deserialize_bool>:
 8007cb0:	b538      	push	{r3, r4, r5, lr}
 8007cb2:	460d      	mov	r5, r1
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	f000 ff76 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007cbc:	b160      	cbz	r0, 8007cd8 <ucdr_deserialize_bool+0x28>
 8007cbe:	68a2      	ldr	r2, [r4, #8]
 8007cc0:	6923      	ldr	r3, [r4, #16]
 8007cc2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007cc6:	3900      	subs	r1, #0
 8007cc8:	bf18      	it	ne
 8007cca:	2101      	movne	r1, #1
 8007ccc:	7029      	strb	r1, [r5, #0]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	2101      	movs	r1, #1
 8007cd2:	60a2      	str	r2, [r4, #8]
 8007cd4:	6123      	str	r3, [r4, #16]
 8007cd6:	7561      	strb	r1, [r4, #21]
 8007cd8:	7da0      	ldrb	r0, [r4, #22]
 8007cda:	f080 0001 	eor.w	r0, r0, #1
 8007cde:	bd38      	pop	{r3, r4, r5, pc}

08007ce0 <ucdr_serialize_uint8_t>:
 8007ce0:	b538      	push	{r3, r4, r5, lr}
 8007ce2:	460d      	mov	r5, r1
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	f000 ff5e 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007cec:	b148      	cbz	r0, 8007d02 <ucdr_serialize_uint8_t+0x22>
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	701d      	strb	r5, [r3, #0]
 8007cf2:	68a2      	ldr	r2, [r4, #8]
 8007cf4:	6923      	ldr	r3, [r4, #16]
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	440a      	add	r2, r1
 8007cfa:	440b      	add	r3, r1
 8007cfc:	60a2      	str	r2, [r4, #8]
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	7561      	strb	r1, [r4, #21]
 8007d02:	7da0      	ldrb	r0, [r4, #22]
 8007d04:	f080 0001 	eor.w	r0, r0, #1
 8007d08:	bd38      	pop	{r3, r4, r5, pc}
 8007d0a:	bf00      	nop

08007d0c <ucdr_deserialize_uint8_t>:
 8007d0c:	b538      	push	{r3, r4, r5, lr}
 8007d0e:	460d      	mov	r5, r1
 8007d10:	2101      	movs	r1, #1
 8007d12:	4604      	mov	r4, r0
 8007d14:	f000 ff48 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007d18:	b150      	cbz	r0, 8007d30 <ucdr_deserialize_uint8_t+0x24>
 8007d1a:	68a3      	ldr	r3, [r4, #8]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	702b      	strb	r3, [r5, #0]
 8007d20:	68a2      	ldr	r2, [r4, #8]
 8007d22:	6923      	ldr	r3, [r4, #16]
 8007d24:	2101      	movs	r1, #1
 8007d26:	440a      	add	r2, r1
 8007d28:	440b      	add	r3, r1
 8007d2a:	60a2      	str	r2, [r4, #8]
 8007d2c:	6123      	str	r3, [r4, #16]
 8007d2e:	7561      	strb	r1, [r4, #21]
 8007d30:	7da0      	ldrb	r0, [r4, #22]
 8007d32:	f080 0001 	eor.w	r0, r0, #1
 8007d36:	bd38      	pop	{r3, r4, r5, pc}

08007d38 <ucdr_serialize_uint16_t>:
 8007d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3c:	b082      	sub	sp, #8
 8007d3e:	460b      	mov	r3, r1
 8007d40:	2102      	movs	r1, #2
 8007d42:	4604      	mov	r4, r0
 8007d44:	f8ad 3006 	strh.w	r3, [sp, #6]
 8007d48:	f000 ff82 	bl	8008c50 <ucdr_buffer_alignment>
 8007d4c:	4601      	mov	r1, r0
 8007d4e:	4620      	mov	r0, r4
 8007d50:	7d67      	ldrb	r7, [r4, #21]
 8007d52:	f000 ffc1 	bl	8008cd8 <ucdr_advance_buffer>
 8007d56:	2102      	movs	r1, #2
 8007d58:	4620      	mov	r0, r4
 8007d5a:	f000 ff19 	bl	8008b90 <ucdr_check_buffer_available_for>
 8007d5e:	bb78      	cbnz	r0, 8007dc0 <ucdr_serialize_uint16_t+0x88>
 8007d60:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007d64:	42ab      	cmp	r3, r5
 8007d66:	d926      	bls.n	8007db6 <ucdr_serialize_uint16_t+0x7e>
 8007d68:	1b5e      	subs	r6, r3, r5
 8007d6a:	60a3      	str	r3, [r4, #8]
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	f1c6 0802 	rsb	r8, r6, #2
 8007d72:	4433      	add	r3, r6
 8007d74:	6123      	str	r3, [r4, #16]
 8007d76:	4641      	mov	r1, r8
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 ff15 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d03b      	beq.n	8007dfa <ucdr_serialize_uint16_t+0xc2>
 8007d82:	7d23      	ldrb	r3, [r4, #20]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d04a      	beq.n	8007e1e <ucdr_serialize_uint16_t+0xe6>
 8007d88:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007d8c:	702b      	strb	r3, [r5, #0]
 8007d8e:	2e00      	cmp	r6, #0
 8007d90:	d040      	beq.n	8007e14 <ucdr_serialize_uint16_t+0xdc>
 8007d92:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007d96:	706b      	strb	r3, [r5, #1]
 8007d98:	6923      	ldr	r3, [r4, #16]
 8007d9a:	68a2      	ldr	r2, [r4, #8]
 8007d9c:	7da0      	ldrb	r0, [r4, #22]
 8007d9e:	3302      	adds	r3, #2
 8007da0:	1b9e      	subs	r6, r3, r6
 8007da2:	4442      	add	r2, r8
 8007da4:	2302      	movs	r3, #2
 8007da6:	f080 0001 	eor.w	r0, r0, #1
 8007daa:	60a2      	str	r2, [r4, #8]
 8007dac:	6126      	str	r6, [r4, #16]
 8007dae:	7563      	strb	r3, [r4, #21]
 8007db0:	b002      	add	sp, #8
 8007db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db6:	2102      	movs	r1, #2
 8007db8:	4620      	mov	r0, r4
 8007dba:	f000 fef5 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007dbe:	b190      	cbz	r0, 8007de6 <ucdr_serialize_uint16_t+0xae>
 8007dc0:	7d23      	ldrb	r3, [r4, #20]
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	68a3      	ldr	r3, [r4, #8]
 8007dc6:	d014      	beq.n	8007df2 <ucdr_serialize_uint16_t+0xba>
 8007dc8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007dcc:	701a      	strb	r2, [r3, #0]
 8007dce:	68a3      	ldr	r3, [r4, #8]
 8007dd0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007dd4:	705a      	strb	r2, [r3, #1]
 8007dd6:	68a2      	ldr	r2, [r4, #8]
 8007dd8:	6923      	ldr	r3, [r4, #16]
 8007dda:	3202      	adds	r2, #2
 8007ddc:	3302      	adds	r3, #2
 8007dde:	2102      	movs	r1, #2
 8007de0:	60a2      	str	r2, [r4, #8]
 8007de2:	6123      	str	r3, [r4, #16]
 8007de4:	7561      	strb	r1, [r4, #21]
 8007de6:	7da0      	ldrb	r0, [r4, #22]
 8007de8:	f080 0001 	eor.w	r0, r0, #1
 8007dec:	b002      	add	sp, #8
 8007dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007df6:	801a      	strh	r2, [r3, #0]
 8007df8:	e7ed      	b.n	8007dd6 <ucdr_serialize_uint16_t+0x9e>
 8007dfa:	68a2      	ldr	r2, [r4, #8]
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	7da0      	ldrb	r0, [r4, #22]
 8007e00:	7567      	strb	r7, [r4, #21]
 8007e02:	1b92      	subs	r2, r2, r6
 8007e04:	1b9b      	subs	r3, r3, r6
 8007e06:	f080 0001 	eor.w	r0, r0, #1
 8007e0a:	60a2      	str	r2, [r4, #8]
 8007e0c:	6123      	str	r3, [r4, #16]
 8007e0e:	b002      	add	sp, #8
 8007e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e14:	68a3      	ldr	r3, [r4, #8]
 8007e16:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007e1a:	701a      	strb	r2, [r3, #0]
 8007e1c:	e7bc      	b.n	8007d98 <ucdr_serialize_uint16_t+0x60>
 8007e1e:	4628      	mov	r0, r5
 8007e20:	f10d 0506 	add.w	r5, sp, #6
 8007e24:	4629      	mov	r1, r5
 8007e26:	4632      	mov	r2, r6
 8007e28:	f008 fac8 	bl	80103bc <memcpy>
 8007e2c:	68a0      	ldr	r0, [r4, #8]
 8007e2e:	4642      	mov	r2, r8
 8007e30:	19a9      	adds	r1, r5, r6
 8007e32:	f008 fac3 	bl	80103bc <memcpy>
 8007e36:	e7af      	b.n	8007d98 <ucdr_serialize_uint16_t+0x60>

08007e38 <ucdr_serialize_endian_uint16_t>:
 8007e38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e3c:	b083      	sub	sp, #12
 8007e3e:	460d      	mov	r5, r1
 8007e40:	2102      	movs	r1, #2
 8007e42:	4604      	mov	r4, r0
 8007e44:	f8ad 2006 	strh.w	r2, [sp, #6]
 8007e48:	f000 ff02 	bl	8008c50 <ucdr_buffer_alignment>
 8007e4c:	4601      	mov	r1, r0
 8007e4e:	4620      	mov	r0, r4
 8007e50:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007e54:	f000 ff40 	bl	8008cd8 <ucdr_advance_buffer>
 8007e58:	2102      	movs	r1, #2
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fe98 	bl	8008b90 <ucdr_check_buffer_available_for>
 8007e60:	bb70      	cbnz	r0, 8007ec0 <ucdr_serialize_endian_uint16_t+0x88>
 8007e62:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8007e66:	42be      	cmp	r6, r7
 8007e68:	d925      	bls.n	8007eb6 <ucdr_serialize_endian_uint16_t+0x7e>
 8007e6a:	6923      	ldr	r3, [r4, #16]
 8007e6c:	60a6      	str	r6, [r4, #8]
 8007e6e:	1bf6      	subs	r6, r6, r7
 8007e70:	4433      	add	r3, r6
 8007e72:	f1c6 0902 	rsb	r9, r6, #2
 8007e76:	6123      	str	r3, [r4, #16]
 8007e78:	4649      	mov	r1, r9
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f000 fe94 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d039      	beq.n	8007ef8 <ucdr_serialize_endian_uint16_t+0xc0>
 8007e84:	2d01      	cmp	r5, #1
 8007e86:	d04a      	beq.n	8007f1e <ucdr_serialize_endian_uint16_t+0xe6>
 8007e88:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007e8c:	703b      	strb	r3, [r7, #0]
 8007e8e:	2e00      	cmp	r6, #0
 8007e90:	d040      	beq.n	8007f14 <ucdr_serialize_endian_uint16_t+0xdc>
 8007e92:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007e96:	707b      	strb	r3, [r7, #1]
 8007e98:	6923      	ldr	r3, [r4, #16]
 8007e9a:	68a2      	ldr	r2, [r4, #8]
 8007e9c:	7da0      	ldrb	r0, [r4, #22]
 8007e9e:	3302      	adds	r3, #2
 8007ea0:	444a      	add	r2, r9
 8007ea2:	1b9b      	subs	r3, r3, r6
 8007ea4:	2102      	movs	r1, #2
 8007ea6:	f080 0001 	eor.w	r0, r0, #1
 8007eaa:	60a2      	str	r2, [r4, #8]
 8007eac:	6123      	str	r3, [r4, #16]
 8007eae:	7561      	strb	r1, [r4, #21]
 8007eb0:	b003      	add	sp, #12
 8007eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eb6:	2102      	movs	r1, #2
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f000 fe75 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007ebe:	b188      	cbz	r0, 8007ee4 <ucdr_serialize_endian_uint16_t+0xac>
 8007ec0:	2d01      	cmp	r5, #1
 8007ec2:	68a3      	ldr	r3, [r4, #8]
 8007ec4:	d014      	beq.n	8007ef0 <ucdr_serialize_endian_uint16_t+0xb8>
 8007ec6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007eca:	701a      	strb	r2, [r3, #0]
 8007ecc:	68a3      	ldr	r3, [r4, #8]
 8007ece:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007ed2:	705a      	strb	r2, [r3, #1]
 8007ed4:	68a2      	ldr	r2, [r4, #8]
 8007ed6:	6923      	ldr	r3, [r4, #16]
 8007ed8:	3202      	adds	r2, #2
 8007eda:	3302      	adds	r3, #2
 8007edc:	2102      	movs	r1, #2
 8007ede:	60a2      	str	r2, [r4, #8]
 8007ee0:	6123      	str	r3, [r4, #16]
 8007ee2:	7561      	strb	r1, [r4, #21]
 8007ee4:	7da0      	ldrb	r0, [r4, #22]
 8007ee6:	f080 0001 	eor.w	r0, r0, #1
 8007eea:	b003      	add	sp, #12
 8007eec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ef0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007ef4:	801a      	strh	r2, [r3, #0]
 8007ef6:	e7ed      	b.n	8007ed4 <ucdr_serialize_endian_uint16_t+0x9c>
 8007ef8:	68a2      	ldr	r2, [r4, #8]
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	7da0      	ldrb	r0, [r4, #22]
 8007efe:	f884 8015 	strb.w	r8, [r4, #21]
 8007f02:	1b92      	subs	r2, r2, r6
 8007f04:	1b9b      	subs	r3, r3, r6
 8007f06:	f080 0001 	eor.w	r0, r0, #1
 8007f0a:	60a2      	str	r2, [r4, #8]
 8007f0c:	6123      	str	r3, [r4, #16]
 8007f0e:	b003      	add	sp, #12
 8007f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f14:	68a3      	ldr	r3, [r4, #8]
 8007f16:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007f1a:	701a      	strb	r2, [r3, #0]
 8007f1c:	e7bc      	b.n	8007e98 <ucdr_serialize_endian_uint16_t+0x60>
 8007f1e:	f10d 0506 	add.w	r5, sp, #6
 8007f22:	4629      	mov	r1, r5
 8007f24:	4632      	mov	r2, r6
 8007f26:	4638      	mov	r0, r7
 8007f28:	f008 fa48 	bl	80103bc <memcpy>
 8007f2c:	68a0      	ldr	r0, [r4, #8]
 8007f2e:	464a      	mov	r2, r9
 8007f30:	19a9      	adds	r1, r5, r6
 8007f32:	f008 fa43 	bl	80103bc <memcpy>
 8007f36:	e7af      	b.n	8007e98 <ucdr_serialize_endian_uint16_t+0x60>

08007f38 <ucdr_deserialize_uint16_t>:
 8007f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f3c:	460d      	mov	r5, r1
 8007f3e:	2102      	movs	r1, #2
 8007f40:	4604      	mov	r4, r0
 8007f42:	f000 fe85 	bl	8008c50 <ucdr_buffer_alignment>
 8007f46:	4601      	mov	r1, r0
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007f4e:	f000 fec3 	bl	8008cd8 <ucdr_advance_buffer>
 8007f52:	2102      	movs	r1, #2
 8007f54:	4620      	mov	r0, r4
 8007f56:	f000 fe1b 	bl	8008b90 <ucdr_check_buffer_available_for>
 8007f5a:	bb60      	cbnz	r0, 8007fb6 <ucdr_deserialize_uint16_t+0x7e>
 8007f5c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8007f60:	42be      	cmp	r6, r7
 8007f62:	d923      	bls.n	8007fac <ucdr_deserialize_uint16_t+0x74>
 8007f64:	6923      	ldr	r3, [r4, #16]
 8007f66:	60a6      	str	r6, [r4, #8]
 8007f68:	1bf6      	subs	r6, r6, r7
 8007f6a:	4433      	add	r3, r6
 8007f6c:	f1c6 0902 	rsb	r9, r6, #2
 8007f70:	6123      	str	r3, [r4, #16]
 8007f72:	4649      	mov	r1, r9
 8007f74:	4620      	mov	r0, r4
 8007f76:	f000 fe17 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d034      	beq.n	8007fe8 <ucdr_deserialize_uint16_t+0xb0>
 8007f7e:	7d23      	ldrb	r3, [r4, #20]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d042      	beq.n	800800a <ucdr_deserialize_uint16_t+0xd2>
 8007f84:	787b      	ldrb	r3, [r7, #1]
 8007f86:	702b      	strb	r3, [r5, #0]
 8007f88:	2e00      	cmp	r6, #0
 8007f8a:	d03a      	beq.n	8008002 <ucdr_deserialize_uint16_t+0xca>
 8007f8c:	783b      	ldrb	r3, [r7, #0]
 8007f8e:	706b      	strb	r3, [r5, #1]
 8007f90:	6923      	ldr	r3, [r4, #16]
 8007f92:	68a2      	ldr	r2, [r4, #8]
 8007f94:	7da0      	ldrb	r0, [r4, #22]
 8007f96:	2102      	movs	r1, #2
 8007f98:	3302      	adds	r3, #2
 8007f9a:	444a      	add	r2, r9
 8007f9c:	1b9b      	subs	r3, r3, r6
 8007f9e:	7561      	strb	r1, [r4, #21]
 8007fa0:	60a2      	str	r2, [r4, #8]
 8007fa2:	6123      	str	r3, [r4, #16]
 8007fa4:	f080 0001 	eor.w	r0, r0, #1
 8007fa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fac:	2102      	movs	r1, #2
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 fdfa 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8007fb4:	b180      	cbz	r0, 8007fd8 <ucdr_deserialize_uint16_t+0xa0>
 8007fb6:	7d23      	ldrb	r3, [r4, #20]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	68a3      	ldr	r3, [r4, #8]
 8007fbc:	d011      	beq.n	8007fe2 <ucdr_deserialize_uint16_t+0xaa>
 8007fbe:	785b      	ldrb	r3, [r3, #1]
 8007fc0:	702b      	strb	r3, [r5, #0]
 8007fc2:	68a3      	ldr	r3, [r4, #8]
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	706b      	strb	r3, [r5, #1]
 8007fc8:	68a2      	ldr	r2, [r4, #8]
 8007fca:	6923      	ldr	r3, [r4, #16]
 8007fcc:	3202      	adds	r2, #2
 8007fce:	3302      	adds	r3, #2
 8007fd0:	2102      	movs	r1, #2
 8007fd2:	60a2      	str	r2, [r4, #8]
 8007fd4:	6123      	str	r3, [r4, #16]
 8007fd6:	7561      	strb	r1, [r4, #21]
 8007fd8:	7da0      	ldrb	r0, [r4, #22]
 8007fda:	f080 0001 	eor.w	r0, r0, #1
 8007fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	802b      	strh	r3, [r5, #0]
 8007fe6:	e7ef      	b.n	8007fc8 <ucdr_deserialize_uint16_t+0x90>
 8007fe8:	68a2      	ldr	r2, [r4, #8]
 8007fea:	6923      	ldr	r3, [r4, #16]
 8007fec:	7da0      	ldrb	r0, [r4, #22]
 8007fee:	f884 8015 	strb.w	r8, [r4, #21]
 8007ff2:	1b92      	subs	r2, r2, r6
 8007ff4:	1b9b      	subs	r3, r3, r6
 8007ff6:	60a2      	str	r2, [r4, #8]
 8007ff8:	6123      	str	r3, [r4, #16]
 8007ffa:	f080 0001 	eor.w	r0, r0, #1
 8007ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	706b      	strb	r3, [r5, #1]
 8008008:	e7c2      	b.n	8007f90 <ucdr_deserialize_uint16_t+0x58>
 800800a:	4639      	mov	r1, r7
 800800c:	4632      	mov	r2, r6
 800800e:	4628      	mov	r0, r5
 8008010:	f008 f9d4 	bl	80103bc <memcpy>
 8008014:	68a1      	ldr	r1, [r4, #8]
 8008016:	464a      	mov	r2, r9
 8008018:	19a8      	adds	r0, r5, r6
 800801a:	f008 f9cf 	bl	80103bc <memcpy>
 800801e:	e7b7      	b.n	8007f90 <ucdr_deserialize_uint16_t+0x58>

08008020 <ucdr_deserialize_endian_uint16_t>:
 8008020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008024:	460e      	mov	r6, r1
 8008026:	2102      	movs	r1, #2
 8008028:	4604      	mov	r4, r0
 800802a:	4615      	mov	r5, r2
 800802c:	f000 fe10 	bl	8008c50 <ucdr_buffer_alignment>
 8008030:	4601      	mov	r1, r0
 8008032:	4620      	mov	r0, r4
 8008034:	f894 9015 	ldrb.w	r9, [r4, #21]
 8008038:	f000 fe4e 	bl	8008cd8 <ucdr_advance_buffer>
 800803c:	2102      	movs	r1, #2
 800803e:	4620      	mov	r0, r4
 8008040:	f000 fda6 	bl	8008b90 <ucdr_check_buffer_available_for>
 8008044:	bb70      	cbnz	r0, 80080a4 <ucdr_deserialize_endian_uint16_t+0x84>
 8008046:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800804a:	4547      	cmp	r7, r8
 800804c:	d925      	bls.n	800809a <ucdr_deserialize_endian_uint16_t+0x7a>
 800804e:	6923      	ldr	r3, [r4, #16]
 8008050:	60a7      	str	r7, [r4, #8]
 8008052:	eba7 0708 	sub.w	r7, r7, r8
 8008056:	443b      	add	r3, r7
 8008058:	f1c7 0a02 	rsb	sl, r7, #2
 800805c:	6123      	str	r3, [r4, #16]
 800805e:	4651      	mov	r1, sl
 8008060:	4620      	mov	r0, r4
 8008062:	f000 fda1 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008066:	2800      	cmp	r0, #0
 8008068:	d034      	beq.n	80080d4 <ucdr_deserialize_endian_uint16_t+0xb4>
 800806a:	2e01      	cmp	r6, #1
 800806c:	d043      	beq.n	80080f6 <ucdr_deserialize_endian_uint16_t+0xd6>
 800806e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008072:	702b      	strb	r3, [r5, #0]
 8008074:	2f00      	cmp	r7, #0
 8008076:	d03a      	beq.n	80080ee <ucdr_deserialize_endian_uint16_t+0xce>
 8008078:	f898 3000 	ldrb.w	r3, [r8]
 800807c:	706b      	strb	r3, [r5, #1]
 800807e:	6923      	ldr	r3, [r4, #16]
 8008080:	68a2      	ldr	r2, [r4, #8]
 8008082:	7da0      	ldrb	r0, [r4, #22]
 8008084:	2102      	movs	r1, #2
 8008086:	3302      	adds	r3, #2
 8008088:	4452      	add	r2, sl
 800808a:	1bdb      	subs	r3, r3, r7
 800808c:	7561      	strb	r1, [r4, #21]
 800808e:	60a2      	str	r2, [r4, #8]
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	f080 0001 	eor.w	r0, r0, #1
 8008096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800809a:	2102      	movs	r1, #2
 800809c:	4620      	mov	r0, r4
 800809e:	f000 fd83 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80080a2:	b178      	cbz	r0, 80080c4 <ucdr_deserialize_endian_uint16_t+0xa4>
 80080a4:	2e01      	cmp	r6, #1
 80080a6:	68a3      	ldr	r3, [r4, #8]
 80080a8:	d011      	beq.n	80080ce <ucdr_deserialize_endian_uint16_t+0xae>
 80080aa:	785b      	ldrb	r3, [r3, #1]
 80080ac:	702b      	strb	r3, [r5, #0]
 80080ae:	68a3      	ldr	r3, [r4, #8]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	706b      	strb	r3, [r5, #1]
 80080b4:	68a2      	ldr	r2, [r4, #8]
 80080b6:	6923      	ldr	r3, [r4, #16]
 80080b8:	3202      	adds	r2, #2
 80080ba:	3302      	adds	r3, #2
 80080bc:	2102      	movs	r1, #2
 80080be:	60a2      	str	r2, [r4, #8]
 80080c0:	6123      	str	r3, [r4, #16]
 80080c2:	7561      	strb	r1, [r4, #21]
 80080c4:	7da0      	ldrb	r0, [r4, #22]
 80080c6:	f080 0001 	eor.w	r0, r0, #1
 80080ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ce:	881b      	ldrh	r3, [r3, #0]
 80080d0:	802b      	strh	r3, [r5, #0]
 80080d2:	e7ef      	b.n	80080b4 <ucdr_deserialize_endian_uint16_t+0x94>
 80080d4:	68a2      	ldr	r2, [r4, #8]
 80080d6:	6923      	ldr	r3, [r4, #16]
 80080d8:	7da0      	ldrb	r0, [r4, #22]
 80080da:	f884 9015 	strb.w	r9, [r4, #21]
 80080de:	1bd2      	subs	r2, r2, r7
 80080e0:	1bdb      	subs	r3, r3, r7
 80080e2:	60a2      	str	r2, [r4, #8]
 80080e4:	6123      	str	r3, [r4, #16]
 80080e6:	f080 0001 	eor.w	r0, r0, #1
 80080ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ee:	68a3      	ldr	r3, [r4, #8]
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	706b      	strb	r3, [r5, #1]
 80080f4:	e7c3      	b.n	800807e <ucdr_deserialize_endian_uint16_t+0x5e>
 80080f6:	4641      	mov	r1, r8
 80080f8:	463a      	mov	r2, r7
 80080fa:	4628      	mov	r0, r5
 80080fc:	f008 f95e 	bl	80103bc <memcpy>
 8008100:	68a1      	ldr	r1, [r4, #8]
 8008102:	4652      	mov	r2, sl
 8008104:	19e8      	adds	r0, r5, r7
 8008106:	f008 f959 	bl	80103bc <memcpy>
 800810a:	e7b8      	b.n	800807e <ucdr_deserialize_endian_uint16_t+0x5e>

0800810c <ucdr_serialize_uint32_t>:
 800810c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008110:	b082      	sub	sp, #8
 8008112:	4604      	mov	r4, r0
 8008114:	9101      	str	r1, [sp, #4]
 8008116:	2104      	movs	r1, #4
 8008118:	f000 fd9a 	bl	8008c50 <ucdr_buffer_alignment>
 800811c:	4601      	mov	r1, r0
 800811e:	4620      	mov	r0, r4
 8008120:	7d67      	ldrb	r7, [r4, #21]
 8008122:	f000 fdd9 	bl	8008cd8 <ucdr_advance_buffer>
 8008126:	2104      	movs	r1, #4
 8008128:	4620      	mov	r0, r4
 800812a:	f000 fd31 	bl	8008b90 <ucdr_check_buffer_available_for>
 800812e:	2800      	cmp	r0, #0
 8008130:	d139      	bne.n	80081a6 <ucdr_serialize_uint32_t+0x9a>
 8008132:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008136:	42ab      	cmp	r3, r5
 8008138:	d930      	bls.n	800819c <ucdr_serialize_uint32_t+0x90>
 800813a:	1b5e      	subs	r6, r3, r5
 800813c:	60a3      	str	r3, [r4, #8]
 800813e:	6923      	ldr	r3, [r4, #16]
 8008140:	f1c6 0804 	rsb	r8, r6, #4
 8008144:	4433      	add	r3, r6
 8008146:	6123      	str	r3, [r4, #16]
 8008148:	4641      	mov	r1, r8
 800814a:	4620      	mov	r0, r4
 800814c:	f000 fd2c 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008150:	2800      	cmp	r0, #0
 8008152:	d04c      	beq.n	80081ee <ucdr_serialize_uint32_t+0xe2>
 8008154:	7d23      	ldrb	r3, [r4, #20]
 8008156:	2b01      	cmp	r3, #1
 8008158:	d063      	beq.n	8008222 <ucdr_serialize_uint32_t+0x116>
 800815a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800815e:	702b      	strb	r3, [r5, #0]
 8008160:	2e00      	cmp	r6, #0
 8008162:	d051      	beq.n	8008208 <ucdr_serialize_uint32_t+0xfc>
 8008164:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008168:	706b      	strb	r3, [r5, #1]
 800816a:	2e01      	cmp	r6, #1
 800816c:	d050      	beq.n	8008210 <ucdr_serialize_uint32_t+0x104>
 800816e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008172:	70ab      	strb	r3, [r5, #2]
 8008174:	2e02      	cmp	r6, #2
 8008176:	d04f      	beq.n	8008218 <ucdr_serialize_uint32_t+0x10c>
 8008178:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800817c:	70eb      	strb	r3, [r5, #3]
 800817e:	6923      	ldr	r3, [r4, #16]
 8008180:	68a2      	ldr	r2, [r4, #8]
 8008182:	7da0      	ldrb	r0, [r4, #22]
 8008184:	3304      	adds	r3, #4
 8008186:	1b9e      	subs	r6, r3, r6
 8008188:	4442      	add	r2, r8
 800818a:	2304      	movs	r3, #4
 800818c:	f080 0001 	eor.w	r0, r0, #1
 8008190:	60a2      	str	r2, [r4, #8]
 8008192:	6126      	str	r6, [r4, #16]
 8008194:	7563      	strb	r3, [r4, #21]
 8008196:	b002      	add	sp, #8
 8008198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800819c:	2104      	movs	r1, #4
 800819e:	4620      	mov	r0, r4
 80081a0:	f000 fd02 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80081a4:	b1d0      	cbz	r0, 80081dc <ucdr_serialize_uint32_t+0xd0>
 80081a6:	7d23      	ldrb	r3, [r4, #20]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	68a3      	ldr	r3, [r4, #8]
 80081ac:	d01c      	beq.n	80081e8 <ucdr_serialize_uint32_t+0xdc>
 80081ae:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80081b2:	701a      	strb	r2, [r3, #0]
 80081b4:	68a3      	ldr	r3, [r4, #8]
 80081b6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80081ba:	705a      	strb	r2, [r3, #1]
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80081c2:	709a      	strb	r2, [r3, #2]
 80081c4:	68a3      	ldr	r3, [r4, #8]
 80081c6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80081ca:	70da      	strb	r2, [r3, #3]
 80081cc:	68a2      	ldr	r2, [r4, #8]
 80081ce:	6923      	ldr	r3, [r4, #16]
 80081d0:	3204      	adds	r2, #4
 80081d2:	3304      	adds	r3, #4
 80081d4:	2104      	movs	r1, #4
 80081d6:	60a2      	str	r2, [r4, #8]
 80081d8:	6123      	str	r3, [r4, #16]
 80081da:	7561      	strb	r1, [r4, #21]
 80081dc:	7da0      	ldrb	r0, [r4, #22]
 80081de:	f080 0001 	eor.w	r0, r0, #1
 80081e2:	b002      	add	sp, #8
 80081e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e8:	9a01      	ldr	r2, [sp, #4]
 80081ea:	601a      	str	r2, [r3, #0]
 80081ec:	e7ee      	b.n	80081cc <ucdr_serialize_uint32_t+0xc0>
 80081ee:	68a2      	ldr	r2, [r4, #8]
 80081f0:	6923      	ldr	r3, [r4, #16]
 80081f2:	7da0      	ldrb	r0, [r4, #22]
 80081f4:	7567      	strb	r7, [r4, #21]
 80081f6:	1b92      	subs	r2, r2, r6
 80081f8:	1b9b      	subs	r3, r3, r6
 80081fa:	f080 0001 	eor.w	r0, r0, #1
 80081fe:	60a2      	str	r2, [r4, #8]
 8008200:	6123      	str	r3, [r4, #16]
 8008202:	b002      	add	sp, #8
 8008204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008208:	68a3      	ldr	r3, [r4, #8]
 800820a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800820e:	701a      	strb	r2, [r3, #0]
 8008210:	68a3      	ldr	r3, [r4, #8]
 8008212:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008216:	701a      	strb	r2, [r3, #0]
 8008218:	68a3      	ldr	r3, [r4, #8]
 800821a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800821e:	701a      	strb	r2, [r3, #0]
 8008220:	e7ad      	b.n	800817e <ucdr_serialize_uint32_t+0x72>
 8008222:	4628      	mov	r0, r5
 8008224:	ad01      	add	r5, sp, #4
 8008226:	4629      	mov	r1, r5
 8008228:	4632      	mov	r2, r6
 800822a:	f008 f8c7 	bl	80103bc <memcpy>
 800822e:	68a0      	ldr	r0, [r4, #8]
 8008230:	4642      	mov	r2, r8
 8008232:	19a9      	adds	r1, r5, r6
 8008234:	f008 f8c2 	bl	80103bc <memcpy>
 8008238:	e7a1      	b.n	800817e <ucdr_serialize_uint32_t+0x72>
 800823a:	bf00      	nop

0800823c <ucdr_serialize_endian_uint32_t>:
 800823c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008240:	b083      	sub	sp, #12
 8008242:	460d      	mov	r5, r1
 8008244:	2104      	movs	r1, #4
 8008246:	4604      	mov	r4, r0
 8008248:	9201      	str	r2, [sp, #4]
 800824a:	f000 fd01 	bl	8008c50 <ucdr_buffer_alignment>
 800824e:	4601      	mov	r1, r0
 8008250:	4620      	mov	r0, r4
 8008252:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008256:	f000 fd3f 	bl	8008cd8 <ucdr_advance_buffer>
 800825a:	2104      	movs	r1, #4
 800825c:	4620      	mov	r0, r4
 800825e:	f000 fc97 	bl	8008b90 <ucdr_check_buffer_available_for>
 8008262:	2800      	cmp	r0, #0
 8008264:	d138      	bne.n	80082d8 <ucdr_serialize_endian_uint32_t+0x9c>
 8008266:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800826a:	42b7      	cmp	r7, r6
 800826c:	d92f      	bls.n	80082ce <ucdr_serialize_endian_uint32_t+0x92>
 800826e:	6923      	ldr	r3, [r4, #16]
 8008270:	60a7      	str	r7, [r4, #8]
 8008272:	1bbf      	subs	r7, r7, r6
 8008274:	443b      	add	r3, r7
 8008276:	f1c7 0904 	rsb	r9, r7, #4
 800827a:	6123      	str	r3, [r4, #16]
 800827c:	4649      	mov	r1, r9
 800827e:	4620      	mov	r0, r4
 8008280:	f000 fc92 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008284:	2800      	cmp	r0, #0
 8008286:	d04a      	beq.n	800831e <ucdr_serialize_endian_uint32_t+0xe2>
 8008288:	2d01      	cmp	r5, #1
 800828a:	d063      	beq.n	8008354 <ucdr_serialize_endian_uint32_t+0x118>
 800828c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008290:	7033      	strb	r3, [r6, #0]
 8008292:	2f00      	cmp	r7, #0
 8008294:	d051      	beq.n	800833a <ucdr_serialize_endian_uint32_t+0xfe>
 8008296:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800829a:	7073      	strb	r3, [r6, #1]
 800829c:	2f01      	cmp	r7, #1
 800829e:	d050      	beq.n	8008342 <ucdr_serialize_endian_uint32_t+0x106>
 80082a0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80082a4:	70b3      	strb	r3, [r6, #2]
 80082a6:	2f02      	cmp	r7, #2
 80082a8:	d04f      	beq.n	800834a <ucdr_serialize_endian_uint32_t+0x10e>
 80082aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80082ae:	70f3      	strb	r3, [r6, #3]
 80082b0:	6923      	ldr	r3, [r4, #16]
 80082b2:	68a2      	ldr	r2, [r4, #8]
 80082b4:	7da0      	ldrb	r0, [r4, #22]
 80082b6:	3304      	adds	r3, #4
 80082b8:	444a      	add	r2, r9
 80082ba:	1bdb      	subs	r3, r3, r7
 80082bc:	2104      	movs	r1, #4
 80082be:	f080 0001 	eor.w	r0, r0, #1
 80082c2:	60a2      	str	r2, [r4, #8]
 80082c4:	6123      	str	r3, [r4, #16]
 80082c6:	7561      	strb	r1, [r4, #21]
 80082c8:	b003      	add	sp, #12
 80082ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082ce:	2104      	movs	r1, #4
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 fc69 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80082d6:	b1c8      	cbz	r0, 800830c <ucdr_serialize_endian_uint32_t+0xd0>
 80082d8:	2d01      	cmp	r5, #1
 80082da:	68a3      	ldr	r3, [r4, #8]
 80082dc:	d01c      	beq.n	8008318 <ucdr_serialize_endian_uint32_t+0xdc>
 80082de:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80082e2:	701a      	strb	r2, [r3, #0]
 80082e4:	68a3      	ldr	r3, [r4, #8]
 80082e6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80082ea:	705a      	strb	r2, [r3, #1]
 80082ec:	68a3      	ldr	r3, [r4, #8]
 80082ee:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80082f2:	709a      	strb	r2, [r3, #2]
 80082f4:	68a3      	ldr	r3, [r4, #8]
 80082f6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80082fa:	70da      	strb	r2, [r3, #3]
 80082fc:	68a2      	ldr	r2, [r4, #8]
 80082fe:	6923      	ldr	r3, [r4, #16]
 8008300:	3204      	adds	r2, #4
 8008302:	3304      	adds	r3, #4
 8008304:	2104      	movs	r1, #4
 8008306:	60a2      	str	r2, [r4, #8]
 8008308:	6123      	str	r3, [r4, #16]
 800830a:	7561      	strb	r1, [r4, #21]
 800830c:	7da0      	ldrb	r0, [r4, #22]
 800830e:	f080 0001 	eor.w	r0, r0, #1
 8008312:	b003      	add	sp, #12
 8008314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008318:	9a01      	ldr	r2, [sp, #4]
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	e7ee      	b.n	80082fc <ucdr_serialize_endian_uint32_t+0xc0>
 800831e:	68a2      	ldr	r2, [r4, #8]
 8008320:	6923      	ldr	r3, [r4, #16]
 8008322:	7da0      	ldrb	r0, [r4, #22]
 8008324:	f884 8015 	strb.w	r8, [r4, #21]
 8008328:	1bd2      	subs	r2, r2, r7
 800832a:	1bdb      	subs	r3, r3, r7
 800832c:	f080 0001 	eor.w	r0, r0, #1
 8008330:	60a2      	str	r2, [r4, #8]
 8008332:	6123      	str	r3, [r4, #16]
 8008334:	b003      	add	sp, #12
 8008336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800833a:	68a3      	ldr	r3, [r4, #8]
 800833c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008340:	701a      	strb	r2, [r3, #0]
 8008342:	68a3      	ldr	r3, [r4, #8]
 8008344:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008348:	701a      	strb	r2, [r3, #0]
 800834a:	68a3      	ldr	r3, [r4, #8]
 800834c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008350:	701a      	strb	r2, [r3, #0]
 8008352:	e7ad      	b.n	80082b0 <ucdr_serialize_endian_uint32_t+0x74>
 8008354:	ad01      	add	r5, sp, #4
 8008356:	4629      	mov	r1, r5
 8008358:	463a      	mov	r2, r7
 800835a:	4630      	mov	r0, r6
 800835c:	f008 f82e 	bl	80103bc <memcpy>
 8008360:	68a0      	ldr	r0, [r4, #8]
 8008362:	464a      	mov	r2, r9
 8008364:	19e9      	adds	r1, r5, r7
 8008366:	f008 f829 	bl	80103bc <memcpy>
 800836a:	e7a1      	b.n	80082b0 <ucdr_serialize_endian_uint32_t+0x74>

0800836c <ucdr_deserialize_uint32_t>:
 800836c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008370:	460d      	mov	r5, r1
 8008372:	2104      	movs	r1, #4
 8008374:	4604      	mov	r4, r0
 8008376:	f000 fc6b 	bl	8008c50 <ucdr_buffer_alignment>
 800837a:	4601      	mov	r1, r0
 800837c:	4620      	mov	r0, r4
 800837e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008382:	f000 fca9 	bl	8008cd8 <ucdr_advance_buffer>
 8008386:	2104      	movs	r1, #4
 8008388:	4620      	mov	r0, r4
 800838a:	f000 fc01 	bl	8008b90 <ucdr_check_buffer_available_for>
 800838e:	2800      	cmp	r0, #0
 8008390:	d138      	bne.n	8008404 <ucdr_deserialize_uint32_t+0x98>
 8008392:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8008396:	42b7      	cmp	r7, r6
 8008398:	d92f      	bls.n	80083fa <ucdr_deserialize_uint32_t+0x8e>
 800839a:	6923      	ldr	r3, [r4, #16]
 800839c:	60a7      	str	r7, [r4, #8]
 800839e:	1bbf      	subs	r7, r7, r6
 80083a0:	443b      	add	r3, r7
 80083a2:	f1c7 0904 	rsb	r9, r7, #4
 80083a6:	6123      	str	r3, [r4, #16]
 80083a8:	4649      	mov	r1, r9
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 fbfc 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d046      	beq.n	8008442 <ucdr_deserialize_uint32_t+0xd6>
 80083b4:	7d23      	ldrb	r3, [r4, #20]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d05c      	beq.n	8008474 <ucdr_deserialize_uint32_t+0x108>
 80083ba:	78f3      	ldrb	r3, [r6, #3]
 80083bc:	702b      	strb	r3, [r5, #0]
 80083be:	2f00      	cmp	r7, #0
 80083c0:	d04c      	beq.n	800845c <ucdr_deserialize_uint32_t+0xf0>
 80083c2:	78b3      	ldrb	r3, [r6, #2]
 80083c4:	706b      	strb	r3, [r5, #1]
 80083c6:	2f01      	cmp	r7, #1
 80083c8:	f105 0302 	add.w	r3, r5, #2
 80083cc:	d04a      	beq.n	8008464 <ucdr_deserialize_uint32_t+0xf8>
 80083ce:	7873      	ldrb	r3, [r6, #1]
 80083d0:	70ab      	strb	r3, [r5, #2]
 80083d2:	2f02      	cmp	r7, #2
 80083d4:	f105 0303 	add.w	r3, r5, #3
 80083d8:	d048      	beq.n	800846c <ucdr_deserialize_uint32_t+0x100>
 80083da:	7833      	ldrb	r3, [r6, #0]
 80083dc:	70eb      	strb	r3, [r5, #3]
 80083de:	6923      	ldr	r3, [r4, #16]
 80083e0:	68a2      	ldr	r2, [r4, #8]
 80083e2:	7da0      	ldrb	r0, [r4, #22]
 80083e4:	2104      	movs	r1, #4
 80083e6:	3304      	adds	r3, #4
 80083e8:	444a      	add	r2, r9
 80083ea:	1bdb      	subs	r3, r3, r7
 80083ec:	7561      	strb	r1, [r4, #21]
 80083ee:	60a2      	str	r2, [r4, #8]
 80083f0:	6123      	str	r3, [r4, #16]
 80083f2:	f080 0001 	eor.w	r0, r0, #1
 80083f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083fa:	2104      	movs	r1, #4
 80083fc:	4620      	mov	r0, r4
 80083fe:	f000 fbd3 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008402:	b1b0      	cbz	r0, 8008432 <ucdr_deserialize_uint32_t+0xc6>
 8008404:	7d23      	ldrb	r3, [r4, #20]
 8008406:	2b01      	cmp	r3, #1
 8008408:	68a3      	ldr	r3, [r4, #8]
 800840a:	d017      	beq.n	800843c <ucdr_deserialize_uint32_t+0xd0>
 800840c:	78db      	ldrb	r3, [r3, #3]
 800840e:	702b      	strb	r3, [r5, #0]
 8008410:	68a3      	ldr	r3, [r4, #8]
 8008412:	789b      	ldrb	r3, [r3, #2]
 8008414:	706b      	strb	r3, [r5, #1]
 8008416:	68a3      	ldr	r3, [r4, #8]
 8008418:	785b      	ldrb	r3, [r3, #1]
 800841a:	70ab      	strb	r3, [r5, #2]
 800841c:	68a3      	ldr	r3, [r4, #8]
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	70eb      	strb	r3, [r5, #3]
 8008422:	68a2      	ldr	r2, [r4, #8]
 8008424:	6923      	ldr	r3, [r4, #16]
 8008426:	3204      	adds	r2, #4
 8008428:	3304      	adds	r3, #4
 800842a:	2104      	movs	r1, #4
 800842c:	60a2      	str	r2, [r4, #8]
 800842e:	6123      	str	r3, [r4, #16]
 8008430:	7561      	strb	r1, [r4, #21]
 8008432:	7da0      	ldrb	r0, [r4, #22]
 8008434:	f080 0001 	eor.w	r0, r0, #1
 8008438:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	602b      	str	r3, [r5, #0]
 8008440:	e7ef      	b.n	8008422 <ucdr_deserialize_uint32_t+0xb6>
 8008442:	68a2      	ldr	r2, [r4, #8]
 8008444:	6923      	ldr	r3, [r4, #16]
 8008446:	7da0      	ldrb	r0, [r4, #22]
 8008448:	f884 8015 	strb.w	r8, [r4, #21]
 800844c:	1bd2      	subs	r2, r2, r7
 800844e:	1bdb      	subs	r3, r3, r7
 8008450:	60a2      	str	r2, [r4, #8]
 8008452:	6123      	str	r3, [r4, #16]
 8008454:	f080 0001 	eor.w	r0, r0, #1
 8008458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800845c:	68a3      	ldr	r3, [r4, #8]
 800845e:	789b      	ldrb	r3, [r3, #2]
 8008460:	706b      	strb	r3, [r5, #1]
 8008462:	1cab      	adds	r3, r5, #2
 8008464:	68a2      	ldr	r2, [r4, #8]
 8008466:	7852      	ldrb	r2, [r2, #1]
 8008468:	f803 2b01 	strb.w	r2, [r3], #1
 800846c:	68a2      	ldr	r2, [r4, #8]
 800846e:	7812      	ldrb	r2, [r2, #0]
 8008470:	701a      	strb	r2, [r3, #0]
 8008472:	e7b4      	b.n	80083de <ucdr_deserialize_uint32_t+0x72>
 8008474:	4631      	mov	r1, r6
 8008476:	463a      	mov	r2, r7
 8008478:	4628      	mov	r0, r5
 800847a:	f007 ff9f 	bl	80103bc <memcpy>
 800847e:	68a1      	ldr	r1, [r4, #8]
 8008480:	464a      	mov	r2, r9
 8008482:	19e8      	adds	r0, r5, r7
 8008484:	f007 ff9a 	bl	80103bc <memcpy>
 8008488:	e7a9      	b.n	80083de <ucdr_deserialize_uint32_t+0x72>
 800848a:	bf00      	nop

0800848c <ucdr_deserialize_endian_uint32_t>:
 800848c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	460e      	mov	r6, r1
 8008492:	2104      	movs	r1, #4
 8008494:	4604      	mov	r4, r0
 8008496:	4615      	mov	r5, r2
 8008498:	f000 fbda 	bl	8008c50 <ucdr_buffer_alignment>
 800849c:	4601      	mov	r1, r0
 800849e:	4620      	mov	r0, r4
 80084a0:	f894 9015 	ldrb.w	r9, [r4, #21]
 80084a4:	f000 fc18 	bl	8008cd8 <ucdr_advance_buffer>
 80084a8:	2104      	movs	r1, #4
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fb70 	bl	8008b90 <ucdr_check_buffer_available_for>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d13c      	bne.n	800852e <ucdr_deserialize_endian_uint32_t+0xa2>
 80084b4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 80084b8:	42bb      	cmp	r3, r7
 80084ba:	d933      	bls.n	8008524 <ucdr_deserialize_endian_uint32_t+0x98>
 80084bc:	eba3 0807 	sub.w	r8, r3, r7
 80084c0:	60a3      	str	r3, [r4, #8]
 80084c2:	6923      	ldr	r3, [r4, #16]
 80084c4:	f1c8 0a04 	rsb	sl, r8, #4
 80084c8:	4443      	add	r3, r8
 80084ca:	6123      	str	r3, [r4, #16]
 80084cc:	4651      	mov	r1, sl
 80084ce:	4620      	mov	r0, r4
 80084d0:	f000 fb6a 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d048      	beq.n	800856a <ucdr_deserialize_endian_uint32_t+0xde>
 80084d8:	2e01      	cmp	r6, #1
 80084da:	d061      	beq.n	80085a0 <ucdr_deserialize_endian_uint32_t+0x114>
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	702b      	strb	r3, [r5, #0]
 80084e0:	f1b8 0f00 	cmp.w	r8, #0
 80084e4:	d050      	beq.n	8008588 <ucdr_deserialize_endian_uint32_t+0xfc>
 80084e6:	78bb      	ldrb	r3, [r7, #2]
 80084e8:	706b      	strb	r3, [r5, #1]
 80084ea:	f1b8 0f01 	cmp.w	r8, #1
 80084ee:	f105 0302 	add.w	r3, r5, #2
 80084f2:	d04d      	beq.n	8008590 <ucdr_deserialize_endian_uint32_t+0x104>
 80084f4:	787b      	ldrb	r3, [r7, #1]
 80084f6:	70ab      	strb	r3, [r5, #2]
 80084f8:	f1b8 0f02 	cmp.w	r8, #2
 80084fc:	f105 0303 	add.w	r3, r5, #3
 8008500:	d04a      	beq.n	8008598 <ucdr_deserialize_endian_uint32_t+0x10c>
 8008502:	783b      	ldrb	r3, [r7, #0]
 8008504:	70eb      	strb	r3, [r5, #3]
 8008506:	6923      	ldr	r3, [r4, #16]
 8008508:	68a2      	ldr	r2, [r4, #8]
 800850a:	7da0      	ldrb	r0, [r4, #22]
 800850c:	2104      	movs	r1, #4
 800850e:	3304      	adds	r3, #4
 8008510:	4452      	add	r2, sl
 8008512:	eba3 0308 	sub.w	r3, r3, r8
 8008516:	7561      	strb	r1, [r4, #21]
 8008518:	60a2      	str	r2, [r4, #8]
 800851a:	6123      	str	r3, [r4, #16]
 800851c:	f080 0001 	eor.w	r0, r0, #1
 8008520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008524:	2104      	movs	r1, #4
 8008526:	4620      	mov	r0, r4
 8008528:	f000 fb3e 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 800852c:	b1a8      	cbz	r0, 800855a <ucdr_deserialize_endian_uint32_t+0xce>
 800852e:	2e01      	cmp	r6, #1
 8008530:	68a3      	ldr	r3, [r4, #8]
 8008532:	d017      	beq.n	8008564 <ucdr_deserialize_endian_uint32_t+0xd8>
 8008534:	78db      	ldrb	r3, [r3, #3]
 8008536:	702b      	strb	r3, [r5, #0]
 8008538:	68a3      	ldr	r3, [r4, #8]
 800853a:	789b      	ldrb	r3, [r3, #2]
 800853c:	706b      	strb	r3, [r5, #1]
 800853e:	68a3      	ldr	r3, [r4, #8]
 8008540:	785b      	ldrb	r3, [r3, #1]
 8008542:	70ab      	strb	r3, [r5, #2]
 8008544:	68a3      	ldr	r3, [r4, #8]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	70eb      	strb	r3, [r5, #3]
 800854a:	68a2      	ldr	r2, [r4, #8]
 800854c:	6923      	ldr	r3, [r4, #16]
 800854e:	3204      	adds	r2, #4
 8008550:	3304      	adds	r3, #4
 8008552:	2104      	movs	r1, #4
 8008554:	60a2      	str	r2, [r4, #8]
 8008556:	6123      	str	r3, [r4, #16]
 8008558:	7561      	strb	r1, [r4, #21]
 800855a:	7da0      	ldrb	r0, [r4, #22]
 800855c:	f080 0001 	eor.w	r0, r0, #1
 8008560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	602b      	str	r3, [r5, #0]
 8008568:	e7ef      	b.n	800854a <ucdr_deserialize_endian_uint32_t+0xbe>
 800856a:	68a2      	ldr	r2, [r4, #8]
 800856c:	6923      	ldr	r3, [r4, #16]
 800856e:	7da0      	ldrb	r0, [r4, #22]
 8008570:	f884 9015 	strb.w	r9, [r4, #21]
 8008574:	eba2 0208 	sub.w	r2, r2, r8
 8008578:	eba3 0308 	sub.w	r3, r3, r8
 800857c:	60a2      	str	r2, [r4, #8]
 800857e:	6123      	str	r3, [r4, #16]
 8008580:	f080 0001 	eor.w	r0, r0, #1
 8008584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008588:	68a3      	ldr	r3, [r4, #8]
 800858a:	789b      	ldrb	r3, [r3, #2]
 800858c:	706b      	strb	r3, [r5, #1]
 800858e:	1cab      	adds	r3, r5, #2
 8008590:	68a2      	ldr	r2, [r4, #8]
 8008592:	7852      	ldrb	r2, [r2, #1]
 8008594:	f803 2b01 	strb.w	r2, [r3], #1
 8008598:	68a2      	ldr	r2, [r4, #8]
 800859a:	7812      	ldrb	r2, [r2, #0]
 800859c:	701a      	strb	r2, [r3, #0]
 800859e:	e7b2      	b.n	8008506 <ucdr_deserialize_endian_uint32_t+0x7a>
 80085a0:	4639      	mov	r1, r7
 80085a2:	4642      	mov	r2, r8
 80085a4:	4628      	mov	r0, r5
 80085a6:	f007 ff09 	bl	80103bc <memcpy>
 80085aa:	68a1      	ldr	r1, [r4, #8]
 80085ac:	4652      	mov	r2, sl
 80085ae:	eb05 0008 	add.w	r0, r5, r8
 80085b2:	f007 ff03 	bl	80103bc <memcpy>
 80085b6:	e7a6      	b.n	8008506 <ucdr_deserialize_endian_uint32_t+0x7a>

080085b8 <ucdr_serialize_uint64_t>:
 80085b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085bc:	2108      	movs	r1, #8
 80085be:	b082      	sub	sp, #8
 80085c0:	4604      	mov	r4, r0
 80085c2:	e9cd 2300 	strd	r2, r3, [sp]
 80085c6:	f000 fb43 	bl	8008c50 <ucdr_buffer_alignment>
 80085ca:	4601      	mov	r1, r0
 80085cc:	4620      	mov	r0, r4
 80085ce:	7d67      	ldrb	r7, [r4, #21]
 80085d0:	f000 fb82 	bl	8008cd8 <ucdr_advance_buffer>
 80085d4:	2108      	movs	r1, #8
 80085d6:	4620      	mov	r0, r4
 80085d8:	f000 fada 	bl	8008b90 <ucdr_check_buffer_available_for>
 80085dc:	2800      	cmp	r0, #0
 80085de:	d14e      	bne.n	800867e <ucdr_serialize_uint64_t+0xc6>
 80085e0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80085e4:	42ab      	cmp	r3, r5
 80085e6:	d945      	bls.n	8008674 <ucdr_serialize_uint64_t+0xbc>
 80085e8:	1b5e      	subs	r6, r3, r5
 80085ea:	60a3      	str	r3, [r4, #8]
 80085ec:	6923      	ldr	r3, [r4, #16]
 80085ee:	f1c6 0808 	rsb	r8, r6, #8
 80085f2:	4433      	add	r3, r6
 80085f4:	6123      	str	r3, [r4, #16]
 80085f6:	4641      	mov	r1, r8
 80085f8:	4620      	mov	r0, r4
 80085fa:	f000 fad5 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d074      	beq.n	80086ec <ucdr_serialize_uint64_t+0x134>
 8008602:	7d23      	ldrb	r3, [r4, #20]
 8008604:	2b01      	cmp	r3, #1
 8008606:	f000 809b 	beq.w	8008740 <ucdr_serialize_uint64_t+0x188>
 800860a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800860e:	702b      	strb	r3, [r5, #0]
 8008610:	2e00      	cmp	r6, #0
 8008612:	d078      	beq.n	8008706 <ucdr_serialize_uint64_t+0x14e>
 8008614:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008618:	706b      	strb	r3, [r5, #1]
 800861a:	2e01      	cmp	r6, #1
 800861c:	d077      	beq.n	800870e <ucdr_serialize_uint64_t+0x156>
 800861e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008622:	70ab      	strb	r3, [r5, #2]
 8008624:	2e02      	cmp	r6, #2
 8008626:	d076      	beq.n	8008716 <ucdr_serialize_uint64_t+0x15e>
 8008628:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800862c:	70eb      	strb	r3, [r5, #3]
 800862e:	2e03      	cmp	r6, #3
 8008630:	d075      	beq.n	800871e <ucdr_serialize_uint64_t+0x166>
 8008632:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008636:	712b      	strb	r3, [r5, #4]
 8008638:	2e04      	cmp	r6, #4
 800863a:	d074      	beq.n	8008726 <ucdr_serialize_uint64_t+0x16e>
 800863c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8008640:	716b      	strb	r3, [r5, #5]
 8008642:	2e05      	cmp	r6, #5
 8008644:	d073      	beq.n	800872e <ucdr_serialize_uint64_t+0x176>
 8008646:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800864a:	71ab      	strb	r3, [r5, #6]
 800864c:	2e06      	cmp	r6, #6
 800864e:	d072      	beq.n	8008736 <ucdr_serialize_uint64_t+0x17e>
 8008650:	f89d 3000 	ldrb.w	r3, [sp]
 8008654:	71eb      	strb	r3, [r5, #7]
 8008656:	6923      	ldr	r3, [r4, #16]
 8008658:	68a2      	ldr	r2, [r4, #8]
 800865a:	7da0      	ldrb	r0, [r4, #22]
 800865c:	3308      	adds	r3, #8
 800865e:	1b9e      	subs	r6, r3, r6
 8008660:	4442      	add	r2, r8
 8008662:	2308      	movs	r3, #8
 8008664:	f080 0001 	eor.w	r0, r0, #1
 8008668:	60a2      	str	r2, [r4, #8]
 800866a:	6126      	str	r6, [r4, #16]
 800866c:	7563      	strb	r3, [r4, #21]
 800866e:	b002      	add	sp, #8
 8008670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008674:	2108      	movs	r1, #8
 8008676:	4620      	mov	r0, r4
 8008678:	f000 fa96 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 800867c:	b350      	cbz	r0, 80086d4 <ucdr_serialize_uint64_t+0x11c>
 800867e:	7d23      	ldrb	r3, [r4, #20]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d02d      	beq.n	80086e0 <ucdr_serialize_uint64_t+0x128>
 8008684:	68a3      	ldr	r3, [r4, #8]
 8008686:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800868a:	701a      	strb	r2, [r3, #0]
 800868c:	68a3      	ldr	r3, [r4, #8]
 800868e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008692:	705a      	strb	r2, [r3, #1]
 8008694:	68a3      	ldr	r3, [r4, #8]
 8008696:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800869a:	709a      	strb	r2, [r3, #2]
 800869c:	68a3      	ldr	r3, [r4, #8]
 800869e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80086a2:	70da      	strb	r2, [r3, #3]
 80086a4:	68a3      	ldr	r3, [r4, #8]
 80086a6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80086aa:	711a      	strb	r2, [r3, #4]
 80086ac:	68a3      	ldr	r3, [r4, #8]
 80086ae:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80086b2:	715a      	strb	r2, [r3, #5]
 80086b4:	68a3      	ldr	r3, [r4, #8]
 80086b6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80086ba:	719a      	strb	r2, [r3, #6]
 80086bc:	68a3      	ldr	r3, [r4, #8]
 80086be:	f89d 2000 	ldrb.w	r2, [sp]
 80086c2:	71da      	strb	r2, [r3, #7]
 80086c4:	68a2      	ldr	r2, [r4, #8]
 80086c6:	6923      	ldr	r3, [r4, #16]
 80086c8:	3208      	adds	r2, #8
 80086ca:	3308      	adds	r3, #8
 80086cc:	2108      	movs	r1, #8
 80086ce:	60a2      	str	r2, [r4, #8]
 80086d0:	6123      	str	r3, [r4, #16]
 80086d2:	7561      	strb	r1, [r4, #21]
 80086d4:	7da0      	ldrb	r0, [r4, #22]
 80086d6:	f080 0001 	eor.w	r0, r0, #1
 80086da:	b002      	add	sp, #8
 80086dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e0:	466b      	mov	r3, sp
 80086e2:	cb03      	ldmia	r3!, {r0, r1}
 80086e4:	68a3      	ldr	r3, [r4, #8]
 80086e6:	6018      	str	r0, [r3, #0]
 80086e8:	6059      	str	r1, [r3, #4]
 80086ea:	e7eb      	b.n	80086c4 <ucdr_serialize_uint64_t+0x10c>
 80086ec:	68a2      	ldr	r2, [r4, #8]
 80086ee:	6923      	ldr	r3, [r4, #16]
 80086f0:	7da0      	ldrb	r0, [r4, #22]
 80086f2:	7567      	strb	r7, [r4, #21]
 80086f4:	1b92      	subs	r2, r2, r6
 80086f6:	1b9b      	subs	r3, r3, r6
 80086f8:	f080 0001 	eor.w	r0, r0, #1
 80086fc:	60a2      	str	r2, [r4, #8]
 80086fe:	6123      	str	r3, [r4, #16]
 8008700:	b002      	add	sp, #8
 8008702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008706:	68a3      	ldr	r3, [r4, #8]
 8008708:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800870c:	701a      	strb	r2, [r3, #0]
 800870e:	68a3      	ldr	r3, [r4, #8]
 8008710:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	68a3      	ldr	r3, [r4, #8]
 8008718:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800871c:	701a      	strb	r2, [r3, #0]
 800871e:	68a3      	ldr	r3, [r4, #8]
 8008720:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8008724:	701a      	strb	r2, [r3, #0]
 8008726:	68a3      	ldr	r3, [r4, #8]
 8008728:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	68a3      	ldr	r3, [r4, #8]
 8008730:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8008734:	701a      	strb	r2, [r3, #0]
 8008736:	68a3      	ldr	r3, [r4, #8]
 8008738:	f89d 2000 	ldrb.w	r2, [sp]
 800873c:	701a      	strb	r2, [r3, #0]
 800873e:	e78a      	b.n	8008656 <ucdr_serialize_uint64_t+0x9e>
 8008740:	4628      	mov	r0, r5
 8008742:	466d      	mov	r5, sp
 8008744:	4629      	mov	r1, r5
 8008746:	4632      	mov	r2, r6
 8008748:	f007 fe38 	bl	80103bc <memcpy>
 800874c:	68a0      	ldr	r0, [r4, #8]
 800874e:	4642      	mov	r2, r8
 8008750:	19a9      	adds	r1, r5, r6
 8008752:	f007 fe33 	bl	80103bc <memcpy>
 8008756:	e77e      	b.n	8008656 <ucdr_serialize_uint64_t+0x9e>

08008758 <ucdr_serialize_int16_t>:
 8008758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800875c:	b082      	sub	sp, #8
 800875e:	460b      	mov	r3, r1
 8008760:	2102      	movs	r1, #2
 8008762:	4604      	mov	r4, r0
 8008764:	f8ad 3006 	strh.w	r3, [sp, #6]
 8008768:	f000 fa72 	bl	8008c50 <ucdr_buffer_alignment>
 800876c:	4601      	mov	r1, r0
 800876e:	4620      	mov	r0, r4
 8008770:	7d67      	ldrb	r7, [r4, #21]
 8008772:	f000 fab1 	bl	8008cd8 <ucdr_advance_buffer>
 8008776:	2102      	movs	r1, #2
 8008778:	4620      	mov	r0, r4
 800877a:	f000 fa09 	bl	8008b90 <ucdr_check_buffer_available_for>
 800877e:	bb78      	cbnz	r0, 80087e0 <ucdr_serialize_int16_t+0x88>
 8008780:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8008784:	42ab      	cmp	r3, r5
 8008786:	d926      	bls.n	80087d6 <ucdr_serialize_int16_t+0x7e>
 8008788:	1b5e      	subs	r6, r3, r5
 800878a:	60a3      	str	r3, [r4, #8]
 800878c:	6923      	ldr	r3, [r4, #16]
 800878e:	f1c6 0802 	rsb	r8, r6, #2
 8008792:	4433      	add	r3, r6
 8008794:	6123      	str	r3, [r4, #16]
 8008796:	4641      	mov	r1, r8
 8008798:	4620      	mov	r0, r4
 800879a:	f000 fa05 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d03b      	beq.n	800881a <ucdr_serialize_int16_t+0xc2>
 80087a2:	7d23      	ldrb	r3, [r4, #20]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d04a      	beq.n	800883e <ucdr_serialize_int16_t+0xe6>
 80087a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80087ac:	702b      	strb	r3, [r5, #0]
 80087ae:	2e00      	cmp	r6, #0
 80087b0:	d040      	beq.n	8008834 <ucdr_serialize_int16_t+0xdc>
 80087b2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80087b6:	706b      	strb	r3, [r5, #1]
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	68a2      	ldr	r2, [r4, #8]
 80087bc:	7da0      	ldrb	r0, [r4, #22]
 80087be:	3302      	adds	r3, #2
 80087c0:	1b9e      	subs	r6, r3, r6
 80087c2:	4442      	add	r2, r8
 80087c4:	2302      	movs	r3, #2
 80087c6:	f080 0001 	eor.w	r0, r0, #1
 80087ca:	60a2      	str	r2, [r4, #8]
 80087cc:	6126      	str	r6, [r4, #16]
 80087ce:	7563      	strb	r3, [r4, #21]
 80087d0:	b002      	add	sp, #8
 80087d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087d6:	2102      	movs	r1, #2
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 f9e5 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80087de:	b190      	cbz	r0, 8008806 <ucdr_serialize_int16_t+0xae>
 80087e0:	7d23      	ldrb	r3, [r4, #20]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	68a3      	ldr	r3, [r4, #8]
 80087e6:	d014      	beq.n	8008812 <ucdr_serialize_int16_t+0xba>
 80087e8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80087ec:	701a      	strb	r2, [r3, #0]
 80087ee:	68a3      	ldr	r3, [r4, #8]
 80087f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80087f4:	705a      	strb	r2, [r3, #1]
 80087f6:	68a2      	ldr	r2, [r4, #8]
 80087f8:	6923      	ldr	r3, [r4, #16]
 80087fa:	3202      	adds	r2, #2
 80087fc:	3302      	adds	r3, #2
 80087fe:	2102      	movs	r1, #2
 8008800:	60a2      	str	r2, [r4, #8]
 8008802:	6123      	str	r3, [r4, #16]
 8008804:	7561      	strb	r1, [r4, #21]
 8008806:	7da0      	ldrb	r0, [r4, #22]
 8008808:	f080 0001 	eor.w	r0, r0, #1
 800880c:	b002      	add	sp, #8
 800880e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008812:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008816:	801a      	strh	r2, [r3, #0]
 8008818:	e7ed      	b.n	80087f6 <ucdr_serialize_int16_t+0x9e>
 800881a:	68a2      	ldr	r2, [r4, #8]
 800881c:	6923      	ldr	r3, [r4, #16]
 800881e:	7da0      	ldrb	r0, [r4, #22]
 8008820:	7567      	strb	r7, [r4, #21]
 8008822:	1b92      	subs	r2, r2, r6
 8008824:	1b9b      	subs	r3, r3, r6
 8008826:	f080 0001 	eor.w	r0, r0, #1
 800882a:	60a2      	str	r2, [r4, #8]
 800882c:	6123      	str	r3, [r4, #16]
 800882e:	b002      	add	sp, #8
 8008830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008834:	68a3      	ldr	r3, [r4, #8]
 8008836:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800883a:	701a      	strb	r2, [r3, #0]
 800883c:	e7bc      	b.n	80087b8 <ucdr_serialize_int16_t+0x60>
 800883e:	4628      	mov	r0, r5
 8008840:	f10d 0506 	add.w	r5, sp, #6
 8008844:	4629      	mov	r1, r5
 8008846:	4632      	mov	r2, r6
 8008848:	f007 fdb8 	bl	80103bc <memcpy>
 800884c:	68a0      	ldr	r0, [r4, #8]
 800884e:	4642      	mov	r2, r8
 8008850:	19a9      	adds	r1, r5, r6
 8008852:	f007 fdb3 	bl	80103bc <memcpy>
 8008856:	e7af      	b.n	80087b8 <ucdr_serialize_int16_t+0x60>

08008858 <ucdr_deserialize_int16_t>:
 8008858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800885c:	460d      	mov	r5, r1
 800885e:	2102      	movs	r1, #2
 8008860:	4604      	mov	r4, r0
 8008862:	f000 f9f5 	bl	8008c50 <ucdr_buffer_alignment>
 8008866:	4601      	mov	r1, r0
 8008868:	4620      	mov	r0, r4
 800886a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800886e:	f000 fa33 	bl	8008cd8 <ucdr_advance_buffer>
 8008872:	2102      	movs	r1, #2
 8008874:	4620      	mov	r0, r4
 8008876:	f000 f98b 	bl	8008b90 <ucdr_check_buffer_available_for>
 800887a:	bb60      	cbnz	r0, 80088d6 <ucdr_deserialize_int16_t+0x7e>
 800887c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8008880:	42be      	cmp	r6, r7
 8008882:	d923      	bls.n	80088cc <ucdr_deserialize_int16_t+0x74>
 8008884:	6923      	ldr	r3, [r4, #16]
 8008886:	60a6      	str	r6, [r4, #8]
 8008888:	1bf6      	subs	r6, r6, r7
 800888a:	4433      	add	r3, r6
 800888c:	f1c6 0902 	rsb	r9, r6, #2
 8008890:	6123      	str	r3, [r4, #16]
 8008892:	4649      	mov	r1, r9
 8008894:	4620      	mov	r0, r4
 8008896:	f000 f987 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 800889a:	2800      	cmp	r0, #0
 800889c:	d034      	beq.n	8008908 <ucdr_deserialize_int16_t+0xb0>
 800889e:	7d23      	ldrb	r3, [r4, #20]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d042      	beq.n	800892a <ucdr_deserialize_int16_t+0xd2>
 80088a4:	787b      	ldrb	r3, [r7, #1]
 80088a6:	702b      	strb	r3, [r5, #0]
 80088a8:	2e00      	cmp	r6, #0
 80088aa:	d03a      	beq.n	8008922 <ucdr_deserialize_int16_t+0xca>
 80088ac:	783b      	ldrb	r3, [r7, #0]
 80088ae:	706b      	strb	r3, [r5, #1]
 80088b0:	6923      	ldr	r3, [r4, #16]
 80088b2:	68a2      	ldr	r2, [r4, #8]
 80088b4:	7da0      	ldrb	r0, [r4, #22]
 80088b6:	2102      	movs	r1, #2
 80088b8:	3302      	adds	r3, #2
 80088ba:	444a      	add	r2, r9
 80088bc:	1b9b      	subs	r3, r3, r6
 80088be:	7561      	strb	r1, [r4, #21]
 80088c0:	60a2      	str	r2, [r4, #8]
 80088c2:	6123      	str	r3, [r4, #16]
 80088c4:	f080 0001 	eor.w	r0, r0, #1
 80088c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088cc:	2102      	movs	r1, #2
 80088ce:	4620      	mov	r0, r4
 80088d0:	f000 f96a 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80088d4:	b180      	cbz	r0, 80088f8 <ucdr_deserialize_int16_t+0xa0>
 80088d6:	7d23      	ldrb	r3, [r4, #20]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	68a3      	ldr	r3, [r4, #8]
 80088dc:	d011      	beq.n	8008902 <ucdr_deserialize_int16_t+0xaa>
 80088de:	785b      	ldrb	r3, [r3, #1]
 80088e0:	702b      	strb	r3, [r5, #0]
 80088e2:	68a3      	ldr	r3, [r4, #8]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	706b      	strb	r3, [r5, #1]
 80088e8:	68a2      	ldr	r2, [r4, #8]
 80088ea:	6923      	ldr	r3, [r4, #16]
 80088ec:	3202      	adds	r2, #2
 80088ee:	3302      	adds	r3, #2
 80088f0:	2102      	movs	r1, #2
 80088f2:	60a2      	str	r2, [r4, #8]
 80088f4:	6123      	str	r3, [r4, #16]
 80088f6:	7561      	strb	r1, [r4, #21]
 80088f8:	7da0      	ldrb	r0, [r4, #22]
 80088fa:	f080 0001 	eor.w	r0, r0, #1
 80088fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008902:	881b      	ldrh	r3, [r3, #0]
 8008904:	802b      	strh	r3, [r5, #0]
 8008906:	e7ef      	b.n	80088e8 <ucdr_deserialize_int16_t+0x90>
 8008908:	68a2      	ldr	r2, [r4, #8]
 800890a:	6923      	ldr	r3, [r4, #16]
 800890c:	7da0      	ldrb	r0, [r4, #22]
 800890e:	f884 8015 	strb.w	r8, [r4, #21]
 8008912:	1b92      	subs	r2, r2, r6
 8008914:	1b9b      	subs	r3, r3, r6
 8008916:	60a2      	str	r2, [r4, #8]
 8008918:	6123      	str	r3, [r4, #16]
 800891a:	f080 0001 	eor.w	r0, r0, #1
 800891e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008922:	68a3      	ldr	r3, [r4, #8]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	706b      	strb	r3, [r5, #1]
 8008928:	e7c2      	b.n	80088b0 <ucdr_deserialize_int16_t+0x58>
 800892a:	4639      	mov	r1, r7
 800892c:	4632      	mov	r2, r6
 800892e:	4628      	mov	r0, r5
 8008930:	f007 fd44 	bl	80103bc <memcpy>
 8008934:	68a1      	ldr	r1, [r4, #8]
 8008936:	464a      	mov	r2, r9
 8008938:	19a8      	adds	r0, r5, r6
 800893a:	f007 fd3f 	bl	80103bc <memcpy>
 800893e:	e7b7      	b.n	80088b0 <ucdr_deserialize_int16_t+0x58>

08008940 <ucdr_serialize_int32_t>:
 8008940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008944:	b082      	sub	sp, #8
 8008946:	4604      	mov	r4, r0
 8008948:	9101      	str	r1, [sp, #4]
 800894a:	2104      	movs	r1, #4
 800894c:	f000 f980 	bl	8008c50 <ucdr_buffer_alignment>
 8008950:	4601      	mov	r1, r0
 8008952:	4620      	mov	r0, r4
 8008954:	7d67      	ldrb	r7, [r4, #21]
 8008956:	f000 f9bf 	bl	8008cd8 <ucdr_advance_buffer>
 800895a:	2104      	movs	r1, #4
 800895c:	4620      	mov	r0, r4
 800895e:	f000 f917 	bl	8008b90 <ucdr_check_buffer_available_for>
 8008962:	2800      	cmp	r0, #0
 8008964:	d139      	bne.n	80089da <ucdr_serialize_int32_t+0x9a>
 8008966:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800896a:	42ab      	cmp	r3, r5
 800896c:	d930      	bls.n	80089d0 <ucdr_serialize_int32_t+0x90>
 800896e:	1b5e      	subs	r6, r3, r5
 8008970:	60a3      	str	r3, [r4, #8]
 8008972:	6923      	ldr	r3, [r4, #16]
 8008974:	f1c6 0804 	rsb	r8, r6, #4
 8008978:	4433      	add	r3, r6
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	4641      	mov	r1, r8
 800897e:	4620      	mov	r0, r4
 8008980:	f000 f912 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008984:	2800      	cmp	r0, #0
 8008986:	d04c      	beq.n	8008a22 <ucdr_serialize_int32_t+0xe2>
 8008988:	7d23      	ldrb	r3, [r4, #20]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d063      	beq.n	8008a56 <ucdr_serialize_int32_t+0x116>
 800898e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008992:	702b      	strb	r3, [r5, #0]
 8008994:	2e00      	cmp	r6, #0
 8008996:	d051      	beq.n	8008a3c <ucdr_serialize_int32_t+0xfc>
 8008998:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800899c:	706b      	strb	r3, [r5, #1]
 800899e:	2e01      	cmp	r6, #1
 80089a0:	d050      	beq.n	8008a44 <ucdr_serialize_int32_t+0x104>
 80089a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80089a6:	70ab      	strb	r3, [r5, #2]
 80089a8:	2e02      	cmp	r6, #2
 80089aa:	d04f      	beq.n	8008a4c <ucdr_serialize_int32_t+0x10c>
 80089ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80089b0:	70eb      	strb	r3, [r5, #3]
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	68a2      	ldr	r2, [r4, #8]
 80089b6:	7da0      	ldrb	r0, [r4, #22]
 80089b8:	3304      	adds	r3, #4
 80089ba:	1b9e      	subs	r6, r3, r6
 80089bc:	4442      	add	r2, r8
 80089be:	2304      	movs	r3, #4
 80089c0:	f080 0001 	eor.w	r0, r0, #1
 80089c4:	60a2      	str	r2, [r4, #8]
 80089c6:	6126      	str	r6, [r4, #16]
 80089c8:	7563      	strb	r3, [r4, #21]
 80089ca:	b002      	add	sp, #8
 80089cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d0:	2104      	movs	r1, #4
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 f8e8 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 80089d8:	b1d0      	cbz	r0, 8008a10 <ucdr_serialize_int32_t+0xd0>
 80089da:	7d23      	ldrb	r3, [r4, #20]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	68a3      	ldr	r3, [r4, #8]
 80089e0:	d01c      	beq.n	8008a1c <ucdr_serialize_int32_t+0xdc>
 80089e2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80089e6:	701a      	strb	r2, [r3, #0]
 80089e8:	68a3      	ldr	r3, [r4, #8]
 80089ea:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80089ee:	705a      	strb	r2, [r3, #1]
 80089f0:	68a3      	ldr	r3, [r4, #8]
 80089f2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80089f6:	709a      	strb	r2, [r3, #2]
 80089f8:	68a3      	ldr	r3, [r4, #8]
 80089fa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80089fe:	70da      	strb	r2, [r3, #3]
 8008a00:	68a2      	ldr	r2, [r4, #8]
 8008a02:	6923      	ldr	r3, [r4, #16]
 8008a04:	3204      	adds	r2, #4
 8008a06:	3304      	adds	r3, #4
 8008a08:	2104      	movs	r1, #4
 8008a0a:	60a2      	str	r2, [r4, #8]
 8008a0c:	6123      	str	r3, [r4, #16]
 8008a0e:	7561      	strb	r1, [r4, #21]
 8008a10:	7da0      	ldrb	r0, [r4, #22]
 8008a12:	f080 0001 	eor.w	r0, r0, #1
 8008a16:	b002      	add	sp, #8
 8008a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a1c:	9a01      	ldr	r2, [sp, #4]
 8008a1e:	601a      	str	r2, [r3, #0]
 8008a20:	e7ee      	b.n	8008a00 <ucdr_serialize_int32_t+0xc0>
 8008a22:	68a2      	ldr	r2, [r4, #8]
 8008a24:	6923      	ldr	r3, [r4, #16]
 8008a26:	7da0      	ldrb	r0, [r4, #22]
 8008a28:	7567      	strb	r7, [r4, #21]
 8008a2a:	1b92      	subs	r2, r2, r6
 8008a2c:	1b9b      	subs	r3, r3, r6
 8008a2e:	f080 0001 	eor.w	r0, r0, #1
 8008a32:	60a2      	str	r2, [r4, #8]
 8008a34:	6123      	str	r3, [r4, #16]
 8008a36:	b002      	add	sp, #8
 8008a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a3c:	68a3      	ldr	r3, [r4, #8]
 8008a3e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008a42:	701a      	strb	r2, [r3, #0]
 8008a44:	68a3      	ldr	r3, [r4, #8]
 8008a46:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8008a4a:	701a      	strb	r2, [r3, #0]
 8008a4c:	68a3      	ldr	r3, [r4, #8]
 8008a4e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008a52:	701a      	strb	r2, [r3, #0]
 8008a54:	e7ad      	b.n	80089b2 <ucdr_serialize_int32_t+0x72>
 8008a56:	4628      	mov	r0, r5
 8008a58:	ad01      	add	r5, sp, #4
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	4632      	mov	r2, r6
 8008a5e:	f007 fcad 	bl	80103bc <memcpy>
 8008a62:	68a0      	ldr	r0, [r4, #8]
 8008a64:	4642      	mov	r2, r8
 8008a66:	19a9      	adds	r1, r5, r6
 8008a68:	f007 fca8 	bl	80103bc <memcpy>
 8008a6c:	e7a1      	b.n	80089b2 <ucdr_serialize_int32_t+0x72>
 8008a6e:	bf00      	nop

08008a70 <ucdr_deserialize_int32_t>:
 8008a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a74:	460d      	mov	r5, r1
 8008a76:	2104      	movs	r1, #4
 8008a78:	4604      	mov	r4, r0
 8008a7a:	f000 f8e9 	bl	8008c50 <ucdr_buffer_alignment>
 8008a7e:	4601      	mov	r1, r0
 8008a80:	4620      	mov	r0, r4
 8008a82:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008a86:	f000 f927 	bl	8008cd8 <ucdr_advance_buffer>
 8008a8a:	2104      	movs	r1, #4
 8008a8c:	4620      	mov	r0, r4
 8008a8e:	f000 f87f 	bl	8008b90 <ucdr_check_buffer_available_for>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d138      	bne.n	8008b08 <ucdr_deserialize_int32_t+0x98>
 8008a96:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8008a9a:	42b7      	cmp	r7, r6
 8008a9c:	d92f      	bls.n	8008afe <ucdr_deserialize_int32_t+0x8e>
 8008a9e:	6923      	ldr	r3, [r4, #16]
 8008aa0:	60a7      	str	r7, [r4, #8]
 8008aa2:	1bbf      	subs	r7, r7, r6
 8008aa4:	443b      	add	r3, r7
 8008aa6:	f1c7 0904 	rsb	r9, r7, #4
 8008aaa:	6123      	str	r3, [r4, #16]
 8008aac:	4649      	mov	r1, r9
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f000 f87a 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d046      	beq.n	8008b46 <ucdr_deserialize_int32_t+0xd6>
 8008ab8:	7d23      	ldrb	r3, [r4, #20]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d05c      	beq.n	8008b78 <ucdr_deserialize_int32_t+0x108>
 8008abe:	78f3      	ldrb	r3, [r6, #3]
 8008ac0:	702b      	strb	r3, [r5, #0]
 8008ac2:	2f00      	cmp	r7, #0
 8008ac4:	d04c      	beq.n	8008b60 <ucdr_deserialize_int32_t+0xf0>
 8008ac6:	78b3      	ldrb	r3, [r6, #2]
 8008ac8:	706b      	strb	r3, [r5, #1]
 8008aca:	2f01      	cmp	r7, #1
 8008acc:	f105 0302 	add.w	r3, r5, #2
 8008ad0:	d04a      	beq.n	8008b68 <ucdr_deserialize_int32_t+0xf8>
 8008ad2:	7873      	ldrb	r3, [r6, #1]
 8008ad4:	70ab      	strb	r3, [r5, #2]
 8008ad6:	2f02      	cmp	r7, #2
 8008ad8:	f105 0303 	add.w	r3, r5, #3
 8008adc:	d048      	beq.n	8008b70 <ucdr_deserialize_int32_t+0x100>
 8008ade:	7833      	ldrb	r3, [r6, #0]
 8008ae0:	70eb      	strb	r3, [r5, #3]
 8008ae2:	6923      	ldr	r3, [r4, #16]
 8008ae4:	68a2      	ldr	r2, [r4, #8]
 8008ae6:	7da0      	ldrb	r0, [r4, #22]
 8008ae8:	2104      	movs	r1, #4
 8008aea:	3304      	adds	r3, #4
 8008aec:	444a      	add	r2, r9
 8008aee:	1bdb      	subs	r3, r3, r7
 8008af0:	7561      	strb	r1, [r4, #21]
 8008af2:	60a2      	str	r2, [r4, #8]
 8008af4:	6123      	str	r3, [r4, #16]
 8008af6:	f080 0001 	eor.w	r0, r0, #1
 8008afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008afe:	2104      	movs	r1, #4
 8008b00:	4620      	mov	r0, r4
 8008b02:	f000 f851 	bl	8008ba8 <ucdr_check_final_buffer_behavior>
 8008b06:	b1b0      	cbz	r0, 8008b36 <ucdr_deserialize_int32_t+0xc6>
 8008b08:	7d23      	ldrb	r3, [r4, #20]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	68a3      	ldr	r3, [r4, #8]
 8008b0e:	d017      	beq.n	8008b40 <ucdr_deserialize_int32_t+0xd0>
 8008b10:	78db      	ldrb	r3, [r3, #3]
 8008b12:	702b      	strb	r3, [r5, #0]
 8008b14:	68a3      	ldr	r3, [r4, #8]
 8008b16:	789b      	ldrb	r3, [r3, #2]
 8008b18:	706b      	strb	r3, [r5, #1]
 8008b1a:	68a3      	ldr	r3, [r4, #8]
 8008b1c:	785b      	ldrb	r3, [r3, #1]
 8008b1e:	70ab      	strb	r3, [r5, #2]
 8008b20:	68a3      	ldr	r3, [r4, #8]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	70eb      	strb	r3, [r5, #3]
 8008b26:	68a2      	ldr	r2, [r4, #8]
 8008b28:	6923      	ldr	r3, [r4, #16]
 8008b2a:	3204      	adds	r2, #4
 8008b2c:	3304      	adds	r3, #4
 8008b2e:	2104      	movs	r1, #4
 8008b30:	60a2      	str	r2, [r4, #8]
 8008b32:	6123      	str	r3, [r4, #16]
 8008b34:	7561      	strb	r1, [r4, #21]
 8008b36:	7da0      	ldrb	r0, [r4, #22]
 8008b38:	f080 0001 	eor.w	r0, r0, #1
 8008b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	602b      	str	r3, [r5, #0]
 8008b44:	e7ef      	b.n	8008b26 <ucdr_deserialize_int32_t+0xb6>
 8008b46:	68a2      	ldr	r2, [r4, #8]
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	7da0      	ldrb	r0, [r4, #22]
 8008b4c:	f884 8015 	strb.w	r8, [r4, #21]
 8008b50:	1bd2      	subs	r2, r2, r7
 8008b52:	1bdb      	subs	r3, r3, r7
 8008b54:	60a2      	str	r2, [r4, #8]
 8008b56:	6123      	str	r3, [r4, #16]
 8008b58:	f080 0001 	eor.w	r0, r0, #1
 8008b5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b60:	68a3      	ldr	r3, [r4, #8]
 8008b62:	789b      	ldrb	r3, [r3, #2]
 8008b64:	706b      	strb	r3, [r5, #1]
 8008b66:	1cab      	adds	r3, r5, #2
 8008b68:	68a2      	ldr	r2, [r4, #8]
 8008b6a:	7852      	ldrb	r2, [r2, #1]
 8008b6c:	f803 2b01 	strb.w	r2, [r3], #1
 8008b70:	68a2      	ldr	r2, [r4, #8]
 8008b72:	7812      	ldrb	r2, [r2, #0]
 8008b74:	701a      	strb	r2, [r3, #0]
 8008b76:	e7b4      	b.n	8008ae2 <ucdr_deserialize_int32_t+0x72>
 8008b78:	4631      	mov	r1, r6
 8008b7a:	463a      	mov	r2, r7
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	f007 fc1d 	bl	80103bc <memcpy>
 8008b82:	68a1      	ldr	r1, [r4, #8]
 8008b84:	464a      	mov	r2, r9
 8008b86:	19e8      	adds	r0, r5, r7
 8008b88:	f007 fc18 	bl	80103bc <memcpy>
 8008b8c:	e7a9      	b.n	8008ae2 <ucdr_deserialize_int32_t+0x72>
 8008b8e:	bf00      	nop

08008b90 <ucdr_check_buffer_available_for>:
 8008b90:	7d83      	ldrb	r3, [r0, #22]
 8008b92:	b93b      	cbnz	r3, 8008ba4 <ucdr_check_buffer_available_for+0x14>
 8008b94:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8008b98:	4419      	add	r1, r3
 8008b9a:	4288      	cmp	r0, r1
 8008b9c:	bf34      	ite	cc
 8008b9e:	2000      	movcc	r0, #0
 8008ba0:	2001      	movcs	r0, #1
 8008ba2:	4770      	bx	lr
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	4770      	bx	lr

08008ba8 <ucdr_check_final_buffer_behavior>:
 8008ba8:	7d83      	ldrb	r3, [r0, #22]
 8008baa:	b943      	cbnz	r3, 8008bbe <ucdr_check_final_buffer_behavior+0x16>
 8008bac:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8008bb0:	4291      	cmp	r1, r2
 8008bb2:	b510      	push	{r4, lr}
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	d205      	bcs.n	8008bc4 <ucdr_check_final_buffer_behavior+0x1c>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4618      	mov	r0, r3
 8008bbc:	bd10      	pop	{r4, pc}
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	4770      	bx	lr
 8008bc4:	6982      	ldr	r2, [r0, #24]
 8008bc6:	b13a      	cbz	r2, 8008bd8 <ucdr_check_final_buffer_behavior+0x30>
 8008bc8:	69c1      	ldr	r1, [r0, #28]
 8008bca:	4790      	blx	r2
 8008bcc:	f080 0301 	eor.w	r3, r0, #1
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	75a0      	strb	r0, [r4, #22]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	bd10      	pop	{r4, pc}
 8008bd8:	2001      	movs	r0, #1
 8008bda:	75a0      	strb	r0, [r4, #22]
 8008bdc:	e7fa      	b.n	8008bd4 <ucdr_check_final_buffer_behavior+0x2c>
 8008bde:	bf00      	nop

08008be0 <ucdr_set_on_full_buffer_callback>:
 8008be0:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop

08008be8 <ucdr_init_buffer_origin_offset_endian>:
 8008be8:	b410      	push	{r4}
 8008bea:	9c01      	ldr	r4, [sp, #4]
 8008bec:	6001      	str	r1, [r0, #0]
 8008bee:	440a      	add	r2, r1
 8008bf0:	6042      	str	r2, [r0, #4]
 8008bf2:	190a      	adds	r2, r1, r4
 8008bf4:	441c      	add	r4, r3
 8008bf6:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8008bfa:	6082      	str	r2, [r0, #8]
 8008bfc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008c00:	7503      	strb	r3, [r0, #20]
 8008c02:	2200      	movs	r2, #0
 8008c04:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8008c08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c0c:	7542      	strb	r2, [r0, #21]
 8008c0e:	7582      	strb	r2, [r0, #22]
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop

08008c14 <ucdr_init_buffer_origin_offset>:
 8008c14:	b510      	push	{r4, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	9c04      	ldr	r4, [sp, #16]
 8008c1a:	9400      	str	r4, [sp, #0]
 8008c1c:	2401      	movs	r4, #1
 8008c1e:	9401      	str	r4, [sp, #4]
 8008c20:	f7ff ffe2 	bl	8008be8 <ucdr_init_buffer_origin_offset_endian>
 8008c24:	b002      	add	sp, #8
 8008c26:	bd10      	pop	{r4, pc}

08008c28 <ucdr_init_buffer_origin>:
 8008c28:	b510      	push	{r4, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	2400      	movs	r4, #0
 8008c2e:	9400      	str	r4, [sp, #0]
 8008c30:	f7ff fff0 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 8008c34:	b002      	add	sp, #8
 8008c36:	bd10      	pop	{r4, pc}

08008c38 <ucdr_init_buffer>:
 8008c38:	2300      	movs	r3, #0
 8008c3a:	f7ff bff5 	b.w	8008c28 <ucdr_init_buffer_origin>
 8008c3e:	bf00      	nop

08008c40 <ucdr_alignment>:
 8008c40:	fbb0 f3f1 	udiv	r3, r0, r1
 8008c44:	fb03 0011 	mls	r0, r3, r1, r0
 8008c48:	1a08      	subs	r0, r1, r0
 8008c4a:	3901      	subs	r1, #1
 8008c4c:	4008      	ands	r0, r1
 8008c4e:	4770      	bx	lr

08008c50 <ucdr_buffer_alignment>:
 8008c50:	7d43      	ldrb	r3, [r0, #21]
 8008c52:	428b      	cmp	r3, r1
 8008c54:	d208      	bcs.n	8008c68 <ucdr_buffer_alignment+0x18>
 8008c56:	6900      	ldr	r0, [r0, #16]
 8008c58:	fbb0 f3f1 	udiv	r3, r0, r1
 8008c5c:	fb01 0013 	mls	r0, r1, r3, r0
 8008c60:	1a08      	subs	r0, r1, r0
 8008c62:	3901      	subs	r1, #1
 8008c64:	4008      	ands	r0, r1
 8008c66:	4770      	bx	lr
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4770      	bx	lr

08008c6c <ucdr_align_to>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4604      	mov	r4, r0
 8008c70:	460d      	mov	r5, r1
 8008c72:	f7ff ffed 	bl	8008c50 <ucdr_buffer_alignment>
 8008c76:	68a3      	ldr	r3, [r4, #8]
 8008c78:	6921      	ldr	r1, [r4, #16]
 8008c7a:	7565      	strb	r5, [r4, #21]
 8008c7c:	181a      	adds	r2, r3, r0
 8008c7e:	6863      	ldr	r3, [r4, #4]
 8008c80:	4293      	cmp	r3, r2
 8008c82:	4408      	add	r0, r1
 8008c84:	bf28      	it	cs
 8008c86:	4613      	movcs	r3, r2
 8008c88:	6120      	str	r0, [r4, #16]
 8008c8a:	60a3      	str	r3, [r4, #8]
 8008c8c:	bd38      	pop	{r3, r4, r5, pc}
 8008c8e:	bf00      	nop

08008c90 <ucdr_buffer_length>:
 8008c90:	6882      	ldr	r2, [r0, #8]
 8008c92:	6800      	ldr	r0, [r0, #0]
 8008c94:	1a10      	subs	r0, r2, r0
 8008c96:	4770      	bx	lr

08008c98 <ucdr_buffer_remaining>:
 8008c98:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8008c9c:	1a10      	subs	r0, r2, r0
 8008c9e:	4770      	bx	lr

08008ca0 <ucdr_check_final_buffer_behavior_array>:
 8008ca0:	b538      	push	{r3, r4, r5, lr}
 8008ca2:	7d83      	ldrb	r3, [r0, #22]
 8008ca4:	b963      	cbnz	r3, 8008cc0 <ucdr_check_final_buffer_behavior_array+0x20>
 8008ca6:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 8008caa:	429a      	cmp	r2, r3
 8008cac:	4604      	mov	r4, r0
 8008cae:	460d      	mov	r5, r1
 8008cb0:	d308      	bcc.n	8008cc4 <ucdr_check_final_buffer_behavior_array+0x24>
 8008cb2:	b139      	cbz	r1, 8008cc4 <ucdr_check_final_buffer_behavior_array+0x24>
 8008cb4:	6983      	ldr	r3, [r0, #24]
 8008cb6:	b163      	cbz	r3, 8008cd2 <ucdr_check_final_buffer_behavior_array+0x32>
 8008cb8:	69c1      	ldr	r1, [r0, #28]
 8008cba:	4798      	blx	r3
 8008cbc:	75a0      	strb	r0, [r4, #22]
 8008cbe:	b108      	cbz	r0, 8008cc4 <ucdr_check_final_buffer_behavior_array+0x24>
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	bd38      	pop	{r3, r4, r5, pc}
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	f7ff ffe7 	bl	8008c98 <ucdr_buffer_remaining>
 8008cca:	42a8      	cmp	r0, r5
 8008ccc:	bf28      	it	cs
 8008cce:	4628      	movcs	r0, r5
 8008cd0:	bd38      	pop	{r3, r4, r5, pc}
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	7583      	strb	r3, [r0, #22]
 8008cd6:	e7f3      	b.n	8008cc0 <ucdr_check_final_buffer_behavior_array+0x20>

08008cd8 <ucdr_advance_buffer>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4604      	mov	r4, r0
 8008cdc:	460d      	mov	r5, r1
 8008cde:	f7ff ff57 	bl	8008b90 <ucdr_check_buffer_available_for>
 8008ce2:	b178      	cbz	r0, 8008d04 <ucdr_advance_buffer+0x2c>
 8008ce4:	6923      	ldr	r3, [r4, #16]
 8008ce6:	68a2      	ldr	r2, [r4, #8]
 8008ce8:	442b      	add	r3, r5
 8008cea:	6123      	str	r3, [r4, #16]
 8008cec:	2301      	movs	r3, #1
 8008cee:	442a      	add	r2, r5
 8008cf0:	7563      	strb	r3, [r4, #21]
 8008cf2:	60a2      	str	r2, [r4, #8]
 8008cf4:	bd38      	pop	{r3, r4, r5, pc}
 8008cf6:	68a2      	ldr	r2, [r4, #8]
 8008cf8:	6923      	ldr	r3, [r4, #16]
 8008cfa:	4402      	add	r2, r0
 8008cfc:	4403      	add	r3, r0
 8008cfe:	1a2d      	subs	r5, r5, r0
 8008d00:	60a2      	str	r2, [r4, #8]
 8008d02:	6123      	str	r3, [r4, #16]
 8008d04:	4629      	mov	r1, r5
 8008d06:	2201      	movs	r2, #1
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f7ff ffc9 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d1f1      	bne.n	8008cf6 <ucdr_advance_buffer+0x1e>
 8008d12:	2301      	movs	r3, #1
 8008d14:	7563      	strb	r3, [r4, #21]
 8008d16:	bd38      	pop	{r3, r4, r5, pc}

08008d18 <uxr_buffer_delete_entity>:
 8008d18:	b510      	push	{r4, lr}
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	b08e      	sub	sp, #56	; 0x38
 8008d1e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008d22:	2303      	movs	r3, #3
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	2204      	movs	r2, #4
 8008d28:	ab06      	add	r3, sp, #24
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	9103      	str	r1, [sp, #12]
 8008d2e:	f001 f86f 	bl	8009e10 <uxr_prepare_stream_to_write_submessage>
 8008d32:	b918      	cbnz	r0, 8008d3c <uxr_buffer_delete_entity+0x24>
 8008d34:	4604      	mov	r4, r0
 8008d36:	4620      	mov	r0, r4
 8008d38:	b00e      	add	sp, #56	; 0x38
 8008d3a:	bd10      	pop	{r4, pc}
 8008d3c:	9902      	ldr	r1, [sp, #8]
 8008d3e:	aa05      	add	r2, sp, #20
 8008d40:	4620      	mov	r0, r4
 8008d42:	f001 f99b 	bl	800a07c <uxr_init_base_object_request>
 8008d46:	a905      	add	r1, sp, #20
 8008d48:	4604      	mov	r4, r0
 8008d4a:	a806      	add	r0, sp, #24
 8008d4c:	f002 fb00 	bl	800b350 <uxr_serialize_DELETE_Payload>
 8008d50:	4620      	mov	r0, r4
 8008d52:	b00e      	add	sp, #56	; 0x38
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	bf00      	nop

08008d58 <uxr_common_create_entity>:
 8008d58:	b510      	push	{r4, lr}
 8008d5a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8008d5e:	b08c      	sub	sp, #48	; 0x30
 8008d60:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8008d64:	f1bc 0f01 	cmp.w	ip, #1
 8008d68:	bf0c      	ite	eq
 8008d6a:	f003 0201 	andeq.w	r2, r3, #1
 8008d6e:	2200      	movne	r2, #0
 8008d70:	330e      	adds	r3, #14
 8008d72:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8008d76:	9101      	str	r1, [sp, #4]
 8008d78:	441a      	add	r2, r3
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	9300      	str	r3, [sp, #0]
 8008d7e:	9903      	ldr	r1, [sp, #12]
 8008d80:	ab04      	add	r3, sp, #16
 8008d82:	b292      	uxth	r2, r2
 8008d84:	4604      	mov	r4, r0
 8008d86:	f001 f843 	bl	8009e10 <uxr_prepare_stream_to_write_submessage>
 8008d8a:	b918      	cbnz	r0, 8008d94 <uxr_common_create_entity+0x3c>
 8008d8c:	4604      	mov	r4, r0
 8008d8e:	4620      	mov	r0, r4
 8008d90:	b00c      	add	sp, #48	; 0x30
 8008d92:	bd10      	pop	{r4, pc}
 8008d94:	9902      	ldr	r1, [sp, #8]
 8008d96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f001 f96f 	bl	800a07c <uxr_init_base_object_request>
 8008d9e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008da0:	4604      	mov	r4, r0
 8008da2:	a804      	add	r0, sp, #16
 8008da4:	f002 fa30 	bl	800b208 <uxr_serialize_CREATE_Payload>
 8008da8:	4620      	mov	r0, r4
 8008daa:	b00c      	add	sp, #48	; 0x30
 8008dac:	bd10      	pop	{r4, pc}
 8008dae:	bf00      	nop

08008db0 <uxr_buffer_create_participant_bin>:
 8008db0:	b570      	push	{r4, r5, r6, lr}
 8008db2:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8008db6:	ac11      	add	r4, sp, #68	; 0x44
 8008db8:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8008dc2:	7223      	strb	r3, [r4, #8]
 8008dc4:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 8008dc6:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 8008dca:	2201      	movs	r2, #1
 8008dcc:	2100      	movs	r1, #0
 8008dce:	4605      	mov	r5, r0
 8008dd0:	7122      	strb	r2, [r4, #4]
 8008dd2:	f88d 1014 	strb.w	r1, [sp, #20]
 8008dd6:	b1cb      	cbz	r3, 8008e0c <uxr_buffer_create_participant_bin+0x5c>
 8008dd8:	f88d 201c 	strb.w	r2, [sp, #28]
 8008ddc:	9308      	str	r3, [sp, #32]
 8008dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008de2:	a915      	add	r1, sp, #84	; 0x54
 8008de4:	a809      	add	r0, sp, #36	; 0x24
 8008de6:	f7ff ff27 	bl	8008c38 <ucdr_init_buffer>
 8008dea:	a905      	add	r1, sp, #20
 8008dec:	a809      	add	r0, sp, #36	; 0x24
 8008dee:	f001 fed9 	bl	800aba4 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8008df2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008df4:	9600      	str	r6, [sp, #0]
 8008df6:	9401      	str	r4, [sp, #4]
 8008df8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008dfc:	60e3      	str	r3, [r4, #12]
 8008dfe:	4628      	mov	r0, r5
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	f7ff ffa9 	bl	8008d58 <uxr_common_create_entity>
 8008e06:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 8008e0a:	bd70      	pop	{r4, r5, r6, pc}
 8008e0c:	f88d 301c 	strb.w	r3, [sp, #28]
 8008e10:	e7e5      	b.n	8008dde <uxr_buffer_create_participant_bin+0x2e>
 8008e12:	bf00      	nop

08008e14 <uxr_buffer_create_topic_bin>:
 8008e14:	b570      	push	{r4, r5, r6, lr}
 8008e16:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8008e1a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8008e1e:	9105      	str	r1, [sp, #20]
 8008e20:	4605      	mov	r5, r0
 8008e22:	a997      	add	r1, sp, #604	; 0x25c
 8008e24:	4618      	mov	r0, r3
 8008e26:	2302      	movs	r3, #2
 8008e28:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8008e2c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008e30:	f000 f8ee 	bl	8009010 <uxr_object_id_to_raw>
 8008e34:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8008e36:	9306      	str	r3, [sp, #24]
 8008e38:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8008e3a:	930a      	str	r3, [sp, #40]	; 0x28
 8008e3c:	2303      	movs	r3, #3
 8008e3e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8008e42:	2301      	movs	r3, #1
 8008e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e48:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8008e4c:	a917      	add	r1, sp, #92	; 0x5c
 8008e4e:	2300      	movs	r3, #0
 8008e50:	a80b      	add	r0, sp, #44	; 0x2c
 8008e52:	f88d 301c 	strb.w	r3, [sp, #28]
 8008e56:	f7ff feef 	bl	8008c38 <ucdr_init_buffer>
 8008e5a:	a906      	add	r1, sp, #24
 8008e5c:	a80b      	add	r0, sp, #44	; 0x2c
 8008e5e:	f001 fec3 	bl	800abe8 <uxr_serialize_OBJK_Topic_Binary>
 8008e62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e64:	9316      	str	r3, [sp, #88]	; 0x58
 8008e66:	ac13      	add	r4, sp, #76	; 0x4c
 8008e68:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8008e6c:	9600      	str	r6, [sp, #0]
 8008e6e:	9401      	str	r4, [sp, #4]
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	4628      	mov	r0, r5
 8008e74:	f7ff ff70 	bl	8008d58 <uxr_common_create_entity>
 8008e78:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 8008e7c:	bd70      	pop	{r4, r5, r6, pc}
 8008e7e:	bf00      	nop

08008e80 <uxr_buffer_create_publisher_bin>:
 8008e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e82:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8008e86:	4605      	mov	r5, r0
 8008e88:	9105      	str	r1, [sp, #20]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	2603      	movs	r6, #3
 8008e8e:	a992      	add	r1, sp, #584	; 0x248
 8008e90:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8008e94:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 8008e98:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 8008e9c:	f000 f8b8 	bl	8009010 <uxr_object_id_to_raw>
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ea6:	a912      	add	r1, sp, #72	; 0x48
 8008ea8:	a806      	add	r0, sp, #24
 8008eaa:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8008eae:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8008eb2:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 8008eb6:	f7ff febf 	bl	8008c38 <ucdr_init_buffer>
 8008eba:	a993      	add	r1, sp, #588	; 0x24c
 8008ebc:	a806      	add	r0, sp, #24
 8008ebe:	f001 ff47 	bl	800ad50 <uxr_serialize_OBJK_Publisher_Binary>
 8008ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec4:	9311      	str	r3, [sp, #68]	; 0x44
 8008ec6:	ac0e      	add	r4, sp, #56	; 0x38
 8008ec8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8008ecc:	9700      	str	r7, [sp, #0]
 8008ece:	9401      	str	r4, [sp, #4]
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	f7ff ff40 	bl	8008d58 <uxr_common_create_entity>
 8008ed8:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8008edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ede:	bf00      	nop

08008ee0 <uxr_buffer_create_datawriter_bin>:
 8008ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ee4:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8008ee8:	ac1d      	add	r4, sp, #116	; 0x74
 8008eea:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8008eee:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8008ef2:	9105      	str	r1, [sp, #20]
 8008ef4:	4606      	mov	r6, r0
 8008ef6:	a9a1      	add	r1, sp, #644	; 0x284
 8008ef8:	4618      	mov	r0, r3
 8008efa:	2305      	movs	r3, #5
 8008efc:	7123      	strb	r3, [r4, #4]
 8008efe:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 8008f02:	2703      	movs	r7, #3
 8008f04:	f000 f884 	bl	8009010 <uxr_object_id_to_raw>
 8008f08:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 8008f0a:	7227      	strb	r7, [r4, #8]
 8008f0c:	a90e      	add	r1, sp, #56	; 0x38
 8008f0e:	f000 f87f 	bl	8009010 <uxr_object_id_to_raw>
 8008f12:	2300      	movs	r3, #0
 8008f14:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8008f18:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 8008f1c:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8008f20:	3d00      	subs	r5, #0
 8008f22:	bf18      	it	ne
 8008f24:	2501      	movne	r5, #1
 8008f26:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 8008f2a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 8008f2e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8008f32:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8008f36:	2301      	movs	r3, #1
 8008f38:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 8008f3c:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8008f40:	bb8a      	cbnz	r2, 8008fa6 <uxr_buffer_create_datawriter_bin+0xc6>
 8008f42:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8008f46:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8008f4a:	f04f 0c13 	mov.w	ip, #19
 8008f4e:	250b      	movs	r5, #11
 8008f50:	2221      	movs	r2, #33	; 0x21
 8008f52:	2111      	movs	r1, #17
 8008f54:	2009      	movs	r0, #9
 8008f56:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 8008f5a:	b923      	cbnz	r3, 8008f66 <uxr_buffer_create_datawriter_bin+0x86>
 8008f5c:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8008f60:	4672      	mov	r2, lr
 8008f62:	4661      	mov	r1, ip
 8008f64:	4628      	mov	r0, r5
 8008f66:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d025      	beq.n	8008fba <uxr_buffer_create_datawriter_bin+0xda>
 8008f6e:	2b03      	cmp	r3, #3
 8008f70:	d029      	beq.n	8008fc6 <uxr_buffer_create_datawriter_bin+0xe6>
 8008f72:	b32b      	cbz	r3, 8008fc0 <uxr_buffer_create_datawriter_bin+0xe0>
 8008f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f78:	a921      	add	r1, sp, #132	; 0x84
 8008f7a:	a806      	add	r0, sp, #24
 8008f7c:	f7ff fe5c 	bl	8008c38 <ucdr_init_buffer>
 8008f80:	a90e      	add	r1, sp, #56	; 0x38
 8008f82:	a806      	add	r0, sp, #24
 8008f84:	f001 ff5a 	bl	800ae3c <uxr_serialize_OBJK_DataWriter_Binary>
 8008f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f8a:	f8cd 8000 	str.w	r8, [sp]
 8008f8e:	9401      	str	r4, [sp, #4]
 8008f90:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8008f94:	60e3      	str	r3, [r4, #12]
 8008f96:	4630      	mov	r0, r6
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	f7ff fedd 	bl	8008d58 <uxr_common_create_entity>
 8008f9e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8008fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fa6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8008faa:	f04f 0c12 	mov.w	ip, #18
 8008fae:	250a      	movs	r5, #10
 8008fb0:	2220      	movs	r2, #32
 8008fb2:	2110      	movs	r1, #16
 8008fb4:	2008      	movs	r0, #8
 8008fb6:	2702      	movs	r7, #2
 8008fb8:	e7cd      	b.n	8008f56 <uxr_buffer_create_datawriter_bin+0x76>
 8008fba:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8008fbe:	e7d9      	b.n	8008f74 <uxr_buffer_create_datawriter_bin+0x94>
 8008fc0:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8008fc4:	e7d6      	b.n	8008f74 <uxr_buffer_create_datawriter_bin+0x94>
 8008fc6:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8008fca:	e7d3      	b.n	8008f74 <uxr_buffer_create_datawriter_bin+0x94>

08008fcc <uxr_object_id>:
 8008fcc:	b082      	sub	sp, #8
 8008fce:	2300      	movs	r3, #0
 8008fd0:	f88d 1006 	strb.w	r1, [sp, #6]
 8008fd4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008fd8:	f360 030f 	bfi	r3, r0, #0, #16
 8008fdc:	f362 431f 	bfi	r3, r2, #16, #16
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	b002      	add	sp, #8
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop

08008fe8 <uxr_object_id_from_raw>:
 8008fe8:	7843      	ldrb	r3, [r0, #1]
 8008fea:	7801      	ldrb	r1, [r0, #0]
 8008fec:	b082      	sub	sp, #8
 8008fee:	f003 020f 	and.w	r2, r3, #15
 8008ff2:	f88d 2006 	strb.w	r2, [sp, #6]
 8008ff6:	091b      	lsrs	r3, r3, #4
 8008ff8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008ffc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8009000:	2000      	movs	r0, #0
 8009002:	f363 000f 	bfi	r0, r3, #0, #16
 8009006:	f362 401f 	bfi	r0, r2, #16, #16
 800900a:	b002      	add	sp, #8
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop

08009010 <uxr_object_id_to_raw>:
 8009010:	4602      	mov	r2, r0
 8009012:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8009016:	b082      	sub	sp, #8
 8009018:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 800901c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8009020:	f881 c000 	strb.w	ip, [r1]
 8009024:	7048      	strb	r0, [r1, #1]
 8009026:	b002      	add	sp, #8
 8009028:	4770      	bx	lr
 800902a:	bf00      	nop

0800902c <on_get_fragmentation_info>:
 800902c:	b500      	push	{lr}
 800902e:	b08b      	sub	sp, #44	; 0x2c
 8009030:	4601      	mov	r1, r0
 8009032:	2204      	movs	r2, #4
 8009034:	a802      	add	r0, sp, #8
 8009036:	f7ff fdff 	bl	8008c38 <ucdr_init_buffer>
 800903a:	f10d 0305 	add.w	r3, sp, #5
 800903e:	f10d 0206 	add.w	r2, sp, #6
 8009042:	a901      	add	r1, sp, #4
 8009044:	a802      	add	r0, sp, #8
 8009046:	f001 f99b 	bl	800a380 <uxr_read_submessage_header>
 800904a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800904e:	2b0d      	cmp	r3, #13
 8009050:	d003      	beq.n	800905a <on_get_fragmentation_info+0x2e>
 8009052:	2000      	movs	r0, #0
 8009054:	b00b      	add	sp, #44	; 0x2c
 8009056:	f85d fb04 	ldr.w	pc, [sp], #4
 800905a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800905e:	f013 0f02 	tst.w	r3, #2
 8009062:	bf14      	ite	ne
 8009064:	2002      	movne	r0, #2
 8009066:	2001      	moveq	r0, #1
 8009068:	b00b      	add	sp, #44	; 0x2c
 800906a:	f85d fb04 	ldr.w	pc, [sp], #4
 800906e:	bf00      	nop

08009070 <read_submessage_get_info>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	2500      	movs	r5, #0
 8009074:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8009078:	4604      	mov	r4, r0
 800907a:	f44f 7224 	mov.w	r2, #656	; 0x290
 800907e:	460e      	mov	r6, r1
 8009080:	a810      	add	r0, sp, #64	; 0x40
 8009082:	4629      	mov	r1, r5
 8009084:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8009088:	f007 f8d0 	bl	801022c <memset>
 800908c:	a903      	add	r1, sp, #12
 800908e:	4630      	mov	r0, r6
 8009090:	f002 f94a 	bl	800b328 <uxr_deserialize_GET_INFO_Payload>
 8009094:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009098:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 800909c:	4620      	mov	r0, r4
 800909e:	f000 ffe5 	bl	800a06c <uxr_session_header_offset>
 80090a2:	462b      	mov	r3, r5
 80090a4:	9000      	str	r0, [sp, #0]
 80090a6:	220c      	movs	r2, #12
 80090a8:	a905      	add	r1, sp, #20
 80090aa:	a808      	add	r0, sp, #32
 80090ac:	f7ff fdb2 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 80090b0:	a910      	add	r1, sp, #64	; 0x40
 80090b2:	a808      	add	r0, sp, #32
 80090b4:	f002 f9aa 	bl	800b40c <uxr_serialize_INFO_Payload>
 80090b8:	9b08      	ldr	r3, [sp, #32]
 80090ba:	462a      	mov	r2, r5
 80090bc:	4629      	mov	r1, r5
 80090be:	4620      	mov	r0, r4
 80090c0:	f000 ff7e 	bl	8009fc0 <uxr_stamp_session_header>
 80090c4:	a808      	add	r0, sp, #32
 80090c6:	f7ff fde3 	bl	8008c90 <ucdr_buffer_length>
 80090ca:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80090cc:	4602      	mov	r2, r0
 80090ce:	a905      	add	r1, sp, #20
 80090d0:	e9d3 0400 	ldrd	r0, r4, [r3]
 80090d4:	47a0      	blx	r4
 80090d6:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 80090da:	bd70      	pop	{r4, r5, r6, pc}

080090dc <write_submessage_acknack.isra.0>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	b092      	sub	sp, #72	; 0x48
 80090e0:	4605      	mov	r5, r0
 80090e2:	460e      	mov	r6, r1
 80090e4:	4614      	mov	r4, r2
 80090e6:	f000 ffc1 	bl	800a06c <uxr_session_header_offset>
 80090ea:	a905      	add	r1, sp, #20
 80090ec:	9000      	str	r0, [sp, #0]
 80090ee:	2300      	movs	r3, #0
 80090f0:	a80a      	add	r0, sp, #40	; 0x28
 80090f2:	2211      	movs	r2, #17
 80090f4:	f7ff fd8e 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 80090f8:	2218      	movs	r2, #24
 80090fa:	fb02 5404 	mla	r4, r2, r4, r5
 80090fe:	2300      	movs	r3, #0
 8009100:	2205      	movs	r2, #5
 8009102:	3450      	adds	r4, #80	; 0x50
 8009104:	210a      	movs	r1, #10
 8009106:	a80a      	add	r0, sp, #40	; 0x28
 8009108:	f001 f920 	bl	800a34c <uxr_buffer_submessage_header>
 800910c:	a903      	add	r1, sp, #12
 800910e:	4620      	mov	r0, r4
 8009110:	f004 ff20 	bl	800df54 <uxr_compute_acknack>
 8009114:	ba40      	rev16	r0, r0
 8009116:	f8ad 000e 	strh.w	r0, [sp, #14]
 800911a:	a903      	add	r1, sp, #12
 800911c:	a80a      	add	r0, sp, #40	; 0x28
 800911e:	f88d 6010 	strb.w	r6, [sp, #16]
 8009122:	f002 f9e3 	bl	800b4ec <uxr_serialize_ACKNACK_Payload>
 8009126:	2200      	movs	r2, #0
 8009128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800912a:	4611      	mov	r1, r2
 800912c:	4628      	mov	r0, r5
 800912e:	f000 ff47 	bl	8009fc0 <uxr_stamp_session_header>
 8009132:	a80a      	add	r0, sp, #40	; 0x28
 8009134:	f7ff fdac 	bl	8008c90 <ucdr_buffer_length>
 8009138:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800913a:	4602      	mov	r2, r0
 800913c:	a905      	add	r1, sp, #20
 800913e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8009142:	47a0      	blx	r4
 8009144:	b012      	add	sp, #72	; 0x48
 8009146:	bd70      	pop	{r4, r5, r6, pc}

08009148 <uxr_init_session>:
 8009148:	b510      	push	{r4, lr}
 800914a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8009180 <uxr_init_session+0x38>
 800914e:	2300      	movs	r3, #0
 8009150:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 8009154:	4604      	mov	r4, r0
 8009156:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 800915a:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 800915e:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8009162:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8009166:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 800916a:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 800916e:	2181      	movs	r1, #129	; 0x81
 8009170:	f000 fe92 	bl	8009e98 <uxr_init_session_info>
 8009174:	f104 0008 	add.w	r0, r4, #8
 8009178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800917c:	f001 b802 	b.w	800a184 <uxr_init_stream_storage>
	...

08009188 <uxr_set_status_callback>:
 8009188:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop

08009190 <uxr_set_topic_callback>:
 8009190:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop

08009198 <uxr_set_request_callback>:
 8009198:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 800919c:	4770      	bx	lr
 800919e:	bf00      	nop

080091a0 <uxr_set_reply_callback>:
 80091a0:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 80091a4:	4770      	bx	lr
 80091a6:	bf00      	nop

080091a8 <uxr_create_output_best_effort_stream>:
 80091a8:	b510      	push	{r4, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	e9cd 2100 	strd	r2, r1, [sp]
 80091b0:	4604      	mov	r4, r0
 80091b2:	f000 ff5b 	bl	800a06c <uxr_session_header_offset>
 80091b6:	e9dd 2100 	ldrd	r2, r1, [sp]
 80091ba:	4603      	mov	r3, r0
 80091bc:	f104 0008 	add.w	r0, r4, #8
 80091c0:	b004      	add	sp, #16
 80091c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091c6:	f001 b827 	b.w	800a218 <uxr_add_output_best_effort_buffer>
 80091ca:	bf00      	nop

080091cc <uxr_create_output_reliable_stream>:
 80091cc:	b510      	push	{r4, lr}
 80091ce:	b088      	sub	sp, #32
 80091d0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80091d4:	4604      	mov	r4, r0
 80091d6:	9303      	str	r3, [sp, #12]
 80091d8:	f000 ff48 	bl	800a06c <uxr_session_header_offset>
 80091dc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80091e0:	9000      	str	r0, [sp, #0]
 80091e2:	9905      	ldr	r1, [sp, #20]
 80091e4:	f104 0008 	add.w	r0, r4, #8
 80091e8:	f001 f82a 	bl	800a240 <uxr_add_output_reliable_buffer>
 80091ec:	2200      	movs	r2, #0
 80091ee:	b2c3      	uxtb	r3, r0
 80091f0:	f363 0207 	bfi	r2, r3, #0, #8
 80091f4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80091f8:	f363 220f 	bfi	r2, r3, #8, #8
 80091fc:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8009200:	f363 4217 	bfi	r2, r3, #16, #8
 8009204:	0e03      	lsrs	r3, r0, #24
 8009206:	f363 621f 	bfi	r2, r3, #24, #8
 800920a:	4610      	mov	r0, r2
 800920c:	b008      	add	sp, #32
 800920e:	bd10      	pop	{r4, pc}

08009210 <uxr_create_input_best_effort_stream>:
 8009210:	b082      	sub	sp, #8
 8009212:	3008      	adds	r0, #8
 8009214:	b002      	add	sp, #8
 8009216:	f001 b82d 	b.w	800a274 <uxr_add_input_best_effort_buffer>
 800921a:	bf00      	nop

0800921c <uxr_create_input_reliable_stream>:
 800921c:	b510      	push	{r4, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	4c0b      	ldr	r4, [pc, #44]	; (8009250 <uxr_create_input_reliable_stream+0x34>)
 8009222:	9400      	str	r4, [sp, #0]
 8009224:	3008      	adds	r0, #8
 8009226:	f001 f83b 	bl	800a2a0 <uxr_add_input_reliable_buffer>
 800922a:	2200      	movs	r2, #0
 800922c:	b2c3      	uxtb	r3, r0
 800922e:	f363 0207 	bfi	r2, r3, #0, #8
 8009232:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8009236:	f363 220f 	bfi	r2, r3, #8, #8
 800923a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800923e:	f363 4217 	bfi	r2, r3, #16, #8
 8009242:	0e03      	lsrs	r3, r0, #24
 8009244:	f363 621f 	bfi	r2, r3, #24, #8
 8009248:	4610      	mov	r0, r2
 800924a:	b004      	add	sp, #16
 800924c:	bd10      	pop	{r4, pc}
 800924e:	bf00      	nop
 8009250:	0800902d 	.word	0x0800902d

08009254 <uxr_epoch_nanos>:
 8009254:	b510      	push	{r4, lr}
 8009256:	4604      	mov	r4, r0
 8009258:	f001 f8d8 	bl	800a40c <uxr_nanos>
 800925c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8009260:	1ac0      	subs	r0, r0, r3
 8009262:	eb61 0102 	sbc.w	r1, r1, r2
 8009266:	bd10      	pop	{r4, pc}

08009268 <uxr_flash_output_streams>:
 8009268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	7e03      	ldrb	r3, [r0, #24]
 800926e:	b084      	sub	sp, #16
 8009270:	4604      	mov	r4, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d035      	beq.n	80092e2 <uxr_flash_output_streams+0x7a>
 8009276:	f04f 0900 	mov.w	r9, #0
 800927a:	4648      	mov	r0, r9
 800927c:	f10d 0802 	add.w	r8, sp, #2
 8009280:	af03      	add	r7, sp, #12
 8009282:	ae02      	add	r6, sp, #8
 8009284:	e006      	b.n	8009294 <uxr_flash_output_streams+0x2c>
 8009286:	7e23      	ldrb	r3, [r4, #24]
 8009288:	f109 0901 	add.w	r9, r9, #1
 800928c:	fa5f f089 	uxtb.w	r0, r9
 8009290:	4283      	cmp	r3, r0
 8009292:	d926      	bls.n	80092e2 <uxr_flash_output_streams+0x7a>
 8009294:	2201      	movs	r2, #1
 8009296:	4611      	mov	r1, r2
 8009298:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 800929c:	f000 ff1e 	bl	800a0dc <uxr_stream_id>
 80092a0:	3508      	adds	r5, #8
 80092a2:	4684      	mov	ip, r0
 80092a4:	4643      	mov	r3, r8
 80092a6:	463a      	mov	r2, r7
 80092a8:	4631      	mov	r1, r6
 80092aa:	4628      	mov	r0, r5
 80092ac:	f8cd c004 	str.w	ip, [sp, #4]
 80092b0:	f004 fed6 	bl	800e060 <uxr_prepare_best_effort_buffer_to_send>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	d0e6      	beq.n	8009286 <uxr_flash_output_streams+0x1e>
 80092b8:	9b02      	ldr	r3, [sp, #8]
 80092ba:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80092be:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80092c2:	4620      	mov	r0, r4
 80092c4:	f000 fe7c 	bl	8009fc0 <uxr_stamp_session_header>
 80092c8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80092ca:	9a03      	ldr	r2, [sp, #12]
 80092cc:	685d      	ldr	r5, [r3, #4]
 80092ce:	6818      	ldr	r0, [r3, #0]
 80092d0:	9902      	ldr	r1, [sp, #8]
 80092d2:	47a8      	blx	r5
 80092d4:	f109 0901 	add.w	r9, r9, #1
 80092d8:	7e23      	ldrb	r3, [r4, #24]
 80092da:	fa5f f089 	uxtb.w	r0, r9
 80092de:	4283      	cmp	r3, r0
 80092e0:	d8d8      	bhi.n	8009294 <uxr_flash_output_streams+0x2c>
 80092e2:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80092e6:	b38b      	cbz	r3, 800934c <uxr_flash_output_streams+0xe4>
 80092e8:	f04f 0900 	mov.w	r9, #0
 80092ec:	f10d 0802 	add.w	r8, sp, #2
 80092f0:	af03      	add	r7, sp, #12
 80092f2:	ae02      	add	r6, sp, #8
 80092f4:	4648      	mov	r0, r9
 80092f6:	2201      	movs	r2, #1
 80092f8:	2102      	movs	r1, #2
 80092fa:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 80092fe:	f000 feed 	bl	800a0dc <uxr_stream_id>
 8009302:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8009306:	3520      	adds	r5, #32
 8009308:	9001      	str	r0, [sp, #4]
 800930a:	e00d      	b.n	8009328 <uxr_flash_output_streams+0xc0>
 800930c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8009310:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8009314:	9b02      	ldr	r3, [sp, #8]
 8009316:	f000 fe53 	bl	8009fc0 <uxr_stamp_session_header>
 800931a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800931c:	9a03      	ldr	r2, [sp, #12]
 800931e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009322:	9902      	ldr	r1, [sp, #8]
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	47d0      	blx	sl
 8009328:	4643      	mov	r3, r8
 800932a:	463a      	mov	r2, r7
 800932c:	4631      	mov	r1, r6
 800932e:	4628      	mov	r0, r5
 8009330:	f005 f8b4 	bl	800e49c <uxr_prepare_next_reliable_buffer_to_send>
 8009334:	4603      	mov	r3, r0
 8009336:	4620      	mov	r0, r4
 8009338:	2b00      	cmp	r3, #0
 800933a:	d1e7      	bne.n	800930c <uxr_flash_output_streams+0xa4>
 800933c:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8009340:	f109 0901 	add.w	r9, r9, #1
 8009344:	fa5f f089 	uxtb.w	r0, r9
 8009348:	4283      	cmp	r3, r0
 800934a:	d8d4      	bhi.n	80092f6 <uxr_flash_output_streams+0x8e>
 800934c:	b004      	add	sp, #16
 800934e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009352:	bf00      	nop

08009354 <read_submessage_info>:
 8009354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009358:	460d      	mov	r5, r1
 800935a:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 800935e:	4669      	mov	r1, sp
 8009360:	4607      	mov	r7, r0
 8009362:	4628      	mov	r0, r5
 8009364:	f001 feee 	bl	800b144 <uxr_deserialize_BaseObjectReply>
 8009368:	a902      	add	r1, sp, #8
 800936a:	4604      	mov	r4, r0
 800936c:	4628      	mov	r0, r5
 800936e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8009372:	f7fe fc9d 	bl	8007cb0 <ucdr_deserialize_bool>
 8009376:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800937a:	4004      	ands	r4, r0
 800937c:	b2e4      	uxtb	r4, r4
 800937e:	b95b      	cbnz	r3, 8009398 <read_submessage_info+0x44>
 8009380:	a987      	add	r1, sp, #540	; 0x21c
 8009382:	4628      	mov	r0, r5
 8009384:	f7fe fc94 	bl	8007cb0 <ucdr_deserialize_bool>
 8009388:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 800938c:	4606      	mov	r6, r0
 800938e:	b94b      	cbnz	r3, 80093a4 <read_submessage_info+0x50>
 8009390:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8009394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009398:	a903      	add	r1, sp, #12
 800939a:	4628      	mov	r0, r5
 800939c:	f001 fd7a 	bl	800ae94 <uxr_deserialize_ObjectVariant>
 80093a0:	4004      	ands	r4, r0
 80093a2:	e7ed      	b.n	8009380 <read_submessage_info+0x2c>
 80093a4:	a988      	add	r1, sp, #544	; 0x220
 80093a6:	4628      	mov	r0, r5
 80093a8:	f7fe fcb0 	bl	8007d0c <ucdr_deserialize_uint8_t>
 80093ac:	4234      	tst	r4, r6
 80093ae:	d0ef      	beq.n	8009390 <read_submessage_info+0x3c>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d0ed      	beq.n	8009390 <read_submessage_info+0x3c>
 80093b4:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 80093b8:	2b0d      	cmp	r3, #13
 80093ba:	d1e9      	bne.n	8009390 <read_submessage_info+0x3c>
 80093bc:	a98a      	add	r1, sp, #552	; 0x228
 80093be:	4628      	mov	r0, r5
 80093c0:	f7ff fa4a 	bl	8008858 <ucdr_deserialize_int16_t>
 80093c4:	b140      	cbz	r0, 80093d8 <read_submessage_info+0x84>
 80093c6:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	dd07      	ble.n	80093de <read_submessage_info+0x8a>
 80093ce:	f1b8 0f00 	cmp.w	r8, #0
 80093d2:	bf14      	ite	ne
 80093d4:	2001      	movne	r0, #1
 80093d6:	2002      	moveq	r0, #2
 80093d8:	f887 00b5 	strb.w	r0, [r7, #181]	; 0xb5
 80093dc:	e7d8      	b.n	8009390 <read_submessage_info+0x3c>
 80093de:	2000      	movs	r0, #0
 80093e0:	e7fa      	b.n	80093d8 <read_submessage_info+0x84>
 80093e2:	bf00      	nop

080093e4 <read_submessage_list>:
 80093e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e8:	b097      	sub	sp, #92	; 0x5c
 80093ea:	4ec1      	ldr	r6, [pc, #772]	; (80096f0 <read_submessage_list+0x30c>)
 80093ec:	9209      	str	r2, [sp, #36]	; 0x24
 80093ee:	4604      	mov	r4, r0
 80093f0:	460d      	mov	r5, r1
 80093f2:	f04f 0801 	mov.w	r8, #1
 80093f6:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 80093fa:	aa0c      	add	r2, sp, #48	; 0x30
 80093fc:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8009400:	4628      	mov	r0, r5
 8009402:	f000 ffbd 	bl	800a380 <uxr_read_submessage_header>
 8009406:	2800      	cmp	r0, #0
 8009408:	f000 813e 	beq.w	8009688 <read_submessage_list+0x2a4>
 800940c:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8009410:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8009414:	3b02      	subs	r3, #2
 8009416:	2b0d      	cmp	r3, #13
 8009418:	d8ed      	bhi.n	80093f6 <read_submessage_list+0x12>
 800941a:	a101      	add	r1, pc, #4	; (adr r1, 8009420 <read_submessage_list+0x3c>)
 800941c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009420:	0800967f 	.word	0x0800967f
 8009424:	080093f7 	.word	0x080093f7
 8009428:	0800966f 	.word	0x0800966f
 800942c:	0800960d 	.word	0x0800960d
 8009430:	08009603 	.word	0x08009603
 8009434:	080093f7 	.word	0x080093f7
 8009438:	080093f7 	.word	0x080093f7
 800943c:	08009563 	.word	0x08009563
 8009440:	080094f3 	.word	0x080094f3
 8009444:	080094b3 	.word	0x080094b3
 8009448:	080093f7 	.word	0x080093f7
 800944c:	080093f7 	.word	0x080093f7
 8009450:	080093f7 	.word	0x080093f7
 8009454:	08009459 	.word	0x08009459
 8009458:	a910      	add	r1, sp, #64	; 0x40
 800945a:	4628      	mov	r0, r5
 800945c:	f002 f896 	bl	800b58c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8009460:	f8d4 9090 	ldr.w	r9, [r4, #144]	; 0x90
 8009464:	f1b9 0f00 	cmp.w	r9, #0
 8009468:	f000 8116 	beq.w	8009698 <read_submessage_list+0x2b4>
 800946c:	f000 ffce 	bl	800a40c <uxr_nanos>
 8009470:	9f15      	ldr	r7, [sp, #84]	; 0x54
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009478:	2100      	movs	r1, #0
 800947a:	468c      	mov	ip, r1
 800947c:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8009480:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8009484:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009486:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009488:	468c      	mov	ip, r1
 800948a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 800948e:	46e2      	mov	sl, ip
 8009490:	46bc      	mov	ip, r7
 8009492:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	; 0x48
 8009496:	fbc0 7106 	smlal	r7, r1, r0, r6
 800949a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 800949e:	e9cd 7100 	strd	r7, r1, [sp]
 80094a2:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 80094a6:	9106      	str	r1, [sp, #24]
 80094a8:	4620      	mov	r0, r4
 80094aa:	47c8      	blx	r9
 80094ac:	f884 80a0 	strb.w	r8, [r4, #160]	; 0xa0
 80094b0:	e7a1      	b.n	80093f6 <read_submessage_list+0x12>
 80094b2:	a910      	add	r1, sp, #64	; 0x40
 80094b4:	4628      	mov	r0, r5
 80094b6:	f002 f857 	bl	800b568 <uxr_deserialize_HEARTBEAT_Payload>
 80094ba:	2100      	movs	r1, #0
 80094bc:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 80094c0:	f000 fe36 	bl	800a130 <uxr_stream_id_from_raw>
 80094c4:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80094c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80094ca:	4639      	mov	r1, r7
 80094cc:	f104 0008 	add.w	r0, r4, #8
 80094d0:	f000 ff1c 	bl	800a30c <uxr_get_input_reliable_stream>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d08e      	beq.n	80093f6 <read_submessage_list+0x12>
 80094d8:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 80094dc:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 80094e0:	f004 fd2c 	bl	800df3c <uxr_process_heartbeat>
 80094e4:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 80094e8:	463a      	mov	r2, r7
 80094ea:	4620      	mov	r0, r4
 80094ec:	f7ff fdf6 	bl	80090dc <write_submessage_acknack.isra.0>
 80094f0:	e781      	b.n	80093f6 <read_submessage_list+0x12>
 80094f2:	a910      	add	r1, sp, #64	; 0x40
 80094f4:	4628      	mov	r0, r5
 80094f6:	f002 f80f 	bl	800b518 <uxr_deserialize_ACKNACK_Payload>
 80094fa:	2100      	movs	r1, #0
 80094fc:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8009500:	f000 fe16 	bl	800a130 <uxr_stream_id_from_raw>
 8009504:	900d      	str	r0, [sp, #52]	; 0x34
 8009506:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800950a:	f104 0008 	add.w	r0, r4, #8
 800950e:	f000 fee9 	bl	800a2e4 <uxr_get_output_reliable_stream>
 8009512:	4607      	mov	r7, r0
 8009514:	2800      	cmp	r0, #0
 8009516:	f43f af6e 	beq.w	80093f6 <read_submessage_list+0x12>
 800951a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800951e:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8009522:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8009526:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800952a:	b289      	uxth	r1, r1
 800952c:	f005 f860 	bl	800e5f0 <uxr_process_acknack>
 8009530:	4638      	mov	r0, r7
 8009532:	f005 f81d 	bl	800e570 <uxr_begin_output_nack_buffer_it>
 8009536:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 800953a:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 800953e:	e006      	b.n	800954e <read_submessage_list+0x16a>
 8009540:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009542:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009544:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8009548:	990e      	ldr	r1, [sp, #56]	; 0x38
 800954a:	6818      	ldr	r0, [r3, #0]
 800954c:	47c8      	blx	r9
 800954e:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8009552:	aa0f      	add	r2, sp, #60	; 0x3c
 8009554:	4651      	mov	r1, sl
 8009556:	4638      	mov	r0, r7
 8009558:	f005 f80c 	bl	800e574 <uxr_next_reliable_nack_buffer_to_send>
 800955c:	2800      	cmp	r0, #0
 800955e:	d1ef      	bne.n	8009540 <read_submessage_list+0x15c>
 8009560:	e749      	b.n	80093f6 <read_submessage_list+0x12>
 8009562:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8009566:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 800956a:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 800956e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8009572:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8009576:	4651      	mov	r1, sl
 8009578:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800957c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
 8009580:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8009584:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8009588:	4628      	mov	r0, r5
 800958a:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800958e:	f001 fd23 	bl	800afd8 <uxr_deserialize_BaseObjectRequest>
 8009592:	4650      	mov	r0, sl
 8009594:	a90f      	add	r1, sp, #60	; 0x3c
 8009596:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 800959a:	f000 fd8d 	bl	800a0b8 <uxr_parse_base_object_request>
 800959e:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 80095a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80095a4:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 80095a8:	9110      	str	r1, [sp, #64]	; 0x40
 80095aa:	3f04      	subs	r7, #4
 80095ac:	f009 090e 	and.w	r9, r9, #14
 80095b0:	b2bf      	uxth	r7, r7
 80095b2:	f1bb 0f00 	cmp.w	fp, #0
 80095b6:	d006      	beq.n	80095c6 <read_submessage_list+0x1e2>
 80095b8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	4652      	mov	r2, sl
 80095c0:	2300      	movs	r3, #0
 80095c2:	4620      	mov	r0, r4
 80095c4:	47d8      	blx	fp
 80095c6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80095c8:	b16a      	cbz	r2, 80095e6 <read_submessage_list+0x202>
 80095ca:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80095cc:	2100      	movs	r1, #0
 80095ce:	3802      	subs	r0, #2
 80095d0:	e002      	b.n	80095d8 <read_submessage_list+0x1f4>
 80095d2:	3101      	adds	r1, #1
 80095d4:	4291      	cmp	r1, r2
 80095d6:	d006      	beq.n	80095e6 <read_submessage_list+0x202>
 80095d8:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80095dc:	4553      	cmp	r3, sl
 80095de:	d1f8      	bne.n	80095d2 <read_submessage_list+0x1ee>
 80095e0:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80095e2:	2200      	movs	r2, #0
 80095e4:	545a      	strb	r2, [r3, r1]
 80095e6:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 80095ea:	9102      	str	r1, [sp, #8]
 80095ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80095ee:	9101      	str	r1, [sp, #4]
 80095f0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80095f2:	9100      	str	r1, [sp, #0]
 80095f4:	464b      	mov	r3, r9
 80095f6:	463a      	mov	r2, r7
 80095f8:	4629      	mov	r1, r5
 80095fa:	4620      	mov	r0, r4
 80095fc:	f005 f87c 	bl	800e6f8 <read_submessage_format>
 8009600:	e6f9      	b.n	80093f6 <read_submessage_list+0x12>
 8009602:	4629      	mov	r1, r5
 8009604:	4620      	mov	r0, r4
 8009606:	f7ff fea5 	bl	8009354 <read_submessage_info>
 800960a:	e6f4      	b.n	80093f6 <read_submessage_list+0x12>
 800960c:	2a00      	cmp	r2, #0
 800960e:	d03e      	beq.n	800968e <read_submessage_list+0x2aa>
 8009610:	a910      	add	r1, sp, #64	; 0x40
 8009612:	4628      	mov	r0, r5
 8009614:	f001 fedc 	bl	800b3d0 <uxr_deserialize_STATUS_Payload>
 8009618:	a90e      	add	r1, sp, #56	; 0x38
 800961a:	aa0d      	add	r2, sp, #52	; 0x34
 800961c:	a810      	add	r0, sp, #64	; 0x40
 800961e:	f000 fd4b 	bl	800a0b8 <uxr_parse_base_object_request>
 8009622:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8009626:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009628:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 800962c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 8009630:	910f      	str	r1, [sp, #60]	; 0x3c
 8009632:	f1ba 0f00 	cmp.w	sl, #0
 8009636:	d006      	beq.n	8009646 <read_submessage_list+0x262>
 8009638:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800963c:	9300      	str	r3, [sp, #0]
 800963e:	463a      	mov	r2, r7
 8009640:	464b      	mov	r3, r9
 8009642:	4620      	mov	r0, r4
 8009644:	47d0      	blx	sl
 8009646:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8009648:	2a00      	cmp	r2, #0
 800964a:	f43f aed4 	beq.w	80093f6 <read_submessage_list+0x12>
 800964e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8009650:	2100      	movs	r1, #0
 8009652:	3802      	subs	r0, #2
 8009654:	e003      	b.n	800965e <read_submessage_list+0x27a>
 8009656:	3101      	adds	r1, #1
 8009658:	4291      	cmp	r1, r2
 800965a:	f43f aecc 	beq.w	80093f6 <read_submessage_list+0x12>
 800965e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8009662:	42bb      	cmp	r3, r7
 8009664:	d1f7      	bne.n	8009656 <read_submessage_list+0x272>
 8009666:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8009668:	f803 9001 	strb.w	r9, [r3, r1]
 800966c:	e6c3      	b.n	80093f6 <read_submessage_list+0x12>
 800966e:	2a00      	cmp	r2, #0
 8009670:	f47f aec1 	bne.w	80093f6 <read_submessage_list+0x12>
 8009674:	4629      	mov	r1, r5
 8009676:	4620      	mov	r0, r4
 8009678:	f000 fc64 	bl	8009f44 <uxr_read_create_session_status>
 800967c:	e6bb      	b.n	80093f6 <read_submessage_list+0x12>
 800967e:	4629      	mov	r1, r5
 8009680:	4620      	mov	r0, r4
 8009682:	f7ff fcf5 	bl	8009070 <read_submessage_get_info>
 8009686:	e6b6      	b.n	80093f6 <read_submessage_list+0x12>
 8009688:	b017      	add	sp, #92	; 0x5c
 800968a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800968e:	4629      	mov	r1, r5
 8009690:	4620      	mov	r0, r4
 8009692:	f000 fc63 	bl	8009f5c <uxr_read_delete_session_status>
 8009696:	e6ae      	b.n	80093f6 <read_submessage_list+0x12>
 8009698:	f000 feb8 	bl	800a40c <uxr_nanos>
 800969c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800969e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80096a0:	464f      	mov	r7, r9
 80096a2:	fbc3 2706 	smlal	r2, r7, r3, r6
 80096a6:	1812      	adds	r2, r2, r0
 80096a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80096ac:	eb47 0101 	adc.w	r1, r7, r1
 80096b0:	464f      	mov	r7, r9
 80096b2:	fbc3 0706 	smlal	r0, r7, r3, r6
 80096b6:	463b      	mov	r3, r7
 80096b8:	4684      	mov	ip, r0
 80096ba:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	; 0x40
 80096be:	fbc7 0906 	smlal	r0, r9, r7, r6
 80096c2:	eb1c 0c00 	adds.w	ip, ip, r0
 80096c6:	464f      	mov	r7, r9
 80096c8:	eb43 0307 	adc.w	r3, r3, r7
 80096cc:	ebb2 0c0c 	subs.w	ip, r2, ip
 80096d0:	eb61 0303 	sbc.w	r3, r1, r3
 80096d4:	0fda      	lsrs	r2, r3, #31
 80096d6:	eb12 020c 	adds.w	r2, r2, ip
 80096da:	f143 0300 	adc.w	r3, r3, #0
 80096de:	0852      	lsrs	r2, r2, #1
 80096e0:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80096e4:	105b      	asrs	r3, r3, #1
 80096e6:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
 80096ea:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
 80096ee:	e6dd      	b.n	80094ac <read_submessage_list+0xc8>
 80096f0:	3b9aca00 	.word	0x3b9aca00

080096f4 <listen_message_reliably>:
 80096f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	1e0b      	subs	r3, r1, #0
 80096fa:	b09d      	sub	sp, #116	; 0x74
 80096fc:	bfb8      	it	lt
 80096fe:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8009702:	4680      	mov	r8, r0
 8009704:	9305      	str	r3, [sp, #20]
 8009706:	f000 fe67 	bl	800a3d8 <uxr_millis>
 800970a:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 800970e:	4681      	mov	r9, r0
 8009710:	2a00      	cmp	r2, #0
 8009712:	f000 80a1 	beq.w	8009858 <listen_message_reliably+0x164>
 8009716:	2600      	movs	r6, #0
 8009718:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800971c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8009720:	9303      	str	r3, [sp, #12]
 8009722:	4630      	mov	r0, r6
 8009724:	460f      	mov	r7, r1
 8009726:	e00f      	b.n	8009748 <listen_message_reliably+0x54>
 8009728:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800972c:	9903      	ldr	r1, [sp, #12]
 800972e:	455a      	cmp	r2, fp
 8009730:	f106 0601 	add.w	r6, r6, #1
 8009734:	eb73 0101 	sbcs.w	r1, r3, r1
 8009738:	b2f0      	uxtb	r0, r6
 800973a:	da01      	bge.n	8009740 <listen_message_reliably+0x4c>
 800973c:	4693      	mov	fp, r2
 800973e:	9303      	str	r3, [sp, #12]
 8009740:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8009744:	4283      	cmp	r3, r0
 8009746:	d960      	bls.n	800980a <listen_message_reliably+0x116>
 8009748:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 800974c:	2102      	movs	r1, #2
 800974e:	2201      	movs	r2, #1
 8009750:	f000 fcc4 	bl	800a0dc <uxr_stream_id>
 8009754:	00e4      	lsls	r4, r4, #3
 8009756:	f104 0520 	add.w	r5, r4, #32
 800975a:	4445      	add	r5, r8
 800975c:	4601      	mov	r1, r0
 800975e:	463b      	mov	r3, r7
 8009760:	464a      	mov	r2, r9
 8009762:	4628      	mov	r0, r5
 8009764:	9109      	str	r1, [sp, #36]	; 0x24
 8009766:	f004 fed9 	bl	800e51c <uxr_update_output_stream_heartbeat_timestamp>
 800976a:	eb08 0304 	add.w	r3, r8, r4
 800976e:	2800      	cmp	r0, #0
 8009770:	d0da      	beq.n	8009728 <listen_message_reliably+0x34>
 8009772:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8009776:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 800977a:	9304      	str	r3, [sp, #16]
 800977c:	4640      	mov	r0, r8
 800977e:	f000 fc75 	bl	800a06c <uxr_session_header_offset>
 8009782:	3501      	adds	r5, #1
 8009784:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8009788:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800978c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8009790:	2300      	movs	r3, #0
 8009792:	2211      	movs	r2, #17
 8009794:	9000      	str	r0, [sp, #0]
 8009796:	a90c      	add	r1, sp, #48	; 0x30
 8009798:	4650      	mov	r0, sl
 800979a:	f7ff fa3b 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800979e:	2300      	movs	r3, #0
 80097a0:	2205      	movs	r2, #5
 80097a2:	210b      	movs	r1, #11
 80097a4:	4650      	mov	r0, sl
 80097a6:	f000 fdd1 	bl	800a34c <uxr_buffer_submessage_header>
 80097aa:	8968      	ldrh	r0, [r5, #10]
 80097ac:	2101      	movs	r1, #1
 80097ae:	f005 f86d 	bl	800e88c <uxr_seq_num_add>
 80097b2:	892b      	ldrh	r3, [r5, #8]
 80097b4:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 80097b8:	4602      	mov	r2, r0
 80097ba:	9b04      	ldr	r3, [sp, #16]
 80097bc:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 80097c0:	a90a      	add	r1, sp, #40	; 0x28
 80097c2:	4650      	mov	r0, sl
 80097c4:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 80097c8:	f001 feba 	bl	800b540 <uxr_serialize_HEARTBEAT_Payload>
 80097cc:	2200      	movs	r2, #0
 80097ce:	4611      	mov	r1, r2
 80097d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097d2:	4640      	mov	r0, r8
 80097d4:	f000 fbf4 	bl	8009fc0 <uxr_stamp_session_header>
 80097d8:	4650      	mov	r0, sl
 80097da:	f7ff fa59 	bl	8008c90 <ucdr_buffer_length>
 80097de:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 80097e2:	4602      	mov	r2, r0
 80097e4:	a90c      	add	r1, sp, #48	; 0x30
 80097e6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80097ea:	4444      	add	r4, r8
 80097ec:	47a8      	blx	r5
 80097ee:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80097f2:	9903      	ldr	r1, [sp, #12]
 80097f4:	455a      	cmp	r2, fp
 80097f6:	f106 0601 	add.w	r6, r6, #1
 80097fa:	eb73 0101 	sbcs.w	r1, r3, r1
 80097fe:	b2f0      	uxtb	r0, r6
 8009800:	db9c      	blt.n	800973c <listen_message_reliably+0x48>
 8009802:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8009806:	4283      	cmp	r3, r0
 8009808:	d89e      	bhi.n	8009748 <listen_message_reliably+0x54>
 800980a:	9a03      	ldr	r2, [sp, #12]
 800980c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009810:	429a      	cmp	r2, r3
 8009812:	bf08      	it	eq
 8009814:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8009818:	d01e      	beq.n	8009858 <listen_message_reliably+0x164>
 800981a:	ebab 0309 	sub.w	r3, fp, r9
 800981e:	9905      	ldr	r1, [sp, #20]
 8009820:	f8d8 2070 	ldr.w	r2, [r8, #112]	; 0x70
 8009824:	2b00      	cmp	r3, #0
 8009826:	bf08      	it	eq
 8009828:	2301      	moveq	r3, #1
 800982a:	4299      	cmp	r1, r3
 800982c:	bfa8      	it	ge
 800982e:	4619      	movge	r1, r3
 8009830:	6894      	ldr	r4, [r2, #8]
 8009832:	6810      	ldr	r0, [r2, #0]
 8009834:	4689      	mov	r9, r1
 8009836:	460b      	mov	r3, r1
 8009838:	aa08      	add	r2, sp, #32
 800983a:	a907      	add	r1, sp, #28
 800983c:	47a0      	blx	r4
 800983e:	b968      	cbnz	r0, 800985c <listen_message_reliably+0x168>
 8009840:	9b05      	ldr	r3, [sp, #20]
 8009842:	eba3 0309 	sub.w	r3, r3, r9
 8009846:	2b00      	cmp	r3, #0
 8009848:	9305      	str	r3, [sp, #20]
 800984a:	f73f af5c 	bgt.w	8009706 <listen_message_reliably+0x12>
 800984e:	4604      	mov	r4, r0
 8009850:	4620      	mov	r0, r4
 8009852:	b01d      	add	sp, #116	; 0x74
 8009854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009858:	9b05      	ldr	r3, [sp, #20]
 800985a:	e7e0      	b.n	800981e <listen_message_reliably+0x12a>
 800985c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8009860:	4604      	mov	r4, r0
 8009862:	a80c      	add	r0, sp, #48	; 0x30
 8009864:	f7ff f9e8 	bl	8008c38 <ucdr_init_buffer>
 8009868:	2500      	movs	r5, #0
 800986a:	f10d 031a 	add.w	r3, sp, #26
 800986e:	aa06      	add	r2, sp, #24
 8009870:	a90c      	add	r1, sp, #48	; 0x30
 8009872:	4640      	mov	r0, r8
 8009874:	f88d 5018 	strb.w	r5, [sp, #24]
 8009878:	f000 fbb6 	bl	8009fe8 <uxr_read_session_header>
 800987c:	b918      	cbnz	r0, 8009886 <listen_message_reliably+0x192>
 800987e:	4620      	mov	r0, r4
 8009880:	b01d      	add	sp, #116	; 0x74
 8009882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009886:	4629      	mov	r1, r5
 8009888:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800988c:	f000 fc50 	bl	800a130 <uxr_stream_id_from_raw>
 8009890:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8009894:	2d01      	cmp	r5, #1
 8009896:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 800989a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 800989e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80098a2:	d04b      	beq.n	800993c <listen_message_reliably+0x248>
 80098a4:	2d02      	cmp	r5, #2
 80098a6:	d00f      	beq.n	80098c8 <listen_message_reliably+0x1d4>
 80098a8:	2d00      	cmp	r5, #0
 80098aa:	d1e8      	bne.n	800987e <listen_message_reliably+0x18a>
 80098ac:	4629      	mov	r1, r5
 80098ae:	4628      	mov	r0, r5
 80098b0:	f000 fc3e 	bl	800a130 <uxr_stream_id_from_raw>
 80098b4:	a90c      	add	r1, sp, #48	; 0x30
 80098b6:	4602      	mov	r2, r0
 80098b8:	4640      	mov	r0, r8
 80098ba:	920a      	str	r2, [sp, #40]	; 0x28
 80098bc:	f7ff fd92 	bl	80093e4 <read_submessage_list>
 80098c0:	4620      	mov	r0, r4
 80098c2:	b01d      	add	sp, #116	; 0x74
 80098c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c8:	4631      	mov	r1, r6
 80098ca:	f108 0008 	add.w	r0, r8, #8
 80098ce:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 80098d2:	f000 fd1b 	bl	800a30c <uxr_get_input_reliable_stream>
 80098d6:	4607      	mov	r7, r0
 80098d8:	b338      	cbz	r0, 800992a <listen_message_reliably+0x236>
 80098da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098dc:	9203      	str	r2, [sp, #12]
 80098de:	a80c      	add	r0, sp, #48	; 0x30
 80098e0:	f7ff f9da 	bl	8008c98 <ucdr_buffer_remaining>
 80098e4:	4603      	mov	r3, r0
 80098e6:	f10d 0019 	add.w	r0, sp, #25
 80098ea:	9000      	str	r0, [sp, #0]
 80098ec:	9a03      	ldr	r2, [sp, #12]
 80098ee:	4651      	mov	r1, sl
 80098f0:	4638      	mov	r0, r7
 80098f2:	f004 fa29 	bl	800dd48 <uxr_receive_reliable_message>
 80098f6:	b1c0      	cbz	r0, 800992a <listen_message_reliably+0x236>
 80098f8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80098fc:	b393      	cbz	r3, 8009964 <listen_message_reliably+0x270>
 80098fe:	ad14      	add	r5, sp, #80	; 0x50
 8009900:	f04f 0a02 	mov.w	sl, #2
 8009904:	e00a      	b.n	800991c <listen_message_reliably+0x228>
 8009906:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 800990a:	f88d 6029 	strb.w	r6, [sp, #41]	; 0x29
 800990e:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 8009912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009914:	4629      	mov	r1, r5
 8009916:	4640      	mov	r0, r8
 8009918:	f7ff fd64 	bl	80093e4 <read_submessage_list>
 800991c:	2204      	movs	r2, #4
 800991e:	4629      	mov	r1, r5
 8009920:	4638      	mov	r0, r7
 8009922:	f004 fa91 	bl	800de48 <uxr_next_input_reliable_buffer_available>
 8009926:	2800      	cmp	r0, #0
 8009928:	d1ed      	bne.n	8009906 <listen_message_reliably+0x212>
 800992a:	4640      	mov	r0, r8
 800992c:	4632      	mov	r2, r6
 800992e:	4649      	mov	r1, r9
 8009930:	f7ff fbd4 	bl	80090dc <write_submessage_acknack.isra.0>
 8009934:	4620      	mov	r0, r4
 8009936:	b01d      	add	sp, #116	; 0x74
 8009938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800993c:	4631      	mov	r1, r6
 800993e:	f108 0008 	add.w	r0, r8, #8
 8009942:	f000 fcd9 	bl	800a2f8 <uxr_get_input_best_effort_stream>
 8009946:	2800      	cmp	r0, #0
 8009948:	d099      	beq.n	800987e <listen_message_reliably+0x18a>
 800994a:	4651      	mov	r1, sl
 800994c:	f004 f968 	bl	800dc20 <uxr_receive_best_effort_message>
 8009950:	2800      	cmp	r0, #0
 8009952:	d094      	beq.n	800987e <listen_message_reliably+0x18a>
 8009954:	f88d 502a 	strb.w	r5, [sp, #42]	; 0x2a
 8009958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800995a:	a90c      	add	r1, sp, #48	; 0x30
 800995c:	4640      	mov	r0, r8
 800995e:	f7ff fd41 	bl	80093e4 <read_submessage_list>
 8009962:	e78c      	b.n	800987e <listen_message_reliably+0x18a>
 8009964:	f88d 502a 	strb.w	r5, [sp, #42]	; 0x2a
 8009968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800996a:	a90c      	add	r1, sp, #48	; 0x30
 800996c:	4640      	mov	r0, r8
 800996e:	f7ff fd39 	bl	80093e4 <read_submessage_list>
 8009972:	e7c4      	b.n	80098fe <listen_message_reliably+0x20a>

08009974 <uxr_run_session_until_confirm_delivery>:
 8009974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009978:	4606      	mov	r6, r0
 800997a:	460d      	mov	r5, r1
 800997c:	f000 fd2c 	bl	800a3d8 <uxr_millis>
 8009980:	4607      	mov	r7, r0
 8009982:	4630      	mov	r0, r6
 8009984:	f7ff fc70 	bl	8009268 <uxr_flash_output_streams>
 8009988:	2d00      	cmp	r5, #0
 800998a:	f106 0808 	add.w	r8, r6, #8
 800998e:	bfa8      	it	ge
 8009990:	462c      	movge	r4, r5
 8009992:	da07      	bge.n	80099a4 <uxr_run_session_until_confirm_delivery+0x30>
 8009994:	e00e      	b.n	80099b4 <uxr_run_session_until_confirm_delivery+0x40>
 8009996:	f7ff fead 	bl	80096f4 <listen_message_reliably>
 800999a:	f000 fd1d 	bl	800a3d8 <uxr_millis>
 800999e:	1bc3      	subs	r3, r0, r7
 80099a0:	1aec      	subs	r4, r5, r3
 80099a2:	d407      	bmi.n	80099b4 <uxr_run_session_until_confirm_delivery+0x40>
 80099a4:	4640      	mov	r0, r8
 80099a6:	f000 fcbb 	bl	800a320 <uxr_output_streams_confirmed>
 80099aa:	4603      	mov	r3, r0
 80099ac:	4621      	mov	r1, r4
 80099ae:	4630      	mov	r0, r6
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d0f0      	beq.n	8009996 <uxr_run_session_until_confirm_delivery+0x22>
 80099b4:	4640      	mov	r0, r8
 80099b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ba:	f000 bcb1 	b.w	800a320 <uxr_output_streams_confirmed>
 80099be:	bf00      	nop

080099c0 <uxr_run_session_until_all_status>:
 80099c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c4:	9c08      	ldr	r4, [sp, #32]
 80099c6:	4606      	mov	r6, r0
 80099c8:	460f      	mov	r7, r1
 80099ca:	4691      	mov	r9, r2
 80099cc:	461d      	mov	r5, r3
 80099ce:	f7ff fc4b 	bl	8009268 <uxr_flash_output_streams>
 80099d2:	b124      	cbz	r4, 80099de <uxr_run_session_until_all_status+0x1e>
 80099d4:	4622      	mov	r2, r4
 80099d6:	21ff      	movs	r1, #255	; 0xff
 80099d8:	4628      	mov	r0, r5
 80099da:	f006 fc27 	bl	801022c <memset>
 80099de:	e9c6 951d 	strd	r9, r5, [r6, #116]	; 0x74
 80099e2:	67f4      	str	r4, [r6, #124]	; 0x7c
 80099e4:	f000 fcf8 	bl	800a3d8 <uxr_millis>
 80099e8:	3d01      	subs	r5, #1
 80099ea:	f1a9 0902 	sub.w	r9, r9, #2
 80099ee:	4680      	mov	r8, r0
 80099f0:	4639      	mov	r1, r7
 80099f2:	4630      	mov	r0, r6
 80099f4:	f7ff fe7e 	bl	80096f4 <listen_message_reliably>
 80099f8:	f000 fcee 	bl	800a3d8 <uxr_millis>
 80099fc:	eba0 0008 	sub.w	r0, r0, r8
 8009a00:	1a39      	subs	r1, r7, r0
 8009a02:	b344      	cbz	r4, 8009a56 <uxr_run_session_until_all_status+0x96>
 8009a04:	4628      	mov	r0, r5
 8009a06:	46ac      	mov	ip, r5
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e002      	b.n	8009a12 <uxr_run_session_until_all_status+0x52>
 8009a0c:	42a3      	cmp	r3, r4
 8009a0e:	d20d      	bcs.n	8009a2c <uxr_run_session_until_all_status+0x6c>
 8009a10:	3301      	adds	r3, #1
 8009a12:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8009a16:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8009a1a:	d1f7      	bne.n	8009a0c <uxr_run_session_until_all_status+0x4c>
 8009a1c:	42a3      	cmp	r3, r4
 8009a1e:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8009a22:	d213      	bcs.n	8009a4c <uxr_run_session_until_all_status+0x8c>
 8009a24:	2a00      	cmp	r2, #0
 8009a26:	d0f3      	beq.n	8009a10 <uxr_run_session_until_all_status+0x50>
 8009a28:	2900      	cmp	r1, #0
 8009a2a:	dce2      	bgt.n	80099f2 <uxr_run_session_until_all_status+0x32>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	67f3      	str	r3, [r6, #124]	; 0x7c
 8009a30:	442c      	add	r4, r5
 8009a32:	e001      	b.n	8009a38 <uxr_run_session_until_all_status+0x78>
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d812      	bhi.n	8009a5e <uxr_run_session_until_all_status+0x9e>
 8009a38:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8009a3c:	4284      	cmp	r4, r0
 8009a3e:	d1f9      	bne.n	8009a34 <uxr_run_session_until_all_status+0x74>
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	bf8c      	ite	hi
 8009a44:	2000      	movhi	r0, #0
 8009a46:	2001      	movls	r0, #1
 8009a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a4c:	2900      	cmp	r1, #0
 8009a4e:	dded      	ble.n	8009a2c <uxr_run_session_until_all_status+0x6c>
 8009a50:	2a00      	cmp	r2, #0
 8009a52:	d1ce      	bne.n	80099f2 <uxr_run_session_until_all_status+0x32>
 8009a54:	e7ea      	b.n	8009a2c <uxr_run_session_until_all_status+0x6c>
 8009a56:	67f4      	str	r4, [r6, #124]	; 0x7c
 8009a58:	2001      	movs	r0, #1
 8009a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a5e:	2000      	movs	r0, #0
 8009a60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009a64 <wait_session_status>:
 8009a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a68:	4604      	mov	r4, r0
 8009a6a:	b09d      	sub	sp, #116	; 0x74
 8009a6c:	20ff      	movs	r0, #255	; 0xff
 8009a6e:	7160      	strb	r0, [r4, #5]
 8009a70:	9303      	str	r3, [sp, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f000 80b6 	beq.w	8009be4 <wait_session_status+0x180>
 8009a78:	468a      	mov	sl, r1
 8009a7a:	4691      	mov	r9, r2
 8009a7c:	f04f 0b00 	mov.w	fp, #0
 8009a80:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009a82:	464a      	mov	r2, r9
 8009a84:	e9d3 0500 	ldrd	r0, r5, [r3]
 8009a88:	4651      	mov	r1, sl
 8009a8a:	47a8      	blx	r5
 8009a8c:	f000 fca4 	bl	800a3d8 <uxr_millis>
 8009a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009a94:	4605      	mov	r5, r0
 8009a96:	e009      	b.n	8009aac <wait_session_status+0x48>
 8009a98:	f000 fc9e 	bl	800a3d8 <uxr_millis>
 8009a9c:	1b40      	subs	r0, r0, r5
 8009a9e:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	dd40      	ble.n	8009b28 <wait_session_status+0xc4>
 8009aa6:	7960      	ldrb	r0, [r4, #5]
 8009aa8:	28ff      	cmp	r0, #255	; 0xff
 8009aaa:	d145      	bne.n	8009b38 <wait_session_status+0xd4>
 8009aac:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8009aae:	a908      	add	r1, sp, #32
 8009ab0:	6896      	ldr	r6, [r2, #8]
 8009ab2:	6810      	ldr	r0, [r2, #0]
 8009ab4:	aa09      	add	r2, sp, #36	; 0x24
 8009ab6:	47b0      	blx	r6
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d0ed      	beq.n	8009a98 <wait_session_status+0x34>
 8009abc:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8009ac0:	a80c      	add	r0, sp, #48	; 0x30
 8009ac2:	f7ff f8b9 	bl	8008c38 <ucdr_init_buffer>
 8009ac6:	2600      	movs	r6, #0
 8009ac8:	f10d 031e 	add.w	r3, sp, #30
 8009acc:	aa07      	add	r2, sp, #28
 8009ace:	a90c      	add	r1, sp, #48	; 0x30
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f88d 601c 	strb.w	r6, [sp, #28]
 8009ad6:	f000 fa87 	bl	8009fe8 <uxr_read_session_header>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d0dc      	beq.n	8009a98 <wait_session_status+0x34>
 8009ade:	4631      	mov	r1, r6
 8009ae0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8009ae4:	f000 fb24 	bl	800a130 <uxr_stream_id_from_raw>
 8009ae8:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8009aec:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8009af0:	9302      	str	r3, [sp, #8]
 8009af2:	2f01      	cmp	r7, #1
 8009af4:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 8009af8:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8009afc:	d05c      	beq.n	8009bb8 <wait_session_status+0x154>
 8009afe:	2f02      	cmp	r7, #2
 8009b00:	d020      	beq.n	8009b44 <wait_session_status+0xe0>
 8009b02:	2f00      	cmp	r7, #0
 8009b04:	d1c8      	bne.n	8009a98 <wait_session_status+0x34>
 8009b06:	4639      	mov	r1, r7
 8009b08:	4638      	mov	r0, r7
 8009b0a:	f000 fb11 	bl	800a130 <uxr_stream_id_from_raw>
 8009b0e:	a90c      	add	r1, sp, #48	; 0x30
 8009b10:	4602      	mov	r2, r0
 8009b12:	900b      	str	r0, [sp, #44]	; 0x2c
 8009b14:	4620      	mov	r0, r4
 8009b16:	f7ff fc65 	bl	80093e4 <read_submessage_list>
 8009b1a:	f000 fc5d 	bl	800a3d8 <uxr_millis>
 8009b1e:	1b40      	subs	r0, r0, r5
 8009b20:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	dcbe      	bgt.n	8009aa6 <wait_session_status+0x42>
 8009b28:	9b03      	ldr	r3, [sp, #12]
 8009b2a:	7960      	ldrb	r0, [r4, #5]
 8009b2c:	f10b 0b01 	add.w	fp, fp, #1
 8009b30:	455b      	cmp	r3, fp
 8009b32:	d001      	beq.n	8009b38 <wait_session_status+0xd4>
 8009b34:	28ff      	cmp	r0, #255	; 0xff
 8009b36:	d0a3      	beq.n	8009a80 <wait_session_status+0x1c>
 8009b38:	38ff      	subs	r0, #255	; 0xff
 8009b3a:	bf18      	it	ne
 8009b3c:	2001      	movne	r0, #1
 8009b3e:	b01d      	add	sp, #116	; 0x74
 8009b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b44:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8009b48:	9304      	str	r3, [sp, #16]
 8009b4a:	4631      	mov	r1, r6
 8009b4c:	f104 0008 	add.w	r0, r4, #8
 8009b50:	f000 fbdc 	bl	800a30c <uxr_get_input_reliable_stream>
 8009b54:	4680      	mov	r8, r0
 8009b56:	b348      	cbz	r0, 8009bac <wait_session_status+0x148>
 8009b58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b5a:	9205      	str	r2, [sp, #20]
 8009b5c:	a80c      	add	r0, sp, #48	; 0x30
 8009b5e:	f7ff f89b 	bl	8008c98 <ucdr_buffer_remaining>
 8009b62:	4603      	mov	r3, r0
 8009b64:	f10d 001d 	add.w	r0, sp, #29
 8009b68:	9000      	str	r0, [sp, #0]
 8009b6a:	9a05      	ldr	r2, [sp, #20]
 8009b6c:	9902      	ldr	r1, [sp, #8]
 8009b6e:	4640      	mov	r0, r8
 8009b70:	f004 f8ea 	bl	800dd48 <uxr_receive_reliable_message>
 8009b74:	b1d0      	cbz	r0, 8009bac <wait_session_status+0x148>
 8009b76:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d03a      	beq.n	8009bf4 <wait_session_status+0x190>
 8009b7e:	9f04      	ldr	r7, [sp, #16]
 8009b80:	e00a      	b.n	8009b98 <wait_session_status+0x134>
 8009b82:	f04f 0302 	mov.w	r3, #2
 8009b86:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 8009b8a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 8009b8e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 8009b92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b94:	f7ff fc26 	bl	80093e4 <read_submessage_list>
 8009b98:	a914      	add	r1, sp, #80	; 0x50
 8009b9a:	2204      	movs	r2, #4
 8009b9c:	4640      	mov	r0, r8
 8009b9e:	f004 f953 	bl	800de48 <uxr_next_input_reliable_buffer_available>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	a914      	add	r1, sp, #80	; 0x50
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d1ea      	bne.n	8009b82 <wait_session_status+0x11e>
 8009bac:	9904      	ldr	r1, [sp, #16]
 8009bae:	4632      	mov	r2, r6
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f7ff fa93 	bl	80090dc <write_submessage_acknack.isra.0>
 8009bb6:	e76f      	b.n	8009a98 <wait_session_status+0x34>
 8009bb8:	4631      	mov	r1, r6
 8009bba:	f104 0008 	add.w	r0, r4, #8
 8009bbe:	f000 fb9b 	bl	800a2f8 <uxr_get_input_best_effort_stream>
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	f43f af68 	beq.w	8009a98 <wait_session_status+0x34>
 8009bc8:	9902      	ldr	r1, [sp, #8]
 8009bca:	f004 f829 	bl	800dc20 <uxr_receive_best_effort_message>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	f43f af62 	beq.w	8009a98 <wait_session_status+0x34>
 8009bd4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8009bd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bda:	a90c      	add	r1, sp, #48	; 0x30
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f7ff fc01 	bl	80093e4 <read_submessage_list>
 8009be2:	e759      	b.n	8009a98 <wait_session_status+0x34>
 8009be4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009be6:	e9d3 0400 	ldrd	r0, r4, [r3]
 8009bea:	47a0      	blx	r4
 8009bec:	2001      	movs	r0, #1
 8009bee:	b01d      	add	sp, #116	; 0x74
 8009bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8009bf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bfa:	a90c      	add	r1, sp, #48	; 0x30
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f7ff fbf1 	bl	80093e4 <read_submessage_list>
 8009c02:	e7bc      	b.n	8009b7e <wait_session_status+0x11a>

08009c04 <uxr_delete_session_retries>:
 8009c04:	b530      	push	{r4, r5, lr}
 8009c06:	b08f      	sub	sp, #60	; 0x3c
 8009c08:	4604      	mov	r4, r0
 8009c0a:	460d      	mov	r5, r1
 8009c0c:	f000 fa2e 	bl	800a06c <uxr_session_header_offset>
 8009c10:	2300      	movs	r3, #0
 8009c12:	2210      	movs	r2, #16
 8009c14:	9000      	str	r0, [sp, #0]
 8009c16:	a902      	add	r1, sp, #8
 8009c18:	a806      	add	r0, sp, #24
 8009c1a:	f7fe fffb 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 8009c1e:	a906      	add	r1, sp, #24
 8009c20:	4620      	mov	r0, r4
 8009c22:	f000 f973 	bl	8009f0c <uxr_buffer_delete_session>
 8009c26:	2200      	movs	r2, #0
 8009c28:	4611      	mov	r1, r2
 8009c2a:	9b06      	ldr	r3, [sp, #24]
 8009c2c:	4620      	mov	r0, r4
 8009c2e:	f000 f9c7 	bl	8009fc0 <uxr_stamp_session_header>
 8009c32:	a806      	add	r0, sp, #24
 8009c34:	f7ff f82c 	bl	8008c90 <ucdr_buffer_length>
 8009c38:	462b      	mov	r3, r5
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	a902      	add	r1, sp, #8
 8009c3e:	4620      	mov	r0, r4
 8009c40:	f7ff ff10 	bl	8009a64 <wait_session_status>
 8009c44:	b118      	cbz	r0, 8009c4e <uxr_delete_session_retries+0x4a>
 8009c46:	7960      	ldrb	r0, [r4, #5]
 8009c48:	fab0 f080 	clz	r0, r0
 8009c4c:	0940      	lsrs	r0, r0, #5
 8009c4e:	b00f      	add	sp, #60	; 0x3c
 8009c50:	bd30      	pop	{r4, r5, pc}
 8009c52:	bf00      	nop

08009c54 <uxr_create_session>:
 8009c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c58:	f100 0b08 	add.w	fp, r0, #8
 8009c5c:	b0ab      	sub	sp, #172	; 0xac
 8009c5e:	4604      	mov	r4, r0
 8009c60:	4658      	mov	r0, fp
 8009c62:	f000 fa99 	bl	800a198 <uxr_reset_stream_storage>
 8009c66:	4620      	mov	r0, r4
 8009c68:	f000 fa00 	bl	800a06c <uxr_session_header_offset>
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	9000      	str	r0, [sp, #0]
 8009c70:	221c      	movs	r2, #28
 8009c72:	a90b      	add	r1, sp, #44	; 0x2c
 8009c74:	a812      	add	r0, sp, #72	; 0x48
 8009c76:	f7fe ffcd 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 8009c7a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009c7c:	8a1a      	ldrh	r2, [r3, #16]
 8009c7e:	3a04      	subs	r2, #4
 8009c80:	b292      	uxth	r2, r2
 8009c82:	a912      	add	r1, sp, #72	; 0x48
 8009c84:	4620      	mov	r0, r4
 8009c86:	f000 f917 	bl	8009eb8 <uxr_buffer_create_session>
 8009c8a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	f000 f983 	bl	8009f98 <uxr_stamp_create_session_header>
 8009c92:	a812      	add	r0, sp, #72	; 0x48
 8009c94:	f7fe fffc 	bl	8008c90 <ucdr_buffer_length>
 8009c98:	23ff      	movs	r3, #255	; 0xff
 8009c9a:	7163      	strb	r3, [r4, #5]
 8009c9c:	230a      	movs	r3, #10
 8009c9e:	46da      	mov	sl, fp
 8009ca0:	9303      	str	r3, [sp, #12]
 8009ca2:	4683      	mov	fp, r0
 8009ca4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009ca6:	465a      	mov	r2, fp
 8009ca8:	e9d3 0500 	ldrd	r0, r5, [r3]
 8009cac:	a90b      	add	r1, sp, #44	; 0x2c
 8009cae:	47a8      	blx	r5
 8009cb0:	f000 fb92 	bl	800a3d8 <uxr_millis>
 8009cb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009cb8:	4605      	mov	r5, r0
 8009cba:	e009      	b.n	8009cd0 <uxr_create_session+0x7c>
 8009cbc:	f000 fb8c 	bl	800a3d8 <uxr_millis>
 8009cc0:	1b40      	subs	r0, r0, r5
 8009cc2:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	7962      	ldrb	r2, [r4, #5]
 8009cca:	dd38      	ble.n	8009d3e <uxr_create_session+0xea>
 8009ccc:	2aff      	cmp	r2, #255	; 0xff
 8009cce:	d13c      	bne.n	8009d4a <uxr_create_session+0xf6>
 8009cd0:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8009cd2:	a907      	add	r1, sp, #28
 8009cd4:	6896      	ldr	r6, [r2, #8]
 8009cd6:	6810      	ldr	r0, [r2, #0]
 8009cd8:	aa08      	add	r2, sp, #32
 8009cda:	47b0      	blx	r6
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d0ed      	beq.n	8009cbc <uxr_create_session+0x68>
 8009ce0:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8009ce4:	a81a      	add	r0, sp, #104	; 0x68
 8009ce6:	f7fe ffa7 	bl	8008c38 <ucdr_init_buffer>
 8009cea:	2600      	movs	r6, #0
 8009cec:	f10d 031a 	add.w	r3, sp, #26
 8009cf0:	aa06      	add	r2, sp, #24
 8009cf2:	a91a      	add	r1, sp, #104	; 0x68
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	f88d 6018 	strb.w	r6, [sp, #24]
 8009cfa:	f000 f975 	bl	8009fe8 <uxr_read_session_header>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d0dc      	beq.n	8009cbc <uxr_create_session+0x68>
 8009d02:	4631      	mov	r1, r6
 8009d04:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8009d08:	f000 fa12 	bl	800a130 <uxr_stream_id_from_raw>
 8009d0c:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009d10:	2e01      	cmp	r6, #1
 8009d12:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8009d16:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 8009d1a:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8009d1e:	d053      	beq.n	8009dc8 <uxr_create_session+0x174>
 8009d20:	2e02      	cmp	r6, #2
 8009d22:	d018      	beq.n	8009d56 <uxr_create_session+0x102>
 8009d24:	2e00      	cmp	r6, #0
 8009d26:	d1c9      	bne.n	8009cbc <uxr_create_session+0x68>
 8009d28:	4631      	mov	r1, r6
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	f000 fa00 	bl	800a130 <uxr_stream_id_from_raw>
 8009d30:	a91a      	add	r1, sp, #104	; 0x68
 8009d32:	4602      	mov	r2, r0
 8009d34:	900a      	str	r0, [sp, #40]	; 0x28
 8009d36:	4620      	mov	r0, r4
 8009d38:	f7ff fb54 	bl	80093e4 <read_submessage_list>
 8009d3c:	e7be      	b.n	8009cbc <uxr_create_session+0x68>
 8009d3e:	9b03      	ldr	r3, [sp, #12]
 8009d40:	3b01      	subs	r3, #1
 8009d42:	9303      	str	r3, [sp, #12]
 8009d44:	d001      	beq.n	8009d4a <uxr_create_session+0xf6>
 8009d46:	2aff      	cmp	r2, #255	; 0xff
 8009d48:	d0ac      	beq.n	8009ca4 <uxr_create_session+0x50>
 8009d4a:	2a00      	cmp	r2, #0
 8009d4c:	d051      	beq.n	8009df2 <uxr_create_session+0x19e>
 8009d4e:	2000      	movs	r0, #0
 8009d50:	b02b      	add	sp, #172	; 0xac
 8009d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d56:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8009d5a:	9304      	str	r3, [sp, #16]
 8009d5c:	4639      	mov	r1, r7
 8009d5e:	4650      	mov	r0, sl
 8009d60:	f000 fad4 	bl	800a30c <uxr_get_input_reliable_stream>
 8009d64:	4680      	mov	r8, r0
 8009d66:	b348      	cbz	r0, 8009dbc <uxr_create_session+0x168>
 8009d68:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009d6a:	9205      	str	r2, [sp, #20]
 8009d6c:	a81a      	add	r0, sp, #104	; 0x68
 8009d6e:	f7fe ff93 	bl	8008c98 <ucdr_buffer_remaining>
 8009d72:	4603      	mov	r3, r0
 8009d74:	f10d 0019 	add.w	r0, sp, #25
 8009d78:	9000      	str	r0, [sp, #0]
 8009d7a:	9a05      	ldr	r2, [sp, #20]
 8009d7c:	4649      	mov	r1, r9
 8009d7e:	4640      	mov	r0, r8
 8009d80:	f003 ffe2 	bl	800dd48 <uxr_receive_reliable_message>
 8009d84:	b1d0      	cbz	r0, 8009dbc <uxr_create_session+0x168>
 8009d86:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d038      	beq.n	8009e00 <uxr_create_session+0x1ac>
 8009d8e:	9e04      	ldr	r6, [sp, #16]
 8009d90:	e00a      	b.n	8009da8 <uxr_create_session+0x154>
 8009d92:	f04f 0302 	mov.w	r3, #2
 8009d96:	f88d 6028 	strb.w	r6, [sp, #40]	; 0x28
 8009d9a:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
 8009d9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009da2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009da4:	f7ff fb1e 	bl	80093e4 <read_submessage_list>
 8009da8:	a922      	add	r1, sp, #136	; 0x88
 8009daa:	2204      	movs	r2, #4
 8009dac:	4640      	mov	r0, r8
 8009dae:	f004 f84b 	bl	800de48 <uxr_next_input_reliable_buffer_available>
 8009db2:	4603      	mov	r3, r0
 8009db4:	a922      	add	r1, sp, #136	; 0x88
 8009db6:	4620      	mov	r0, r4
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1ea      	bne.n	8009d92 <uxr_create_session+0x13e>
 8009dbc:	9904      	ldr	r1, [sp, #16]
 8009dbe:	463a      	mov	r2, r7
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f7ff f98b 	bl	80090dc <write_submessage_acknack.isra.0>
 8009dc6:	e779      	b.n	8009cbc <uxr_create_session+0x68>
 8009dc8:	4639      	mov	r1, r7
 8009dca:	4650      	mov	r0, sl
 8009dcc:	f000 fa94 	bl	800a2f8 <uxr_get_input_best_effort_stream>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	f43f af73 	beq.w	8009cbc <uxr_create_session+0x68>
 8009dd6:	4649      	mov	r1, r9
 8009dd8:	f003 ff22 	bl	800dc20 <uxr_receive_best_effort_message>
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	f43f af6d 	beq.w	8009cbc <uxr_create_session+0x68>
 8009de2:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8009de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009de8:	a91a      	add	r1, sp, #104	; 0x68
 8009dea:	4620      	mov	r0, r4
 8009dec:	f7ff fafa 	bl	80093e4 <read_submessage_list>
 8009df0:	e764      	b.n	8009cbc <uxr_create_session+0x68>
 8009df2:	4650      	mov	r0, sl
 8009df4:	f000 f9d0 	bl	800a198 <uxr_reset_stream_storage>
 8009df8:	2001      	movs	r0, #1
 8009dfa:	b02b      	add	sp, #172	; 0xac
 8009dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e00:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8009e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e06:	a91a      	add	r1, sp, #104	; 0x68
 8009e08:	4620      	mov	r0, r4
 8009e0a:	f7ff faeb 	bl	80093e4 <read_submessage_list>
 8009e0e:	e7be      	b.n	8009d8e <uxr_create_session+0x13a>

08009e10 <uxr_prepare_stream_to_write_submessage>:
 8009e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e14:	b082      	sub	sp, #8
 8009e16:	4682      	mov	sl, r0
 8009e18:	4610      	mov	r0, r2
 8009e1a:	4615      	mov	r5, r2
 8009e1c:	461e      	mov	r6, r3
 8009e1e:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8009e22:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8009e26:	9101      	str	r1, [sp, #4]
 8009e28:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009e2c:	f000 face 	bl	800a3cc <uxr_submessage_padding>
 8009e30:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009e34:	f105 0904 	add.w	r9, r5, #4
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	4481      	add	r9, r0
 8009e3c:	d01d      	beq.n	8009e7a <uxr_prepare_stream_to_write_submessage+0x6a>
 8009e3e:	2b02      	cmp	r3, #2
 8009e40:	d116      	bne.n	8009e70 <uxr_prepare_stream_to_write_submessage+0x60>
 8009e42:	4621      	mov	r1, r4
 8009e44:	f10a 0008 	add.w	r0, sl, #8
 8009e48:	f000 fa4c 	bl	800a2e4 <uxr_get_output_reliable_stream>
 8009e4c:	4604      	mov	r4, r0
 8009e4e:	b158      	cbz	r0, 8009e68 <uxr_prepare_stream_to_write_submessage+0x58>
 8009e50:	4649      	mov	r1, r9
 8009e52:	4632      	mov	r2, r6
 8009e54:	f004 f9b4 	bl	800e1c0 <uxr_prepare_reliable_buffer_to_write>
 8009e58:	4604      	mov	r4, r0
 8009e5a:	b12c      	cbz	r4, 8009e68 <uxr_prepare_stream_to_write_submessage+0x58>
 8009e5c:	4643      	mov	r3, r8
 8009e5e:	b2aa      	uxth	r2, r5
 8009e60:	4639      	mov	r1, r7
 8009e62:	4630      	mov	r0, r6
 8009e64:	f000 fa72 	bl	800a34c <uxr_buffer_submessage_header>
 8009e68:	4620      	mov	r0, r4
 8009e6a:	b002      	add	sp, #8
 8009e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e70:	2400      	movs	r4, #0
 8009e72:	4620      	mov	r0, r4
 8009e74:	b002      	add	sp, #8
 8009e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	f10a 0008 	add.w	r0, sl, #8
 8009e80:	f000 fa28 	bl	800a2d4 <uxr_get_output_best_effort_stream>
 8009e84:	4604      	mov	r4, r0
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d0ee      	beq.n	8009e68 <uxr_prepare_stream_to_write_submessage+0x58>
 8009e8a:	4649      	mov	r1, r9
 8009e8c:	4632      	mov	r2, r6
 8009e8e:	f004 f8c7 	bl	800e020 <uxr_prepare_best_effort_buffer_to_write>
 8009e92:	4604      	mov	r4, r0
 8009e94:	e7e1      	b.n	8009e5a <uxr_prepare_stream_to_write_submessage+0x4a>
 8009e96:	bf00      	nop

08009e98 <uxr_init_session_info>:
 8009e98:	0e13      	lsrs	r3, r2, #24
 8009e9a:	7043      	strb	r3, [r0, #1]
 8009e9c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8009ea0:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8009ea4:	7001      	strb	r1, [r0, #0]
 8009ea6:	70c3      	strb	r3, [r0, #3]
 8009ea8:	2109      	movs	r1, #9
 8009eaa:	23ff      	movs	r3, #255	; 0xff
 8009eac:	f880 c002 	strb.w	ip, [r0, #2]
 8009eb0:	7102      	strb	r2, [r0, #4]
 8009eb2:	80c1      	strh	r1, [r0, #6]
 8009eb4:	7143      	strb	r3, [r0, #5]
 8009eb6:	4770      	bx	lr

08009eb8 <uxr_buffer_create_session>:
 8009eb8:	b530      	push	{r4, r5, lr}
 8009eba:	b089      	sub	sp, #36	; 0x24
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	4d12      	ldr	r5, [pc, #72]	; (8009f08 <uxr_buffer_create_session+0x50>)
 8009ec0:	9307      	str	r3, [sp, #28]
 8009ec2:	f8ad 201c 	strh.w	r2, [sp, #28]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	9301      	str	r3, [sp, #4]
 8009eca:	80c2      	strh	r2, [r0, #6]
 8009ecc:	f88d 2004 	strb.w	r2, [sp, #4]
 8009ed0:	682a      	ldr	r2, [r5, #0]
 8009ed2:	9200      	str	r2, [sp, #0]
 8009ed4:	88aa      	ldrh	r2, [r5, #4]
 8009ed6:	f8ad 2006 	strh.w	r2, [sp, #6]
 8009eda:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8009ede:	9202      	str	r2, [sp, #8]
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	7802      	ldrb	r2, [r0, #0]
 8009ee4:	9303      	str	r3, [sp, #12]
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	f88d 200c 	strb.w	r2, [sp, #12]
 8009eec:	4620      	mov	r0, r4
 8009eee:	2210      	movs	r2, #16
 8009ef0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8009ef4:	9306      	str	r3, [sp, #24]
 8009ef6:	f000 fa29 	bl	800a34c <uxr_buffer_submessage_header>
 8009efa:	4669      	mov	r1, sp
 8009efc:	4620      	mov	r0, r4
 8009efe:	f001 f981 	bl	800b204 <uxr_serialize_CREATE_CLIENT_Payload>
 8009f02:	b009      	add	sp, #36	; 0x24
 8009f04:	bd30      	pop	{r4, r5, pc}
 8009f06:	bf00      	nop
 8009f08:	08011274 	.word	0x08011274

08009f0c <uxr_buffer_delete_session>:
 8009f0c:	b510      	push	{r4, lr}
 8009f0e:	4b0c      	ldr	r3, [pc, #48]	; (8009f40 <uxr_buffer_delete_session+0x34>)
 8009f10:	b082      	sub	sp, #8
 8009f12:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8009f16:	f8ad c006 	strh.w	ip, [sp, #6]
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f22:	80c2      	strh	r2, [r0, #6]
 8009f24:	f8ad 3004 	strh.w	r3, [sp, #4]
 8009f28:	2204      	movs	r2, #4
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	2103      	movs	r1, #3
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 fa0c 	bl	800a34c <uxr_buffer_submessage_header>
 8009f34:	a901      	add	r1, sp, #4
 8009f36:	4620      	mov	r0, r4
 8009f38:	f001 fa0a 	bl	800b350 <uxr_serialize_DELETE_Payload>
 8009f3c:	b002      	add	sp, #8
 8009f3e:	bd10      	pop	{r4, pc}
 8009f40:	08011274 	.word	0x08011274

08009f44 <uxr_read_create_session_status>:
 8009f44:	b510      	push	{r4, lr}
 8009f46:	b088      	sub	sp, #32
 8009f48:	4604      	mov	r4, r0
 8009f4a:	4608      	mov	r0, r1
 8009f4c:	a901      	add	r1, sp, #4
 8009f4e:	f001 fa0f 	bl	800b370 <uxr_deserialize_STATUS_AGENT_Payload>
 8009f52:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009f56:	7163      	strb	r3, [r4, #5]
 8009f58:	b008      	add	sp, #32
 8009f5a:	bd10      	pop	{r4, pc}

08009f5c <uxr_read_delete_session_status>:
 8009f5c:	b510      	push	{r4, lr}
 8009f5e:	4604      	mov	r4, r0
 8009f60:	b084      	sub	sp, #16
 8009f62:	4608      	mov	r0, r1
 8009f64:	a902      	add	r1, sp, #8
 8009f66:	f001 fa33 	bl	800b3d0 <uxr_deserialize_STATUS_Payload>
 8009f6a:	88e3      	ldrh	r3, [r4, #6]
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d001      	beq.n	8009f74 <uxr_read_delete_session_status+0x18>
 8009f70:	b004      	add	sp, #16
 8009f72:	bd10      	pop	{r4, pc}
 8009f74:	f10d 000a 	add.w	r0, sp, #10
 8009f78:	f7ff f836 	bl	8008fe8 <uxr_object_id_from_raw>
 8009f7c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8009f80:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8009f84:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	bf04      	itt	eq
 8009f8e:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8009f92:	7163      	strbeq	r3, [r4, #5]
 8009f94:	b004      	add	sp, #16
 8009f96:	bd10      	pop	{r4, pc}

08009f98 <uxr_stamp_create_session_header>:
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	2208      	movs	r2, #8
 8009f9c:	b08a      	sub	sp, #40	; 0x28
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	eb0d 0002 	add.w	r0, sp, r2
 8009fa4:	f7fe fe48 	bl	8008c38 <ucdr_init_buffer>
 8009fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fac:	9400      	str	r4, [sp, #0]
 8009fae:	2300      	movs	r3, #0
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8009fb6:	a802      	add	r0, sp, #8
 8009fb8:	f000 fbc2 	bl	800a740 <uxr_serialize_message_header>
 8009fbc:	b00a      	add	sp, #40	; 0x28
 8009fbe:	bd10      	pop	{r4, pc}

08009fc0 <uxr_stamp_session_header>:
 8009fc0:	b530      	push	{r4, r5, lr}
 8009fc2:	b08d      	sub	sp, #52	; 0x34
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	460d      	mov	r5, r1
 8009fc8:	9203      	str	r2, [sp, #12]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	a804      	add	r0, sp, #16
 8009fce:	2208      	movs	r2, #8
 8009fd0:	f7fe fe32 	bl	8008c38 <ucdr_init_buffer>
 8009fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd8:	9b03      	ldr	r3, [sp, #12]
 8009fda:	9400      	str	r4, [sp, #0]
 8009fdc:	462a      	mov	r2, r5
 8009fde:	a804      	add	r0, sp, #16
 8009fe0:	f000 fbae 	bl	800a740 <uxr_serialize_message_header>
 8009fe4:	b00d      	add	sp, #52	; 0x34
 8009fe6:	bd30      	pop	{r4, r5, pc}

08009fe8 <uxr_read_session_header>:
 8009fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fec:	4607      	mov	r7, r0
 8009fee:	b084      	sub	sp, #16
 8009ff0:	4608      	mov	r0, r1
 8009ff2:	460c      	mov	r4, r1
 8009ff4:	4615      	mov	r5, r2
 8009ff6:	461e      	mov	r6, r3
 8009ff8:	f7fe fe4e 	bl	8008c98 <ucdr_buffer_remaining>
 8009ffc:	2808      	cmp	r0, #8
 8009ffe:	d803      	bhi.n	800a008 <uxr_read_session_header+0x20>
 800a000:	2000      	movs	r0, #0
 800a002:	b004      	add	sp, #16
 800a004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a008:	f10d 080c 	add.w	r8, sp, #12
 800a00c:	4633      	mov	r3, r6
 800a00e:	462a      	mov	r2, r5
 800a010:	f8cd 8000 	str.w	r8, [sp]
 800a014:	4620      	mov	r0, r4
 800a016:	f10d 010b 	add.w	r1, sp, #11
 800a01a:	f000 fbaf 	bl	800a77c <uxr_deserialize_message_header>
 800a01e:	783a      	ldrb	r2, [r7, #0]
 800a020:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800a024:	4293      	cmp	r3, r2
 800a026:	d1eb      	bne.n	800a000 <uxr_read_session_header+0x18>
 800a028:	061b      	lsls	r3, r3, #24
 800a02a:	d41c      	bmi.n	800a066 <uxr_read_session_header+0x7e>
 800a02c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800a030:	787b      	ldrb	r3, [r7, #1]
 800a032:	429a      	cmp	r2, r3
 800a034:	d003      	beq.n	800a03e <uxr_read_session_header+0x56>
 800a036:	2001      	movs	r0, #1
 800a038:	f080 0001 	eor.w	r0, r0, #1
 800a03c:	e7e1      	b.n	800a002 <uxr_read_session_header+0x1a>
 800a03e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800a042:	78bb      	ldrb	r3, [r7, #2]
 800a044:	429a      	cmp	r2, r3
 800a046:	f107 0102 	add.w	r1, r7, #2
 800a04a:	d1f4      	bne.n	800a036 <uxr_read_session_header+0x4e>
 800a04c:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800a050:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a054:	429a      	cmp	r2, r3
 800a056:	d1ee      	bne.n	800a036 <uxr_read_session_header+0x4e>
 800a058:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800a05c:	784b      	ldrb	r3, [r1, #1]
 800a05e:	429a      	cmp	r2, r3
 800a060:	d1e9      	bne.n	800a036 <uxr_read_session_header+0x4e>
 800a062:	2000      	movs	r0, #0
 800a064:	e7e8      	b.n	800a038 <uxr_read_session_header+0x50>
 800a066:	2001      	movs	r0, #1
 800a068:	e7cb      	b.n	800a002 <uxr_read_session_header+0x1a>
 800a06a:	bf00      	nop

0800a06c <uxr_session_header_offset>:
 800a06c:	f990 3000 	ldrsb.w	r3, [r0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	bfac      	ite	ge
 800a074:	2008      	movge	r0, #8
 800a076:	2004      	movlt	r0, #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop

0800a07c <uxr_init_base_object_request>:
 800a07c:	b510      	push	{r4, lr}
 800a07e:	88c3      	ldrh	r3, [r0, #6]
 800a080:	b082      	sub	sp, #8
 800a082:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 800a086:	9101      	str	r1, [sp, #4]
 800a088:	f1a3 010a 	sub.w	r1, r3, #10
 800a08c:	b289      	uxth	r1, r1
 800a08e:	42a1      	cmp	r1, r4
 800a090:	d80e      	bhi.n	800a0b0 <uxr_init_base_object_request+0x34>
 800a092:	3301      	adds	r3, #1
 800a094:	b29c      	uxth	r4, r3
 800a096:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	80c4      	strh	r4, [r0, #6]
 800a09e:	9801      	ldr	r0, [sp, #4]
 800a0a0:	7011      	strb	r1, [r2, #0]
 800a0a2:	7053      	strb	r3, [r2, #1]
 800a0a4:	1c91      	adds	r1, r2, #2
 800a0a6:	f7fe ffb3 	bl	8009010 <uxr_object_id_to_raw>
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	b002      	add	sp, #8
 800a0ae:	bd10      	pop	{r4, pc}
 800a0b0:	230a      	movs	r3, #10
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	461c      	mov	r4, r3
 800a0b6:	e7f1      	b.n	800a09c <uxr_init_base_object_request+0x20>

0800a0b8 <uxr_parse_base_object_request>:
 800a0b8:	b570      	push	{r4, r5, r6, lr}
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	3002      	adds	r0, #2
 800a0be:	460d      	mov	r5, r1
 800a0c0:	4616      	mov	r6, r2
 800a0c2:	f7fe ff91 	bl	8008fe8 <uxr_object_id_from_raw>
 800a0c6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800a0ca:	8028      	strh	r0, [r5, #0]
 800a0cc:	806b      	strh	r3, [r5, #2]
 800a0ce:	7822      	ldrb	r2, [r4, #0]
 800a0d0:	7863      	ldrb	r3, [r4, #1]
 800a0d2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a0d6:	8033      	strh	r3, [r6, #0]
 800a0d8:	bd70      	pop	{r4, r5, r6, pc}
 800a0da:	bf00      	nop

0800a0dc <uxr_stream_id>:
 800a0dc:	2901      	cmp	r1, #1
 800a0de:	b082      	sub	sp, #8
 800a0e0:	d01d      	beq.n	800a11e <uxr_stream_id+0x42>
 800a0e2:	2902      	cmp	r1, #2
 800a0e4:	f04f 0c00 	mov.w	ip, #0
 800a0e8:	d01e      	beq.n	800a128 <uxr_stream_id+0x4c>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	f36c 0307 	bfi	r3, ip, #0, #8
 800a0f0:	f360 230f 	bfi	r3, r0, #8, #8
 800a0f4:	f361 4317 	bfi	r3, r1, #16, #8
 800a0f8:	f362 631f 	bfi	r3, r2, #24, #8
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	2000      	movs	r0, #0
 800a100:	f362 0007 	bfi	r0, r2, #0, #8
 800a104:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a108:	f362 200f 	bfi	r0, r2, #8, #8
 800a10c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a110:	f362 4017 	bfi	r0, r2, #16, #8
 800a114:	0e1b      	lsrs	r3, r3, #24
 800a116:	f363 601f 	bfi	r0, r3, #24, #8
 800a11a:	b002      	add	sp, #8
 800a11c:	4770      	bx	lr
 800a11e:	f100 0c01 	add.w	ip, r0, #1
 800a122:	fa5f fc8c 	uxtb.w	ip, ip
 800a126:	e7e0      	b.n	800a0ea <uxr_stream_id+0xe>
 800a128:	f080 0c80 	eor.w	ip, r0, #128	; 0x80
 800a12c:	e7dd      	b.n	800a0ea <uxr_stream_id+0xe>
 800a12e:	bf00      	nop

0800a130 <uxr_stream_id_from_raw>:
 800a130:	b082      	sub	sp, #8
 800a132:	b130      	cbz	r0, 800a142 <uxr_stream_id_from_raw+0x12>
 800a134:	0603      	lsls	r3, r0, #24
 800a136:	d420      	bmi.n	800a17a <uxr_stream_id_from_raw+0x4a>
 800a138:	1e42      	subs	r2, r0, #1
 800a13a:	b2d2      	uxtb	r2, r2
 800a13c:	f04f 0c01 	mov.w	ip, #1
 800a140:	e001      	b.n	800a146 <uxr_stream_id_from_raw+0x16>
 800a142:	4684      	mov	ip, r0
 800a144:	4602      	mov	r2, r0
 800a146:	2300      	movs	r3, #0
 800a148:	f360 0307 	bfi	r3, r0, #0, #8
 800a14c:	f362 230f 	bfi	r3, r2, #8, #8
 800a150:	f36c 4317 	bfi	r3, ip, #16, #8
 800a154:	f361 631f 	bfi	r3, r1, #24, #8
 800a158:	b2da      	uxtb	r2, r3
 800a15a:	2000      	movs	r0, #0
 800a15c:	f362 0007 	bfi	r0, r2, #0, #8
 800a160:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a164:	f362 200f 	bfi	r0, r2, #8, #8
 800a168:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a16c:	f362 4017 	bfi	r0, r2, #16, #8
 800a170:	0e1b      	lsrs	r3, r3, #24
 800a172:	f363 601f 	bfi	r0, r3, #24, #8
 800a176:	b002      	add	sp, #8
 800a178:	4770      	bx	lr
 800a17a:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 800a17e:	f04f 0c02 	mov.w	ip, #2
 800a182:	e7e0      	b.n	800a146 <uxr_stream_id_from_raw+0x16>

0800a184 <uxr_init_stream_storage>:
 800a184:	2300      	movs	r3, #0
 800a186:	7403      	strb	r3, [r0, #16]
 800a188:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800a18c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 800a190:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop

0800a198 <uxr_reset_stream_storage>:
 800a198:	b570      	push	{r4, r5, r6, lr}
 800a19a:	7c03      	ldrb	r3, [r0, #16]
 800a19c:	4604      	mov	r4, r0
 800a19e:	b153      	cbz	r3, 800a1b6 <uxr_reset_stream_storage+0x1e>
 800a1a0:	4606      	mov	r6, r0
 800a1a2:	2500      	movs	r5, #0
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f003 ff35 	bl	800e014 <uxr_reset_output_best_effort_stream>
 800a1aa:	7c23      	ldrb	r3, [r4, #16]
 800a1ac:	3501      	adds	r5, #1
 800a1ae:	42ab      	cmp	r3, r5
 800a1b0:	f106 0610 	add.w	r6, r6, #16
 800a1b4:	d8f6      	bhi.n	800a1a4 <uxr_reset_stream_storage+0xc>
 800a1b6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a1ba:	b163      	cbz	r3, 800a1d6 <uxr_reset_stream_storage+0x3e>
 800a1bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1c0:	2500      	movs	r5, #0
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f003 fd28 	bl	800dc18 <uxr_reset_input_best_effort_stream>
 800a1c8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a1cc:	3501      	adds	r5, #1
 800a1ce:	42ab      	cmp	r3, r5
 800a1d0:	f106 0602 	add.w	r6, r6, #2
 800a1d4:	d8f5      	bhi.n	800a1c2 <uxr_reset_stream_storage+0x2a>
 800a1d6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800a1da:	b163      	cbz	r3, 800a1f6 <uxr_reset_stream_storage+0x5e>
 800a1dc:	f104 0618 	add.w	r6, r4, #24
 800a1e0:	2500      	movs	r5, #0
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	f003 ffc2 	bl	800e16c <uxr_reset_output_reliable_stream>
 800a1e8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800a1ec:	3501      	adds	r5, #1
 800a1ee:	42ab      	cmp	r3, r5
 800a1f0:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800a1f4:	d8f5      	bhi.n	800a1e2 <uxr_reset_stream_storage+0x4a>
 800a1f6:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 800a1fa:	b163      	cbz	r3, 800a216 <uxr_reset_stream_storage+0x7e>
 800a1fc:	f104 0648 	add.w	r6, r4, #72	; 0x48
 800a200:	2500      	movs	r5, #0
 800a202:	4630      	mov	r0, r6
 800a204:	f003 fd7c 	bl	800dd00 <uxr_reset_input_reliable_stream>
 800a208:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 800a20c:	3501      	adds	r5, #1
 800a20e:	42ab      	cmp	r3, r5
 800a210:	f106 0618 	add.w	r6, r6, #24
 800a214:	d8f5      	bhi.n	800a202 <uxr_reset_stream_storage+0x6a>
 800a216:	bd70      	pop	{r4, r5, r6, pc}

0800a218 <uxr_add_output_best_effort_buffer>:
 800a218:	b510      	push	{r4, lr}
 800a21a:	7c04      	ldrb	r4, [r0, #16]
 800a21c:	f104 0c01 	add.w	ip, r4, #1
 800a220:	b082      	sub	sp, #8
 800a222:	f880 c010 	strb.w	ip, [r0, #16]
 800a226:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800a22a:	f003 fee9 	bl	800e000 <uxr_init_output_best_effort_stream>
 800a22e:	2201      	movs	r2, #1
 800a230:	4611      	mov	r1, r2
 800a232:	4620      	mov	r0, r4
 800a234:	b002      	add	sp, #8
 800a236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a23a:	f7ff bf4f 	b.w	800a0dc <uxr_stream_id>
 800a23e:	bf00      	nop

0800a240 <uxr_add_output_reliable_buffer>:
 800a240:	b510      	push	{r4, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	4684      	mov	ip, r0
 800a246:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800a24a:	9000      	str	r0, [sp, #0]
 800a24c:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 800a250:	2028      	movs	r0, #40	; 0x28
 800a252:	fb00 c004 	mla	r0, r0, r4, ip
 800a256:	f104 0e01 	add.w	lr, r4, #1
 800a25a:	3018      	adds	r0, #24
 800a25c:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 800a260:	f003 ff4c 	bl	800e0fc <uxr_init_output_reliable_stream>
 800a264:	2201      	movs	r2, #1
 800a266:	2102      	movs	r1, #2
 800a268:	4620      	mov	r0, r4
 800a26a:	b004      	add	sp, #16
 800a26c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a270:	f7ff bf34 	b.w	800a0dc <uxr_stream_id>

0800a274 <uxr_add_input_best_effort_buffer>:
 800a274:	b510      	push	{r4, lr}
 800a276:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 800a27a:	4603      	mov	r3, r0
 800a27c:	1c62      	adds	r2, r4, #1
 800a27e:	f104 0021 	add.w	r0, r4, #33	; 0x21
 800a282:	b082      	sub	sp, #8
 800a284:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800a288:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a28c:	f003 fcc0 	bl	800dc10 <uxr_init_input_best_effort_stream>
 800a290:	2200      	movs	r2, #0
 800a292:	2101      	movs	r1, #1
 800a294:	4620      	mov	r0, r4
 800a296:	b002      	add	sp, #8
 800a298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a29c:	f7ff bf1e 	b.w	800a0dc <uxr_stream_id>

0800a2a0 <uxr_add_input_reliable_buffer>:
 800a2a0:	b510      	push	{r4, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	4684      	mov	ip, r0
 800a2a6:	9806      	ldr	r0, [sp, #24]
 800a2a8:	9000      	str	r0, [sp, #0]
 800a2aa:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 800a2ae:	2018      	movs	r0, #24
 800a2b0:	fb00 c004 	mla	r0, r0, r4, ip
 800a2b4:	f104 0e01 	add.w	lr, r4, #1
 800a2b8:	3048      	adds	r0, #72	; 0x48
 800a2ba:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 800a2be:	f003 fcf3 	bl	800dca8 <uxr_init_input_reliable_stream>
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	2102      	movs	r1, #2
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	b004      	add	sp, #16
 800a2ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2ce:	f7ff bf05 	b.w	800a0dc <uxr_stream_id>
 800a2d2:	bf00      	nop

0800a2d4 <uxr_get_output_best_effort_stream>:
 800a2d4:	7c03      	ldrb	r3, [r0, #16]
 800a2d6:	428b      	cmp	r3, r1
 800a2d8:	bf8c      	ite	hi
 800a2da:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800a2de:	2000      	movls	r0, #0
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop

0800a2e4 <uxr_get_output_reliable_stream>:
 800a2e4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a2e8:	428b      	cmp	r3, r1
 800a2ea:	bf83      	ittte	hi
 800a2ec:	2328      	movhi	r3, #40	; 0x28
 800a2ee:	fb03 0001 	mlahi	r0, r3, r1, r0
 800a2f2:	3018      	addhi	r0, #24
 800a2f4:	2000      	movls	r0, #0
 800a2f6:	4770      	bx	lr

0800a2f8 <uxr_get_input_best_effort_stream>:
 800a2f8:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800a2fc:	428b      	cmp	r3, r1
 800a2fe:	bf86      	itte	hi
 800a300:	3121      	addhi	r1, #33	; 0x21
 800a302:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800a306:	2000      	movls	r0, #0
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop

0800a30c <uxr_get_input_reliable_stream>:
 800a30c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800a310:	428b      	cmp	r3, r1
 800a312:	bf83      	ittte	hi
 800a314:	2318      	movhi	r3, #24
 800a316:	fb03 0001 	mlahi	r0, r3, r1, r0
 800a31a:	3048      	addhi	r0, #72	; 0x48
 800a31c:	2000      	movls	r0, #0
 800a31e:	4770      	bx	lr

0800a320 <uxr_output_streams_confirmed>:
 800a320:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a324:	b183      	cbz	r3, 800a348 <uxr_output_streams_confirmed+0x28>
 800a326:	b570      	push	{r4, r5, r6, lr}
 800a328:	4606      	mov	r6, r0
 800a32a:	f100 0518 	add.w	r5, r0, #24
 800a32e:	2400      	movs	r4, #0
 800a330:	e001      	b.n	800a336 <uxr_output_streams_confirmed+0x16>
 800a332:	3528      	adds	r5, #40	; 0x28
 800a334:	b138      	cbz	r0, 800a346 <uxr_output_streams_confirmed+0x26>
 800a336:	4628      	mov	r0, r5
 800a338:	f004 f988 	bl	800e64c <uxr_is_output_up_to_date>
 800a33c:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 800a340:	3401      	adds	r4, #1
 800a342:	42a3      	cmp	r3, r4
 800a344:	d8f5      	bhi.n	800a332 <uxr_output_streams_confirmed+0x12>
 800a346:	bd70      	pop	{r4, r5, r6, pc}
 800a348:	2001      	movs	r0, #1
 800a34a:	4770      	bx	lr

0800a34c <uxr_buffer_submessage_header>:
 800a34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a34e:	4604      	mov	r4, r0
 800a350:	460e      	mov	r6, r1
 800a352:	2104      	movs	r1, #4
 800a354:	4615      	mov	r5, r2
 800a356:	461f      	mov	r7, r3
 800a358:	f7fe fc88 	bl	8008c6c <ucdr_align_to>
 800a35c:	2301      	movs	r3, #1
 800a35e:	ea47 0203 	orr.w	r2, r7, r3
 800a362:	4631      	mov	r1, r6
 800a364:	7523      	strb	r3, [r4, #20]
 800a366:	4620      	mov	r0, r4
 800a368:	462b      	mov	r3, r5
 800a36a:	f000 fa27 	bl	800a7bc <uxr_serialize_submessage_header>
 800a36e:	4620      	mov	r0, r4
 800a370:	f7fe fc92 	bl	8008c98 <ucdr_buffer_remaining>
 800a374:	42a8      	cmp	r0, r5
 800a376:	bf34      	ite	cc
 800a378:	2000      	movcc	r0, #0
 800a37a:	2001      	movcs	r0, #1
 800a37c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a37e:	bf00      	nop

0800a380 <uxr_read_submessage_header>:
 800a380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a384:	4604      	mov	r4, r0
 800a386:	460d      	mov	r5, r1
 800a388:	2104      	movs	r1, #4
 800a38a:	4616      	mov	r6, r2
 800a38c:	4698      	mov	r8, r3
 800a38e:	f7fe fc6d 	bl	8008c6c <ucdr_align_to>
 800a392:	4620      	mov	r0, r4
 800a394:	f7fe fc80 	bl	8008c98 <ucdr_buffer_remaining>
 800a398:	2803      	cmp	r0, #3
 800a39a:	bf8c      	ite	hi
 800a39c:	2701      	movhi	r7, #1
 800a39e:	2700      	movls	r7, #0
 800a3a0:	d802      	bhi.n	800a3a8 <uxr_read_submessage_header+0x28>
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3a8:	4633      	mov	r3, r6
 800a3aa:	4642      	mov	r2, r8
 800a3ac:	4620      	mov	r0, r4
 800a3ae:	4629      	mov	r1, r5
 800a3b0:	f000 fa18 	bl	800a7e4 <uxr_deserialize_submessage_header>
 800a3b4:	f898 3000 	ldrb.w	r3, [r8]
 800a3b8:	f003 0201 	and.w	r2, r3, #1
 800a3bc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800a3c0:	f888 3000 	strb.w	r3, [r8]
 800a3c4:	7522      	strb	r2, [r4, #20]
 800a3c6:	4638      	mov	r0, r7
 800a3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a3cc <uxr_submessage_padding>:
 800a3cc:	f010 0003 	ands.w	r0, r0, #3
 800a3d0:	bf18      	it	ne
 800a3d2:	f1c0 0004 	rsbne	r0, r0, #4
 800a3d6:	4770      	bx	lr

0800a3d8 <uxr_millis>:
 800a3d8:	b510      	push	{r4, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	4669      	mov	r1, sp
 800a3de:	2001      	movs	r0, #1
 800a3e0:	f7f6 fe12 	bl	8001008 <clock_gettime>
 800a3e4:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800a3e8:	4906      	ldr	r1, [pc, #24]	; (800a404 <uxr_millis+0x2c>)
 800a3ea:	fba0 0301 	umull	r0, r3, r0, r1
 800a3ee:	1900      	adds	r0, r0, r4
 800a3f0:	fb01 3102 	mla	r1, r1, r2, r3
 800a3f4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800a3f8:	4a03      	ldr	r2, [pc, #12]	; (800a408 <uxr_millis+0x30>)
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	f7f5 ff50 	bl	80002a0 <__aeabi_ldivmod>
 800a400:	b004      	add	sp, #16
 800a402:	bd10      	pop	{r4, pc}
 800a404:	3b9aca00 	.word	0x3b9aca00
 800a408:	000f4240 	.word	0x000f4240

0800a40c <uxr_nanos>:
 800a40c:	b510      	push	{r4, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	4669      	mov	r1, sp
 800a412:	2001      	movs	r0, #1
 800a414:	f7f6 fdf8 	bl	8001008 <clock_gettime>
 800a418:	4a06      	ldr	r2, [pc, #24]	; (800a434 <uxr_nanos+0x28>)
 800a41a:	9800      	ldr	r0, [sp, #0]
 800a41c:	9902      	ldr	r1, [sp, #8]
 800a41e:	9c01      	ldr	r4, [sp, #4]
 800a420:	fba0 0302 	umull	r0, r3, r0, r2
 800a424:	1840      	adds	r0, r0, r1
 800a426:	fb02 3304 	mla	r3, r2, r4, r3
 800a42a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800a42e:	b004      	add	sp, #16
 800a430:	bd10      	pop	{r4, pc}
 800a432:	bf00      	nop
 800a434:	3b9aca00 	.word	0x3b9aca00

0800a438 <on_full_output_buffer_fragmented>:
 800a438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a43c:	460c      	mov	r4, r1
 800a43e:	b08a      	sub	sp, #40	; 0x28
 800a440:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 800a444:	4606      	mov	r6, r0
 800a446:	f104 0008 	add.w	r0, r4, #8
 800a44a:	f7ff ff4b 	bl	800a2e4 <uxr_get_output_reliable_stream>
 800a44e:	4605      	mov	r5, r0
 800a450:	f004 f906 	bl	800e660 <get_available_free_slots>
 800a454:	b968      	cbnz	r0, 800a472 <on_full_output_buffer_fragmented+0x3a>
 800a456:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 800a45a:	4620      	mov	r0, r4
 800a45c:	4798      	blx	r3
 800a45e:	b918      	cbnz	r0, 800a468 <on_full_output_buffer_fragmented+0x30>
 800a460:	2001      	movs	r0, #1
 800a462:	b00a      	add	sp, #40	; 0x28
 800a464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a468:	4628      	mov	r0, r5
 800a46a:	f004 f8f9 	bl	800e660 <get_available_free_slots>
 800a46e:	2800      	cmp	r0, #0
 800a470:	d0f6      	beq.n	800a460 <on_full_output_buffer_fragmented+0x28>
 800a472:	8929      	ldrh	r1, [r5, #8]
 800a474:	89eb      	ldrh	r3, [r5, #14]
 800a476:	7b28      	ldrb	r0, [r5, #12]
 800a478:	686a      	ldr	r2, [r5, #4]
 800a47a:	fbb2 f8f1 	udiv	r8, r2, r1
 800a47e:	fbb3 f2f1 	udiv	r2, r3, r1
 800a482:	fb01 3112 	mls	r1, r1, r2, r3
 800a486:	f5c0 407f 	rsb	r0, r0, #65280	; 0xff00
 800a48a:	b289      	uxth	r1, r1
 800a48c:	fb08 f101 	mul.w	r1, r8, r1
 800a490:	30fc      	adds	r0, #252	; 0xfc
 800a492:	f1a8 0804 	sub.w	r8, r8, #4
 800a496:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 800a49a:	4440      	add	r0, r8
 800a49c:	b287      	uxth	r7, r0
 800a49e:	1bdb      	subs	r3, r3, r7
 800a4a0:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	3104      	adds	r1, #4
 800a4a8:	4419      	add	r1, r3
 800a4aa:	4642      	mov	r2, r8
 800a4ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	a802      	add	r0, sp, #8
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	f7fe fbad 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800a4ba:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 800a4be:	f102 0308 	add.w	r3, r2, #8
 800a4c2:	4543      	cmp	r3, r8
 800a4c4:	d928      	bls.n	800a518 <on_full_output_buffer_fragmented+0xe0>
 800a4c6:	463a      	mov	r2, r7
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	210d      	movs	r1, #13
 800a4cc:	a802      	add	r0, sp, #8
 800a4ce:	f7ff ff3d 	bl	800a34c <uxr_buffer_submessage_header>
 800a4d2:	8929      	ldrh	r1, [r5, #8]
 800a4d4:	89eb      	ldrh	r3, [r5, #14]
 800a4d6:	fbb3 f2f1 	udiv	r2, r3, r1
 800a4da:	fb01 3312 	mls	r3, r1, r2, r3
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	686a      	ldr	r2, [r5, #4]
 800a4e2:	fbb2 f2f1 	udiv	r2, r2, r1
 800a4e6:	fb02 f303 	mul.w	r3, r2, r3
 800a4ea:	682a      	ldr	r2, [r5, #0]
 800a4ec:	f842 8003 	str.w	r8, [r2, r3]
 800a4f0:	89e8      	ldrh	r0, [r5, #14]
 800a4f2:	2101      	movs	r1, #1
 800a4f4:	f004 f9ca 	bl	800e88c <uxr_seq_num_add>
 800a4f8:	9904      	ldr	r1, [sp, #16]
 800a4fa:	9a03      	ldr	r2, [sp, #12]
 800a4fc:	81e8      	strh	r0, [r5, #14]
 800a4fe:	1a52      	subs	r2, r2, r1
 800a500:	4630      	mov	r0, r6
 800a502:	f7fe fb99 	bl	8008c38 <ucdr_init_buffer>
 800a506:	4630      	mov	r0, r6
 800a508:	490f      	ldr	r1, [pc, #60]	; (800a548 <on_full_output_buffer_fragmented+0x110>)
 800a50a:	4622      	mov	r2, r4
 800a50c:	f7fe fb68 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800a510:	2000      	movs	r0, #0
 800a512:	b00a      	add	sp, #40	; 0x28
 800a514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a518:	b292      	uxth	r2, r2
 800a51a:	2302      	movs	r3, #2
 800a51c:	210d      	movs	r1, #13
 800a51e:	a802      	add	r0, sp, #8
 800a520:	f7ff ff14 	bl	800a34c <uxr_buffer_submessage_header>
 800a524:	8928      	ldrh	r0, [r5, #8]
 800a526:	89eb      	ldrh	r3, [r5, #14]
 800a528:	fbb3 f1f0 	udiv	r1, r3, r0
 800a52c:	fb00 3311 	mls	r3, r0, r1, r3
 800a530:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 800a534:	6869      	ldr	r1, [r5, #4]
 800a536:	fbb1 f1f0 	udiv	r1, r1, r0
 800a53a:	b29b      	uxth	r3, r3
 800a53c:	fb01 f303 	mul.w	r3, r1, r3
 800a540:	6829      	ldr	r1, [r5, #0]
 800a542:	3208      	adds	r2, #8
 800a544:	50ca      	str	r2, [r1, r3]
 800a546:	e7d3      	b.n	800a4f0 <on_full_output_buffer_fragmented+0xb8>
 800a548:	0800a439 	.word	0x0800a439

0800a54c <uxr_prepare_output_stream>:
 800a54c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a54e:	b087      	sub	sp, #28
 800a550:	2707      	movs	r7, #7
 800a552:	9202      	str	r2, [sp, #8]
 800a554:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a556:	9103      	str	r1, [sp, #12]
 800a558:	2500      	movs	r5, #0
 800a55a:	3204      	adds	r2, #4
 800a55c:	e9cd 7500 	strd	r7, r5, [sp]
 800a560:	461c      	mov	r4, r3
 800a562:	4606      	mov	r6, r0
 800a564:	f7ff fc54 	bl	8009e10 <uxr_prepare_stream_to_write_submessage>
 800a568:	f080 0201 	eor.w	r2, r0, #1
 800a56c:	b2d2      	uxtb	r2, r2
 800a56e:	75a2      	strb	r2, [r4, #22]
 800a570:	b112      	cbz	r2, 800a578 <uxr_prepare_output_stream+0x2c>
 800a572:	4628      	mov	r0, r5
 800a574:	b007      	add	sp, #28
 800a576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a578:	aa05      	add	r2, sp, #20
 800a57a:	9902      	ldr	r1, [sp, #8]
 800a57c:	4630      	mov	r0, r6
 800a57e:	f7ff fd7d 	bl	800a07c <uxr_init_base_object_request>
 800a582:	a905      	add	r1, sp, #20
 800a584:	4605      	mov	r5, r0
 800a586:	4620      	mov	r0, r4
 800a588:	f000 ffa0 	bl	800b4cc <uxr_serialize_WRITE_DATA_Payload_Data>
 800a58c:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800a590:	69a6      	ldr	r6, [r4, #24]
 800a592:	69e7      	ldr	r7, [r4, #28]
 800a594:	1a52      	subs	r2, r2, r1
 800a596:	4620      	mov	r0, r4
 800a598:	f7fe fb4e 	bl	8008c38 <ucdr_init_buffer>
 800a59c:	4620      	mov	r0, r4
 800a59e:	463a      	mov	r2, r7
 800a5a0:	4631      	mov	r1, r6
 800a5a2:	f7fe fb1d 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	b007      	add	sp, #28
 800a5aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a5ac <uxr_prepare_output_stream_fragmented>:
 800a5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b0:	b091      	sub	sp, #68	; 0x44
 800a5b2:	4605      	mov	r5, r0
 800a5b4:	9105      	str	r1, [sp, #20]
 800a5b6:	3008      	adds	r0, #8
 800a5b8:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800a5bc:	461e      	mov	r6, r3
 800a5be:	9204      	str	r2, [sp, #16]
 800a5c0:	f7ff fe90 	bl	800a2e4 <uxr_get_output_reliable_stream>
 800a5c4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	f000 8091 	beq.w	800a6f0 <uxr_prepare_output_stream_fragmented+0x144>
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	f000 808d 	beq.w	800a6f0 <uxr_prepare_output_stream_fragmented+0x144>
 800a5d6:	f004 f843 	bl	800e660 <get_available_free_slots>
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	f000 8083 	beq.w	800a6e6 <uxr_prepare_output_stream_fragmented+0x13a>
 800a5e0:	8922      	ldrh	r2, [r4, #8]
 800a5e2:	89e7      	ldrh	r7, [r4, #14]
 800a5e4:	fbb7 f9f2 	udiv	r9, r7, r2
 800a5e8:	fb02 7919 	mls	r9, r2, r9, r7
 800a5ec:	fa1f f989 	uxth.w	r9, r9
 800a5f0:	6863      	ldr	r3, [r4, #4]
 800a5f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5f6:	6823      	ldr	r3, [r4, #0]
 800a5f8:	9203      	str	r2, [sp, #12]
 800a5fa:	fb02 f909 	mul.w	r9, r2, r9
 800a5fe:	f109 0904 	add.w	r9, r9, #4
 800a602:	4499      	add	r9, r3
 800a604:	7b23      	ldrb	r3, [r4, #12]
 800a606:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800a60a:	4543      	cmp	r3, r8
 800a60c:	f1a2 0b04 	sub.w	fp, r2, #4
 800a610:	d37a      	bcc.n	800a708 <uxr_prepare_output_stream_fragmented+0x15c>
 800a612:	f1ab 0a04 	sub.w	sl, fp, #4
 800a616:	ebaa 0a03 	sub.w	sl, sl, r3
 800a61a:	465a      	mov	r2, fp
 800a61c:	2300      	movs	r3, #0
 800a61e:	4649      	mov	r1, r9
 800a620:	a808      	add	r0, sp, #32
 800a622:	f8cd 8000 	str.w	r8, [sp]
 800a626:	f7fe faf5 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800a62a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a62c:	fa1f fa8a 	uxth.w	sl, sl
 800a630:	4652      	mov	r2, sl
 800a632:	f103 0a08 	add.w	sl, r3, #8
 800a636:	45da      	cmp	sl, fp
 800a638:	bf34      	ite	cc
 800a63a:	2302      	movcc	r3, #2
 800a63c:	2300      	movcs	r3, #0
 800a63e:	210d      	movs	r1, #13
 800a640:	a808      	add	r0, sp, #32
 800a642:	f7ff fe83 	bl	800a34c <uxr_buffer_submessage_header>
 800a646:	8921      	ldrh	r1, [r4, #8]
 800a648:	fbb7 f2f1 	udiv	r2, r7, r1
 800a64c:	fb01 7212 	mls	r2, r1, r2, r7
 800a650:	b292      	uxth	r2, r2
 800a652:	6863      	ldr	r3, [r4, #4]
 800a654:	fbb3 f3f1 	udiv	r3, r3, r1
 800a658:	fb02 f303 	mul.w	r3, r2, r3
 800a65c:	6822      	ldr	r2, [r4, #0]
 800a65e:	4638      	mov	r0, r7
 800a660:	f842 b003 	str.w	fp, [r2, r3]
 800a664:	2101      	movs	r1, #1
 800a666:	f004 f911 	bl	800e88c <uxr_seq_num_add>
 800a66a:	9b03      	ldr	r3, [sp, #12]
 800a66c:	f108 0104 	add.w	r1, r8, #4
 800a670:	f1a3 0208 	sub.w	r2, r3, #8
 800a674:	eba2 0208 	sub.w	r2, r2, r8
 800a678:	4449      	add	r1, r9
 800a67a:	4607      	mov	r7, r0
 800a67c:	4630      	mov	r0, r6
 800a67e:	f7fe fadb 	bl	8008c38 <ucdr_init_buffer>
 800a682:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a684:	81e7      	strh	r7, [r4, #14]
 800a686:	1d1a      	adds	r2, r3, #4
 800a688:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a68c:	bf28      	it	cs
 800a68e:	2200      	movcs	r2, #0
 800a690:	2300      	movs	r3, #0
 800a692:	b292      	uxth	r2, r2
 800a694:	2107      	movs	r1, #7
 800a696:	4630      	mov	r0, r6
 800a698:	f7ff fe58 	bl	800a34c <uxr_buffer_submessage_header>
 800a69c:	9904      	ldr	r1, [sp, #16]
 800a69e:	aa07      	add	r2, sp, #28
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	f7ff fceb 	bl	800a07c <uxr_init_base_object_request>
 800a6a6:	4604      	mov	r4, r0
 800a6a8:	b318      	cbz	r0, 800a6f2 <uxr_prepare_output_stream_fragmented+0x146>
 800a6aa:	a907      	add	r1, sp, #28
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f000 ff0d 	bl	800b4cc <uxr_serialize_WRITE_DATA_Payload_Data>
 800a6b2:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	1a52      	subs	r2, r2, r1
 800a6ba:	f7fe fabd 	bl	8008c38 <ucdr_init_buffer>
 800a6be:	9b05      	ldr	r3, [sp, #20]
 800a6c0:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 800a6c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a6c6:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 800a6ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a6cc:	491b      	ldr	r1, [pc, #108]	; (800a73c <uxr_prepare_output_stream_fragmented+0x190>)
 800a6ce:	f8c5 a0c4 	str.w	sl, [r5, #196]	; 0xc4
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 800a6d8:	462a      	mov	r2, r5
 800a6da:	f7fe fa81 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800a6de:	4620      	mov	r0, r4
 800a6e0:	b011      	add	sp, #68	; 0x44
 800a6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a6e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	4798      	blx	r3
 800a6ee:	b920      	cbnz	r0, 800a6fa <uxr_prepare_output_stream_fragmented+0x14e>
 800a6f0:	2400      	movs	r4, #0
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	b011      	add	sp, #68	; 0x44
 800a6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f003 ffb0 	bl	800e660 <get_available_free_slots>
 800a700:	2800      	cmp	r0, #0
 800a702:	f47f af6d 	bne.w	800a5e0 <uxr_prepare_output_stream_fragmented+0x34>
 800a706:	e7f3      	b.n	800a6f0 <uxr_prepare_output_stream_fragmented+0x144>
 800a708:	4638      	mov	r0, r7
 800a70a:	2101      	movs	r1, #1
 800a70c:	f004 f8be 	bl	800e88c <uxr_seq_num_add>
 800a710:	8921      	ldrh	r1, [r4, #8]
 800a712:	fbb0 f2f1 	udiv	r2, r0, r1
 800a716:	fb01 0912 	mls	r9, r1, r2, r0
 800a71a:	fa1f f289 	uxth.w	r2, r9
 800a71e:	6863      	ldr	r3, [r4, #4]
 800a720:	fbb3 f9f1 	udiv	r9, r3, r1
 800a724:	6823      	ldr	r3, [r4, #0]
 800a726:	fb02 f909 	mul.w	r9, r2, r9
 800a72a:	f109 0904 	add.w	r9, r9, #4
 800a72e:	4499      	add	r9, r3
 800a730:	4607      	mov	r7, r0
 800a732:	7b23      	ldrb	r3, [r4, #12]
 800a734:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800a738:	e76b      	b.n	800a612 <uxr_prepare_output_stream_fragmented+0x66>
 800a73a:	bf00      	nop
 800a73c:	0800a439 	.word	0x0800a439

0800a740 <uxr_serialize_message_header>:
 800a740:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a742:	b083      	sub	sp, #12
 800a744:	4616      	mov	r6, r2
 800a746:	4604      	mov	r4, r0
 800a748:	9301      	str	r3, [sp, #4]
 800a74a:	460d      	mov	r5, r1
 800a74c:	9f08      	ldr	r7, [sp, #32]
 800a74e:	f7fd fac7 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800a752:	4631      	mov	r1, r6
 800a754:	4620      	mov	r0, r4
 800a756:	f7fd fac3 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800a75a:	9a01      	ldr	r2, [sp, #4]
 800a75c:	2101      	movs	r1, #1
 800a75e:	4620      	mov	r0, r4
 800a760:	f7fd fb6a 	bl	8007e38 <ucdr_serialize_endian_uint16_t>
 800a764:	062b      	lsls	r3, r5, #24
 800a766:	d501      	bpl.n	800a76c <uxr_serialize_message_header+0x2c>
 800a768:	b003      	add	sp, #12
 800a76a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a76c:	2204      	movs	r2, #4
 800a76e:	4639      	mov	r1, r7
 800a770:	4620      	mov	r0, r4
 800a772:	b003      	add	sp, #12
 800a774:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800a778:	f003 b850 	b.w	800d81c <ucdr_serialize_array_uint8_t>

0800a77c <uxr_deserialize_message_header>:
 800a77c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a77e:	b083      	sub	sp, #12
 800a780:	4616      	mov	r6, r2
 800a782:	4604      	mov	r4, r0
 800a784:	9301      	str	r3, [sp, #4]
 800a786:	460d      	mov	r5, r1
 800a788:	9f08      	ldr	r7, [sp, #32]
 800a78a:	f7fd fabf 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800a78e:	4631      	mov	r1, r6
 800a790:	4620      	mov	r0, r4
 800a792:	f7fd fabb 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800a796:	9a01      	ldr	r2, [sp, #4]
 800a798:	2101      	movs	r1, #1
 800a79a:	4620      	mov	r0, r4
 800a79c:	f7fd fc40 	bl	8008020 <ucdr_deserialize_endian_uint16_t>
 800a7a0:	f995 3000 	ldrsb.w	r3, [r5]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	da01      	bge.n	800a7ac <uxr_deserialize_message_header+0x30>
 800a7a8:	b003      	add	sp, #12
 800a7aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7ac:	2204      	movs	r2, #4
 800a7ae:	4639      	mov	r1, r7
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	b003      	add	sp, #12
 800a7b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800a7b8:	f003 b894 	b.w	800d8e4 <ucdr_deserialize_array_uint8_t>

0800a7bc <uxr_serialize_submessage_header>:
 800a7bc:	b530      	push	{r4, r5, lr}
 800a7be:	b083      	sub	sp, #12
 800a7c0:	4615      	mov	r5, r2
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	9301      	str	r3, [sp, #4]
 800a7c6:	f7fd fa8b 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f7fd fa87 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800a7d2:	9a01      	ldr	r2, [sp, #4]
 800a7d4:	2101      	movs	r1, #1
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	b003      	add	sp, #12
 800a7da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a7de:	f7fd bb2b 	b.w	8007e38 <ucdr_serialize_endian_uint16_t>
 800a7e2:	bf00      	nop

0800a7e4 <uxr_deserialize_submessage_header>:
 800a7e4:	b530      	push	{r4, r5, lr}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	4615      	mov	r5, r2
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	9301      	str	r3, [sp, #4]
 800a7ee:	f7fd fa8d 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800a7f2:	4629      	mov	r1, r5
 800a7f4:	4620      	mov	r0, r4
 800a7f6:	f7fd fa89 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800a7fa:	9a01      	ldr	r2, [sp, #4]
 800a7fc:	2101      	movs	r1, #1
 800a7fe:	4620      	mov	r0, r4
 800a800:	b003      	add	sp, #12
 800a802:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a806:	f7fd bc0b 	b.w	8008020 <ucdr_deserialize_endian_uint16_t>
 800a80a:	bf00      	nop

0800a80c <uxr_serialize_CLIENT_Representation>:
 800a80c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a810:	2204      	movs	r2, #4
 800a812:	460e      	mov	r6, r1
 800a814:	4605      	mov	r5, r0
 800a816:	f003 f801 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a81a:	2202      	movs	r2, #2
 800a81c:	4607      	mov	r7, r0
 800a81e:	1d31      	adds	r1, r6, #4
 800a820:	4628      	mov	r0, r5
 800a822:	f002 fffb 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a826:	4038      	ands	r0, r7
 800a828:	2202      	movs	r2, #2
 800a82a:	1db1      	adds	r1, r6, #6
 800a82c:	b2c7      	uxtb	r7, r0
 800a82e:	4628      	mov	r0, r5
 800a830:	f002 fff4 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a834:	2204      	movs	r2, #4
 800a836:	4007      	ands	r7, r0
 800a838:	f106 0108 	add.w	r1, r6, #8
 800a83c:	4628      	mov	r0, r5
 800a83e:	f002 ffed 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a842:	7b31      	ldrb	r1, [r6, #12]
 800a844:	4007      	ands	r7, r0
 800a846:	4628      	mov	r0, r5
 800a848:	f7fd fa4a 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800a84c:	7b71      	ldrb	r1, [r6, #13]
 800a84e:	4007      	ands	r7, r0
 800a850:	4628      	mov	r0, r5
 800a852:	f7fd fa17 	bl	8007c84 <ucdr_serialize_bool>
 800a856:	7b73      	ldrb	r3, [r6, #13]
 800a858:	ea07 0800 	and.w	r8, r7, r0
 800a85c:	b93b      	cbnz	r3, 800a86e <uxr_serialize_CLIENT_Representation+0x62>
 800a85e:	8bb1      	ldrh	r1, [r6, #28]
 800a860:	4628      	mov	r0, r5
 800a862:	f7fd fa69 	bl	8007d38 <ucdr_serialize_uint16_t>
 800a866:	ea08 0000 	and.w	r0, r8, r0
 800a86a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a86e:	6931      	ldr	r1, [r6, #16]
 800a870:	4628      	mov	r0, r5
 800a872:	f7fd fc4b 	bl	800810c <ucdr_serialize_uint32_t>
 800a876:	6933      	ldr	r3, [r6, #16]
 800a878:	b1e3      	cbz	r3, 800a8b4 <uxr_serialize_CLIENT_Representation+0xa8>
 800a87a:	b1c0      	cbz	r0, 800a8ae <uxr_serialize_CLIENT_Representation+0xa2>
 800a87c:	4637      	mov	r7, r6
 800a87e:	f04f 0900 	mov.w	r9, #0
 800a882:	e001      	b.n	800a888 <uxr_serialize_CLIENT_Representation+0x7c>
 800a884:	3708      	adds	r7, #8
 800a886:	b194      	cbz	r4, 800a8ae <uxr_serialize_CLIENT_Representation+0xa2>
 800a888:	6979      	ldr	r1, [r7, #20]
 800a88a:	4628      	mov	r0, r5
 800a88c:	f003 f8e6 	bl	800da5c <ucdr_serialize_string>
 800a890:	69b9      	ldr	r1, [r7, #24]
 800a892:	4604      	mov	r4, r0
 800a894:	4628      	mov	r0, r5
 800a896:	f003 f8e1 	bl	800da5c <ucdr_serialize_string>
 800a89a:	6933      	ldr	r3, [r6, #16]
 800a89c:	f109 0901 	add.w	r9, r9, #1
 800a8a0:	4004      	ands	r4, r0
 800a8a2:	4599      	cmp	r9, r3
 800a8a4:	b2e4      	uxtb	r4, r4
 800a8a6:	d3ed      	bcc.n	800a884 <uxr_serialize_CLIENT_Representation+0x78>
 800a8a8:	ea08 0804 	and.w	r8, r8, r4
 800a8ac:	e7d7      	b.n	800a85e <uxr_serialize_CLIENT_Representation+0x52>
 800a8ae:	f04f 0800 	mov.w	r8, #0
 800a8b2:	e7d4      	b.n	800a85e <uxr_serialize_CLIENT_Representation+0x52>
 800a8b4:	ea08 0800 	and.w	r8, r8, r0
 800a8b8:	e7d1      	b.n	800a85e <uxr_serialize_CLIENT_Representation+0x52>
 800a8ba:	bf00      	nop

0800a8bc <uxr_deserialize_CLIENT_Representation>:
 800a8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8c0:	2204      	movs	r2, #4
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	4605      	mov	r5, r0
 800a8c6:	f003 f80d 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800a8ca:	2202      	movs	r2, #2
 800a8cc:	4607      	mov	r7, r0
 800a8ce:	1d21      	adds	r1, r4, #4
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	f003 f807 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800a8d6:	4038      	ands	r0, r7
 800a8d8:	2202      	movs	r2, #2
 800a8da:	1da1      	adds	r1, r4, #6
 800a8dc:	b2c6      	uxtb	r6, r0
 800a8de:	4628      	mov	r0, r5
 800a8e0:	f003 f800 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800a8e4:	2204      	movs	r2, #4
 800a8e6:	4006      	ands	r6, r0
 800a8e8:	f104 0108 	add.w	r1, r4, #8
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	f002 fff9 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800a8f2:	f104 010c 	add.w	r1, r4, #12
 800a8f6:	4006      	ands	r6, r0
 800a8f8:	4628      	mov	r0, r5
 800a8fa:	f7fd fa07 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800a8fe:	f104 010d 	add.w	r1, r4, #13
 800a902:	ea06 0700 	and.w	r7, r6, r0
 800a906:	4628      	mov	r0, r5
 800a908:	f7fd f9d2 	bl	8007cb0 <ucdr_deserialize_bool>
 800a90c:	7b63      	ldrb	r3, [r4, #13]
 800a90e:	4007      	ands	r7, r0
 800a910:	b93b      	cbnz	r3, 800a922 <uxr_deserialize_CLIENT_Representation+0x66>
 800a912:	f104 011c 	add.w	r1, r4, #28
 800a916:	4628      	mov	r0, r5
 800a918:	f7fd fb0e 	bl	8007f38 <ucdr_deserialize_uint16_t>
 800a91c:	4038      	ands	r0, r7
 800a91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a922:	f104 0110 	add.w	r1, r4, #16
 800a926:	4628      	mov	r0, r5
 800a928:	f7fd fd20 	bl	800836c <ucdr_deserialize_uint32_t>
 800a92c:	6923      	ldr	r3, [r4, #16]
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d903      	bls.n	800a93a <uxr_deserialize_CLIENT_Representation+0x7e>
 800a932:	2301      	movs	r3, #1
 800a934:	75ab      	strb	r3, [r5, #22]
 800a936:	2700      	movs	r7, #0
 800a938:	e7eb      	b.n	800a912 <uxr_deserialize_CLIENT_Representation+0x56>
 800a93a:	b30b      	cbz	r3, 800a980 <uxr_deserialize_CLIENT_Representation+0xc4>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	d0fa      	beq.n	800a936 <uxr_deserialize_CLIENT_Representation+0x7a>
 800a940:	46a0      	mov	r8, r4
 800a942:	f04f 0900 	mov.w	r9, #0
 800a946:	e001      	b.n	800a94c <uxr_deserialize_CLIENT_Representation+0x90>
 800a948:	2e00      	cmp	r6, #0
 800a94a:	d0f4      	beq.n	800a936 <uxr_deserialize_CLIENT_Representation+0x7a>
 800a94c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800a950:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a954:	4628      	mov	r0, r5
 800a956:	f003 f891 	bl	800da7c <ucdr_deserialize_string>
 800a95a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a95e:	4606      	mov	r6, r0
 800a960:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800a964:	4628      	mov	r0, r5
 800a966:	f003 f889 	bl	800da7c <ucdr_deserialize_string>
 800a96a:	6923      	ldr	r3, [r4, #16]
 800a96c:	f109 0901 	add.w	r9, r9, #1
 800a970:	4006      	ands	r6, r0
 800a972:	4599      	cmp	r9, r3
 800a974:	f108 0808 	add.w	r8, r8, #8
 800a978:	b2f6      	uxtb	r6, r6
 800a97a:	d3e5      	bcc.n	800a948 <uxr_deserialize_CLIENT_Representation+0x8c>
 800a97c:	4037      	ands	r7, r6
 800a97e:	e7c8      	b.n	800a912 <uxr_deserialize_CLIENT_Representation+0x56>
 800a980:	4007      	ands	r7, r0
 800a982:	e7c6      	b.n	800a912 <uxr_deserialize_CLIENT_Representation+0x56>

0800a984 <uxr_serialize_AGENT_Representation>:
 800a984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a988:	2204      	movs	r2, #4
 800a98a:	460f      	mov	r7, r1
 800a98c:	4605      	mov	r5, r0
 800a98e:	f002 ff45 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a992:	2202      	movs	r2, #2
 800a994:	4604      	mov	r4, r0
 800a996:	1d39      	adds	r1, r7, #4
 800a998:	4628      	mov	r0, r5
 800a99a:	f002 ff3f 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a99e:	4020      	ands	r0, r4
 800a9a0:	2202      	movs	r2, #2
 800a9a2:	1db9      	adds	r1, r7, #6
 800a9a4:	b2c4      	uxtb	r4, r0
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	f002 ff38 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800a9ac:	7a39      	ldrb	r1, [r7, #8]
 800a9ae:	4004      	ands	r4, r0
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	f7fd f967 	bl	8007c84 <ucdr_serialize_bool>
 800a9b6:	7a3b      	ldrb	r3, [r7, #8]
 800a9b8:	ea00 0804 	and.w	r8, r0, r4
 800a9bc:	b913      	cbnz	r3, 800a9c4 <uxr_serialize_AGENT_Representation+0x40>
 800a9be:	4640      	mov	r0, r8
 800a9c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9c4:	68f9      	ldr	r1, [r7, #12]
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	f7fd fba0 	bl	800810c <ucdr_serialize_uint32_t>
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	b303      	cbz	r3, 800aa12 <uxr_serialize_AGENT_Representation+0x8e>
 800a9d0:	b1d0      	cbz	r0, 800aa08 <uxr_serialize_AGENT_Representation+0x84>
 800a9d2:	463e      	mov	r6, r7
 800a9d4:	f04f 0900 	mov.w	r9, #0
 800a9d8:	e001      	b.n	800a9de <uxr_serialize_AGENT_Representation+0x5a>
 800a9da:	3608      	adds	r6, #8
 800a9dc:	b1a4      	cbz	r4, 800aa08 <uxr_serialize_AGENT_Representation+0x84>
 800a9de:	6931      	ldr	r1, [r6, #16]
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	f003 f83b 	bl	800da5c <ucdr_serialize_string>
 800a9e6:	6971      	ldr	r1, [r6, #20]
 800a9e8:	4604      	mov	r4, r0
 800a9ea:	4628      	mov	r0, r5
 800a9ec:	f003 f836 	bl	800da5c <ucdr_serialize_string>
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f109 0901 	add.w	r9, r9, #1
 800a9f6:	4004      	ands	r4, r0
 800a9f8:	4599      	cmp	r9, r3
 800a9fa:	b2e4      	uxtb	r4, r4
 800a9fc:	d3ed      	bcc.n	800a9da <uxr_serialize_AGENT_Representation+0x56>
 800a9fe:	ea08 0804 	and.w	r8, r8, r4
 800aa02:	4640      	mov	r0, r8
 800aa04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa08:	f04f 0800 	mov.w	r8, #0
 800aa0c:	4640      	mov	r0, r8
 800aa0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa12:	ea08 0800 	and.w	r8, r8, r0
 800aa16:	e7d2      	b.n	800a9be <uxr_serialize_AGENT_Representation+0x3a>

0800aa18 <uxr_serialize_DATAWRITER_Representation>:
 800aa18:	b570      	push	{r4, r5, r6, lr}
 800aa1a:	460d      	mov	r5, r1
 800aa1c:	7809      	ldrb	r1, [r1, #0]
 800aa1e:	4606      	mov	r6, r0
 800aa20:	f7fd f95e 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800aa24:	4604      	mov	r4, r0
 800aa26:	b130      	cbz	r0, 800aa36 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800aa28:	782b      	ldrb	r3, [r5, #0]
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d00c      	beq.n	800aa48 <uxr_serialize_DATAWRITER_Representation+0x30>
 800aa2e:	2b03      	cmp	r3, #3
 800aa30:	d010      	beq.n	800aa54 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d008      	beq.n	800aa48 <uxr_serialize_DATAWRITER_Representation+0x30>
 800aa36:	2202      	movs	r2, #2
 800aa38:	f505 7102 	add.w	r1, r5, #520	; 0x208
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f002 feed 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800aa42:	4020      	ands	r0, r4
 800aa44:	b2c0      	uxtb	r0, r0
 800aa46:	bd70      	pop	{r4, r5, r6, pc}
 800aa48:	6869      	ldr	r1, [r5, #4]
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f003 f806 	bl	800da5c <ucdr_serialize_string>
 800aa50:	4604      	mov	r4, r0
 800aa52:	e7f0      	b.n	800aa36 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800aa54:	4629      	mov	r1, r5
 800aa56:	4630      	mov	r0, r6
 800aa58:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800aa5c:	3104      	adds	r1, #4
 800aa5e:	f002 ffd1 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800aa62:	4604      	mov	r4, r0
 800aa64:	e7e7      	b.n	800aa36 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800aa66:	bf00      	nop

0800aa68 <uxr_serialize_ObjectVariant.part.0>:
 800aa68:	b570      	push	{r4, r5, r6, lr}
 800aa6a:	780b      	ldrb	r3, [r1, #0]
 800aa6c:	3b01      	subs	r3, #1
 800aa6e:	460c      	mov	r4, r1
 800aa70:	4605      	mov	r5, r0
 800aa72:	2b0d      	cmp	r3, #13
 800aa74:	d854      	bhi.n	800ab20 <uxr_serialize_ObjectVariant.part.0+0xb8>
 800aa76:	e8df f003 	tbb	[pc, r3]
 800aa7a:	0730      	.short	0x0730
 800aa7c:	07071b1b 	.word	0x07071b1b
 800aa80:	0c530707 	.word	0x0c530707
 800aa84:	494e0c0c 	.word	0x494e0c0c
 800aa88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aa8c:	3104      	adds	r1, #4
 800aa8e:	f7ff bfc3 	b.w	800aa18 <uxr_serialize_DATAWRITER_Representation>
 800aa92:	7909      	ldrb	r1, [r1, #4]
 800aa94:	f7fd f924 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800aa98:	b1e8      	cbz	r0, 800aad6 <uxr_serialize_ObjectVariant.part.0+0x6e>
 800aa9a:	7923      	ldrb	r3, [r4, #4]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d001      	beq.n	800aaa4 <uxr_serialize_ObjectVariant.part.0+0x3c>
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d13d      	bne.n	800ab20 <uxr_serialize_ObjectVariant.part.0+0xb8>
 800aaa4:	68a1      	ldr	r1, [r4, #8]
 800aaa6:	4628      	mov	r0, r5
 800aaa8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aaac:	f002 bfd6 	b.w	800da5c <ucdr_serialize_string>
 800aab0:	7909      	ldrb	r1, [r1, #4]
 800aab2:	f7fd f915 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800aab6:	4606      	mov	r6, r0
 800aab8:	b120      	cbz	r0, 800aac4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800aaba:	7923      	ldrb	r3, [r4, #4]
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d039      	beq.n	800ab34 <uxr_serialize_ObjectVariant.part.0+0xcc>
 800aac0:	2b03      	cmp	r3, #3
 800aac2:	d02f      	beq.n	800ab24 <uxr_serialize_ObjectVariant.part.0+0xbc>
 800aac4:	2202      	movs	r2, #2
 800aac6:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800aaca:	4628      	mov	r0, r5
 800aacc:	f002 fea6 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800aad0:	4030      	ands	r0, r6
 800aad2:	b2c0      	uxtb	r0, r0
 800aad4:	bd70      	pop	{r4, r5, r6, pc}
 800aad6:	2000      	movs	r0, #0
 800aad8:	bd70      	pop	{r4, r5, r6, pc}
 800aada:	7909      	ldrb	r1, [r1, #4]
 800aadc:	f7fd f900 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800aae0:	4606      	mov	r6, r0
 800aae2:	b158      	cbz	r0, 800aafc <uxr_serialize_ObjectVariant.part.0+0x94>
 800aae4:	7923      	ldrb	r3, [r4, #4]
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d003      	beq.n	800aaf2 <uxr_serialize_ObjectVariant.part.0+0x8a>
 800aaea:	2b03      	cmp	r3, #3
 800aaec:	d028      	beq.n	800ab40 <uxr_serialize_ObjectVariant.part.0+0xd8>
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d104      	bne.n	800aafc <uxr_serialize_ObjectVariant.part.0+0x94>
 800aaf2:	68a1      	ldr	r1, [r4, #8]
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	f002 ffb1 	bl	800da5c <ucdr_serialize_string>
 800aafa:	4606      	mov	r6, r0
 800aafc:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 800ab00:	4628      	mov	r0, r5
 800ab02:	f7fd fe29 	bl	8008758 <ucdr_serialize_int16_t>
 800ab06:	4030      	ands	r0, r6
 800ab08:	b2c0      	uxtb	r0, r0
 800ab0a:	bd70      	pop	{r4, r5, r6, pc}
 800ab0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ab10:	3104      	adds	r1, #4
 800ab12:	f7ff be7b 	b.w	800a80c <uxr_serialize_CLIENT_Representation>
 800ab16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ab1a:	3104      	adds	r1, #4
 800ab1c:	f7ff bf32 	b.w	800a984 <uxr_serialize_AGENT_Representation>
 800ab20:	2001      	movs	r0, #1
 800ab22:	bd70      	pop	{r4, r5, r6, pc}
 800ab24:	68a2      	ldr	r2, [r4, #8]
 800ab26:	f104 010c 	add.w	r1, r4, #12
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	f002 ff6a 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800ab30:	4606      	mov	r6, r0
 800ab32:	e7c7      	b.n	800aac4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800ab34:	68a1      	ldr	r1, [r4, #8]
 800ab36:	4628      	mov	r0, r5
 800ab38:	f002 ff90 	bl	800da5c <ucdr_serialize_string>
 800ab3c:	4606      	mov	r6, r0
 800ab3e:	e7c1      	b.n	800aac4 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800ab40:	68a2      	ldr	r2, [r4, #8]
 800ab42:	f104 010c 	add.w	r1, r4, #12
 800ab46:	4628      	mov	r0, r5
 800ab48:	f002 ff5c 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800ab4c:	4606      	mov	r6, r0
 800ab4e:	e7d5      	b.n	800aafc <uxr_serialize_ObjectVariant.part.0+0x94>

0800ab50 <uxr_deserialize_DATAWRITER_Representation>:
 800ab50:	b570      	push	{r4, r5, r6, lr}
 800ab52:	4606      	mov	r6, r0
 800ab54:	460d      	mov	r5, r1
 800ab56:	f7fd f8d9 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	b130      	cbz	r0, 800ab6c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800ab5e:	782b      	ldrb	r3, [r5, #0]
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d00c      	beq.n	800ab7e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800ab64:	2b03      	cmp	r3, #3
 800ab66:	d012      	beq.n	800ab8e <uxr_deserialize_DATAWRITER_Representation+0x3e>
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d008      	beq.n	800ab7e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800ab6c:	2202      	movs	r2, #2
 800ab6e:	f505 7102 	add.w	r1, r5, #520	; 0x208
 800ab72:	4630      	mov	r0, r6
 800ab74:	f002 feb6 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800ab78:	4020      	ands	r0, r4
 800ab7a:	b2c0      	uxtb	r0, r0
 800ab7c:	bd70      	pop	{r4, r5, r6, pc}
 800ab7e:	6869      	ldr	r1, [r5, #4]
 800ab80:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab84:	4630      	mov	r0, r6
 800ab86:	f002 ff79 	bl	800da7c <ucdr_deserialize_string>
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	e7ee      	b.n	800ab6c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800ab8e:	1d2b      	adds	r3, r5, #4
 800ab90:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab94:	f105 0108 	add.w	r1, r5, #8
 800ab98:	4630      	mov	r0, r6
 800ab9a:	f002 ff45 	bl	800da28 <ucdr_deserialize_sequence_uint8_t>
 800ab9e:	4604      	mov	r4, r0
 800aba0:	e7e4      	b.n	800ab6c <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800aba2:	bf00      	nop

0800aba4 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	460d      	mov	r5, r1
 800aba8:	7809      	ldrb	r1, [r1, #0]
 800abaa:	4606      	mov	r6, r0
 800abac:	f7fd f86a 	bl	8007c84 <ucdr_serialize_bool>
 800abb0:	782b      	ldrb	r3, [r5, #0]
 800abb2:	4604      	mov	r4, r0
 800abb4:	b94b      	cbnz	r3, 800abca <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 800abb6:	7a29      	ldrb	r1, [r5, #8]
 800abb8:	4630      	mov	r0, r6
 800abba:	f7fd f863 	bl	8007c84 <ucdr_serialize_bool>
 800abbe:	7a2b      	ldrb	r3, [r5, #8]
 800abc0:	4004      	ands	r4, r0
 800abc2:	b2e4      	uxtb	r4, r4
 800abc4:	b943      	cbnz	r3, 800abd8 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 800abc6:	4620      	mov	r0, r4
 800abc8:	bd70      	pop	{r4, r5, r6, pc}
 800abca:	6869      	ldr	r1, [r5, #4]
 800abcc:	4630      	mov	r0, r6
 800abce:	f002 ff45 	bl	800da5c <ucdr_serialize_string>
 800abd2:	4004      	ands	r4, r0
 800abd4:	b2e4      	uxtb	r4, r4
 800abd6:	e7ee      	b.n	800abb6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 800abd8:	68e9      	ldr	r1, [r5, #12]
 800abda:	4630      	mov	r0, r6
 800abdc:	f002 ff3e 	bl	800da5c <ucdr_serialize_string>
 800abe0:	4004      	ands	r4, r0
 800abe2:	4620      	mov	r0, r4
 800abe4:	bd70      	pop	{r4, r5, r6, pc}
 800abe6:	bf00      	nop

0800abe8 <uxr_serialize_OBJK_Topic_Binary>:
 800abe8:	b570      	push	{r4, r5, r6, lr}
 800abea:	460d      	mov	r5, r1
 800abec:	6809      	ldr	r1, [r1, #0]
 800abee:	4606      	mov	r6, r0
 800abf0:	f002 ff34 	bl	800da5c <ucdr_serialize_string>
 800abf4:	7929      	ldrb	r1, [r5, #4]
 800abf6:	4604      	mov	r4, r0
 800abf8:	4630      	mov	r0, r6
 800abfa:	f7fd f843 	bl	8007c84 <ucdr_serialize_bool>
 800abfe:	792b      	ldrb	r3, [r5, #4]
 800ac00:	4004      	ands	r4, r0
 800ac02:	b2e4      	uxtb	r4, r4
 800ac04:	b943      	cbnz	r3, 800ac18 <uxr_serialize_OBJK_Topic_Binary+0x30>
 800ac06:	7b29      	ldrb	r1, [r5, #12]
 800ac08:	4630      	mov	r0, r6
 800ac0a:	f7fd f83b 	bl	8007c84 <ucdr_serialize_bool>
 800ac0e:	7b2b      	ldrb	r3, [r5, #12]
 800ac10:	4004      	ands	r4, r0
 800ac12:	b93b      	cbnz	r3, 800ac24 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 800ac14:	4620      	mov	r0, r4
 800ac16:	bd70      	pop	{r4, r5, r6, pc}
 800ac18:	68a9      	ldr	r1, [r5, #8]
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f002 ff1e 	bl	800da5c <ucdr_serialize_string>
 800ac20:	4004      	ands	r4, r0
 800ac22:	e7f0      	b.n	800ac06 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 800ac24:	6929      	ldr	r1, [r5, #16]
 800ac26:	4630      	mov	r0, r6
 800ac28:	f002 ff18 	bl	800da5c <ucdr_serialize_string>
 800ac2c:	4004      	ands	r4, r0
 800ac2e:	b2e4      	uxtb	r4, r4
 800ac30:	4620      	mov	r0, r4
 800ac32:	bd70      	pop	{r4, r5, r6, pc}

0800ac34 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 800ac34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac38:	460c      	mov	r4, r1
 800ac3a:	7809      	ldrb	r1, [r1, #0]
 800ac3c:	4606      	mov	r6, r0
 800ac3e:	f7fd f821 	bl	8007c84 <ucdr_serialize_bool>
 800ac42:	7823      	ldrb	r3, [r4, #0]
 800ac44:	4605      	mov	r5, r0
 800ac46:	b96b      	cbnz	r3, 800ac64 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 800ac48:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	f7fd f819 	bl	8007c84 <ucdr_serialize_bool>
 800ac52:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ac56:	4005      	ands	r5, r0
 800ac58:	b2ed      	uxtb	r5, r5
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d169      	bne.n	800ad32 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 800ac5e:	4628      	mov	r0, r5
 800ac60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac64:	6861      	ldr	r1, [r4, #4]
 800ac66:	4630      	mov	r0, r6
 800ac68:	f7fd fa50 	bl	800810c <ucdr_serialize_uint32_t>
 800ac6c:	6863      	ldr	r3, [r4, #4]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d06b      	beq.n	800ad4a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	d067      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ac76:	68a1      	ldr	r1, [r4, #8]
 800ac78:	4630      	mov	r0, r6
 800ac7a:	f002 feef 	bl	800da5c <ucdr_serialize_string>
 800ac7e:	6863      	ldr	r3, [r4, #4]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d953      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ac84:	2800      	cmp	r0, #0
 800ac86:	d05e      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ac88:	68e1      	ldr	r1, [r4, #12]
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	f002 fee6 	bl	800da5c <ucdr_serialize_string>
 800ac90:	6863      	ldr	r3, [r4, #4]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d94a      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ac96:	2800      	cmp	r0, #0
 800ac98:	d055      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ac9a:	6921      	ldr	r1, [r4, #16]
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	f002 fedd 	bl	800da5c <ucdr_serialize_string>
 800aca2:	6863      	ldr	r3, [r4, #4]
 800aca4:	2b03      	cmp	r3, #3
 800aca6:	d941      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	d04c      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800acac:	6961      	ldr	r1, [r4, #20]
 800acae:	4630      	mov	r0, r6
 800acb0:	f002 fed4 	bl	800da5c <ucdr_serialize_string>
 800acb4:	6863      	ldr	r3, [r4, #4]
 800acb6:	2b04      	cmp	r3, #4
 800acb8:	d938      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d043      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800acbe:	69a1      	ldr	r1, [r4, #24]
 800acc0:	4630      	mov	r0, r6
 800acc2:	f002 fecb 	bl	800da5c <ucdr_serialize_string>
 800acc6:	6863      	ldr	r3, [r4, #4]
 800acc8:	2b05      	cmp	r3, #5
 800acca:	d92f      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800accc:	2800      	cmp	r0, #0
 800acce:	d03a      	beq.n	800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800acd0:	69e1      	ldr	r1, [r4, #28]
 800acd2:	4630      	mov	r0, r6
 800acd4:	f002 fec2 	bl	800da5c <ucdr_serialize_string>
 800acd8:	6863      	ldr	r3, [r4, #4]
 800acda:	2b06      	cmp	r3, #6
 800acdc:	d926      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800acde:	b390      	cbz	r0, 800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ace0:	6a21      	ldr	r1, [r4, #32]
 800ace2:	4630      	mov	r0, r6
 800ace4:	f002 feba 	bl	800da5c <ucdr_serialize_string>
 800ace8:	6863      	ldr	r3, [r4, #4]
 800acea:	2b07      	cmp	r3, #7
 800acec:	d91e      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800acee:	b350      	cbz	r0, 800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800acf0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800acf2:	4630      	mov	r0, r6
 800acf4:	f002 feb2 	bl	800da5c <ucdr_serialize_string>
 800acf8:	6863      	ldr	r3, [r4, #4]
 800acfa:	2b08      	cmp	r3, #8
 800acfc:	d916      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800acfe:	b310      	cbz	r0, 800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ad00:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800ad02:	4630      	mov	r0, r6
 800ad04:	f002 feaa 	bl	800da5c <ucdr_serialize_string>
 800ad08:	6863      	ldr	r3, [r4, #4]
 800ad0a:	2b09      	cmp	r3, #9
 800ad0c:	d90e      	bls.n	800ad2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ad0e:	b1d0      	cbz	r0, 800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ad10:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 800ad14:	2709      	movs	r7, #9
 800ad16:	e000      	b.n	800ad1a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 800ad18:	b1a8      	cbz	r0, 800ad46 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800ad1a:	f858 1b04 	ldr.w	r1, [r8], #4
 800ad1e:	4630      	mov	r0, r6
 800ad20:	f002 fe9c 	bl	800da5c <ucdr_serialize_string>
 800ad24:	6862      	ldr	r2, [r4, #4]
 800ad26:	3701      	adds	r7, #1
 800ad28:	4297      	cmp	r7, r2
 800ad2a:	d3f5      	bcc.n	800ad18 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 800ad2c:	4005      	ands	r5, r0
 800ad2e:	b2ed      	uxtb	r5, r5
 800ad30:	e78a      	b.n	800ac48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800ad32:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ad34:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800ad38:	4630      	mov	r0, r6
 800ad3a:	f002 fe63 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800ad3e:	4005      	ands	r5, r0
 800ad40:	4628      	mov	r0, r5
 800ad42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad46:	2500      	movs	r5, #0
 800ad48:	e77e      	b.n	800ac48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800ad4a:	4028      	ands	r0, r5
 800ad4c:	b2c5      	uxtb	r5, r0
 800ad4e:	e77b      	b.n	800ac48 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0800ad50 <uxr_serialize_OBJK_Publisher_Binary>:
 800ad50:	b570      	push	{r4, r5, r6, lr}
 800ad52:	460d      	mov	r5, r1
 800ad54:	7809      	ldrb	r1, [r1, #0]
 800ad56:	4606      	mov	r6, r0
 800ad58:	f7fc ff94 	bl	8007c84 <ucdr_serialize_bool>
 800ad5c:	782b      	ldrb	r3, [r5, #0]
 800ad5e:	4604      	mov	r4, r0
 800ad60:	b94b      	cbnz	r3, 800ad76 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 800ad62:	7a29      	ldrb	r1, [r5, #8]
 800ad64:	4630      	mov	r0, r6
 800ad66:	f7fc ff8d 	bl	8007c84 <ucdr_serialize_bool>
 800ad6a:	7a2b      	ldrb	r3, [r5, #8]
 800ad6c:	4004      	ands	r4, r0
 800ad6e:	b2e4      	uxtb	r4, r4
 800ad70:	b943      	cbnz	r3, 800ad84 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 800ad72:	4620      	mov	r0, r4
 800ad74:	bd70      	pop	{r4, r5, r6, pc}
 800ad76:	6869      	ldr	r1, [r5, #4]
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f002 fe6f 	bl	800da5c <ucdr_serialize_string>
 800ad7e:	4004      	ands	r4, r0
 800ad80:	b2e4      	uxtb	r4, r4
 800ad82:	e7ee      	b.n	800ad62 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 800ad84:	f105 010c 	add.w	r1, r5, #12
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7ff ff53 	bl	800ac34 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 800ad8e:	4004      	ands	r4, r0
 800ad90:	4620      	mov	r0, r4
 800ad92:	bd70      	pop	{r4, r5, r6, pc}

0800ad94 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 800ad94:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 800ad98:	4688      	mov	r8, r1
 800ad9a:	8809      	ldrh	r1, [r1, #0]
 800ad9c:	4681      	mov	r9, r0
 800ad9e:	f7fc ffcb 	bl	8007d38 <ucdr_serialize_uint16_t>
 800ada2:	f898 1002 	ldrb.w	r1, [r8, #2]
 800ada6:	4606      	mov	r6, r0
 800ada8:	4648      	mov	r0, r9
 800adaa:	f7fc ff6b 	bl	8007c84 <ucdr_serialize_bool>
 800adae:	f898 3002 	ldrb.w	r3, [r8, #2]
 800adb2:	4006      	ands	r6, r0
 800adb4:	b2f5      	uxtb	r5, r6
 800adb6:	b9eb      	cbnz	r3, 800adf4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 800adb8:	f898 1006 	ldrb.w	r1, [r8, #6]
 800adbc:	4648      	mov	r0, r9
 800adbe:	f7fc ff61 	bl	8007c84 <ucdr_serialize_bool>
 800adc2:	f898 3006 	ldrb.w	r3, [r8, #6]
 800adc6:	4005      	ands	r5, r0
 800adc8:	bb7b      	cbnz	r3, 800ae2a <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 800adca:	f898 100c 	ldrb.w	r1, [r8, #12]
 800adce:	4648      	mov	r0, r9
 800add0:	f7fc ff58 	bl	8007c84 <ucdr_serialize_bool>
 800add4:	f898 300c 	ldrb.w	r3, [r8, #12]
 800add8:	4005      	ands	r5, r0
 800adda:	b9f3      	cbnz	r3, 800ae1a <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 800addc:	f898 1014 	ldrb.w	r1, [r8, #20]
 800ade0:	4648      	mov	r0, r9
 800ade2:	f7fc ff4f 	bl	8007c84 <ucdr_serialize_bool>
 800ade6:	f898 3014 	ldrb.w	r3, [r8, #20]
 800adea:	4005      	ands	r5, r0
 800adec:	b94b      	cbnz	r3, 800ae02 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 800adee:	4628      	mov	r0, r5
 800adf0:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800adf4:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 800adf8:	4648      	mov	r0, r9
 800adfa:	f7fc ff9d 	bl	8007d38 <ucdr_serialize_uint16_t>
 800adfe:	4005      	ands	r5, r0
 800ae00:	e7da      	b.n	800adb8 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 800ae02:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800ae06:	f108 011c 	add.w	r1, r8, #28
 800ae0a:	4648      	mov	r0, r9
 800ae0c:	f002 fdfa 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800ae10:	4028      	ands	r0, r5
 800ae12:	b2c5      	uxtb	r5, r0
 800ae14:	4628      	mov	r0, r5
 800ae16:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800ae1a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ae1e:	4648      	mov	r0, r9
 800ae20:	f7fd f974 	bl	800810c <ucdr_serialize_uint32_t>
 800ae24:	4028      	ands	r0, r5
 800ae26:	b2c5      	uxtb	r5, r0
 800ae28:	e7d8      	b.n	800addc <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 800ae2a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800ae2e:	4648      	mov	r0, r9
 800ae30:	f7fd f96c 	bl	800810c <ucdr_serialize_uint32_t>
 800ae34:	4028      	ands	r0, r5
 800ae36:	b2c5      	uxtb	r5, r0
 800ae38:	e7c7      	b.n	800adca <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 800ae3a:	bf00      	nop

0800ae3c <uxr_serialize_OBJK_DataWriter_Binary>:
 800ae3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3e:	2202      	movs	r2, #2
 800ae40:	460d      	mov	r5, r1
 800ae42:	4606      	mov	r6, r0
 800ae44:	f002 fcea 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800ae48:	78a9      	ldrb	r1, [r5, #2]
 800ae4a:	4604      	mov	r4, r0
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f7fc ff19 	bl	8007c84 <ucdr_serialize_bool>
 800ae52:	78ab      	ldrb	r3, [r5, #2]
 800ae54:	4004      	ands	r4, r0
 800ae56:	b2e4      	uxtb	r4, r4
 800ae58:	b90b      	cbnz	r3, 800ae5e <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae5e:	f105 0108 	add.w	r1, r5, #8
 800ae62:	4630      	mov	r0, r6
 800ae64:	f7ff ff96 	bl	800ad94 <uxr_serialize_OBJK_Endpoint_QosBinary>
 800ae68:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 800ae6c:	4607      	mov	r7, r0
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f7fc ff08 	bl	8007c84 <ucdr_serialize_bool>
 800ae74:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 800ae78:	4038      	ands	r0, r7
 800ae7a:	b2c7      	uxtb	r7, r0
 800ae7c:	b913      	cbnz	r3, 800ae84 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 800ae7e:	403c      	ands	r4, r7
 800ae80:	4620      	mov	r0, r4
 800ae82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae84:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f7fd fb95 	bl	80085b8 <ucdr_serialize_uint64_t>
 800ae8e:	4007      	ands	r7, r0
 800ae90:	e7f5      	b.n	800ae7e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 800ae92:	bf00      	nop

0800ae94 <uxr_deserialize_ObjectVariant>:
 800ae94:	b570      	push	{r4, r5, r6, lr}
 800ae96:	4605      	mov	r5, r0
 800ae98:	460e      	mov	r6, r1
 800ae9a:	f7fc ff37 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800ae9e:	b168      	cbz	r0, 800aebc <uxr_deserialize_ObjectVariant+0x28>
 800aea0:	7833      	ldrb	r3, [r6, #0]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	4604      	mov	r4, r0
 800aea6:	2b0d      	cmp	r3, #13
 800aea8:	d809      	bhi.n	800aebe <uxr_deserialize_ObjectVariant+0x2a>
 800aeaa:	e8df f003 	tbb	[pc, r3]
 800aeae:	0a41      	.short	0x0a41
 800aeb0:	0a0a2323 	.word	0x0a0a2323
 800aeb4:	10080a0a 	.word	0x10080a0a
 800aeb8:	565c1010 	.word	0x565c1010
 800aebc:	2400      	movs	r4, #0
 800aebe:	4620      	mov	r0, r4
 800aec0:	bd70      	pop	{r4, r5, r6, pc}
 800aec2:	1d31      	adds	r1, r6, #4
 800aec4:	4628      	mov	r0, r5
 800aec6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aeca:	f7ff be41 	b.w	800ab50 <uxr_deserialize_DATAWRITER_Representation>
 800aece:	1d31      	adds	r1, r6, #4
 800aed0:	4628      	mov	r0, r5
 800aed2:	f7fc ff1b 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800aed6:	2800      	cmp	r0, #0
 800aed8:	d0f0      	beq.n	800aebc <uxr_deserialize_ObjectVariant+0x28>
 800aeda:	7933      	ldrb	r3, [r6, #4]
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d001      	beq.n	800aee4 <uxr_deserialize_ObjectVariant+0x50>
 800aee0:	2b02      	cmp	r3, #2
 800aee2:	d1ec      	bne.n	800aebe <uxr_deserialize_ObjectVariant+0x2a>
 800aee4:	68b1      	ldr	r1, [r6, #8]
 800aee6:	4628      	mov	r0, r5
 800aee8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aeec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aef0:	f002 bdc4 	b.w	800da7c <ucdr_deserialize_string>
 800aef4:	1d31      	adds	r1, r6, #4
 800aef6:	4628      	mov	r0, r5
 800aef8:	f7fc ff08 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800aefc:	4604      	mov	r4, r0
 800aefe:	b170      	cbz	r0, 800af1e <uxr_deserialize_ObjectVariant+0x8a>
 800af00:	7933      	ldrb	r3, [r6, #4]
 800af02:	2b02      	cmp	r3, #2
 800af04:	d04c      	beq.n	800afa0 <uxr_deserialize_ObjectVariant+0x10c>
 800af06:	2b03      	cmp	r3, #3
 800af08:	d109      	bne.n	800af1e <uxr_deserialize_ObjectVariant+0x8a>
 800af0a:	f106 0308 	add.w	r3, r6, #8
 800af0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af12:	f106 010c 	add.w	r1, r6, #12
 800af16:	4628      	mov	r0, r5
 800af18:	f002 fd86 	bl	800da28 <ucdr_deserialize_sequence_uint8_t>
 800af1c:	4604      	mov	r4, r0
 800af1e:	2202      	movs	r2, #2
 800af20:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 800af24:	4628      	mov	r0, r5
 800af26:	f002 fcdd 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800af2a:	4020      	ands	r0, r4
 800af2c:	b2c4      	uxtb	r4, r0
 800af2e:	e7c6      	b.n	800aebe <uxr_deserialize_ObjectVariant+0x2a>
 800af30:	1d31      	adds	r1, r6, #4
 800af32:	4628      	mov	r0, r5
 800af34:	f7fc feea 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800af38:	4604      	mov	r4, r0
 800af3a:	b130      	cbz	r0, 800af4a <uxr_deserialize_ObjectVariant+0xb6>
 800af3c:	7933      	ldrb	r3, [r6, #4]
 800af3e:	2b02      	cmp	r3, #2
 800af40:	d036      	beq.n	800afb0 <uxr_deserialize_ObjectVariant+0x11c>
 800af42:	2b03      	cmp	r3, #3
 800af44:	d03c      	beq.n	800afc0 <uxr_deserialize_ObjectVariant+0x12c>
 800af46:	2b01      	cmp	r3, #1
 800af48:	d032      	beq.n	800afb0 <uxr_deserialize_ObjectVariant+0x11c>
 800af4a:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 800af4e:	4628      	mov	r0, r5
 800af50:	f7fd fc82 	bl	8008858 <ucdr_deserialize_int16_t>
 800af54:	4020      	ands	r0, r4
 800af56:	b2c4      	uxtb	r4, r0
 800af58:	e7b1      	b.n	800aebe <uxr_deserialize_ObjectVariant+0x2a>
 800af5a:	1d31      	adds	r1, r6, #4
 800af5c:	4628      	mov	r0, r5
 800af5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af62:	f7ff bcab 	b.w	800a8bc <uxr_deserialize_CLIENT_Representation>
 800af66:	2204      	movs	r2, #4
 800af68:	18b1      	adds	r1, r6, r2
 800af6a:	4628      	mov	r0, r5
 800af6c:	f002 fcba 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800af70:	2202      	movs	r2, #2
 800af72:	f106 0108 	add.w	r1, r6, #8
 800af76:	4604      	mov	r4, r0
 800af78:	4628      	mov	r0, r5
 800af7a:	f002 fcb3 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800af7e:	2202      	movs	r2, #2
 800af80:	4004      	ands	r4, r0
 800af82:	f106 010a 	add.w	r1, r6, #10
 800af86:	4628      	mov	r0, r5
 800af88:	f002 fcac 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800af8c:	b2e4      	uxtb	r4, r4
 800af8e:	4603      	mov	r3, r0
 800af90:	f106 010c 	add.w	r1, r6, #12
 800af94:	4628      	mov	r0, r5
 800af96:	401c      	ands	r4, r3
 800af98:	f7fc fe8a 	bl	8007cb0 <ucdr_deserialize_bool>
 800af9c:	4004      	ands	r4, r0
 800af9e:	e78e      	b.n	800aebe <uxr_deserialize_ObjectVariant+0x2a>
 800afa0:	68b1      	ldr	r1, [r6, #8]
 800afa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800afa6:	4628      	mov	r0, r5
 800afa8:	f002 fd68 	bl	800da7c <ucdr_deserialize_string>
 800afac:	4604      	mov	r4, r0
 800afae:	e7b6      	b.n	800af1e <uxr_deserialize_ObjectVariant+0x8a>
 800afb0:	68b1      	ldr	r1, [r6, #8]
 800afb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800afb6:	4628      	mov	r0, r5
 800afb8:	f002 fd60 	bl	800da7c <ucdr_deserialize_string>
 800afbc:	4604      	mov	r4, r0
 800afbe:	e7c4      	b.n	800af4a <uxr_deserialize_ObjectVariant+0xb6>
 800afc0:	f106 0308 	add.w	r3, r6, #8
 800afc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800afc8:	f106 010c 	add.w	r1, r6, #12
 800afcc:	4628      	mov	r0, r5
 800afce:	f002 fd2b 	bl	800da28 <ucdr_deserialize_sequence_uint8_t>
 800afd2:	4604      	mov	r4, r0
 800afd4:	e7b9      	b.n	800af4a <uxr_deserialize_ObjectVariant+0xb6>
 800afd6:	bf00      	nop

0800afd8 <uxr_deserialize_BaseObjectRequest>:
 800afd8:	b570      	push	{r4, r5, r6, lr}
 800afda:	2202      	movs	r2, #2
 800afdc:	4605      	mov	r5, r0
 800afde:	460e      	mov	r6, r1
 800afe0:	f002 fc80 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800afe4:	2202      	movs	r2, #2
 800afe6:	4604      	mov	r4, r0
 800afe8:	18b1      	adds	r1, r6, r2
 800afea:	4628      	mov	r0, r5
 800afec:	f002 fc7a 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800aff0:	4020      	ands	r0, r4
 800aff2:	b2c0      	uxtb	r0, r0
 800aff4:	bd70      	pop	{r4, r5, r6, pc}
 800aff6:	bf00      	nop

0800aff8 <uxr_serialize_ActivityInfoVariant>:
 800aff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800affc:	460d      	mov	r5, r1
 800affe:	7809      	ldrb	r1, [r1, #0]
 800b000:	4607      	mov	r7, r0
 800b002:	f7fc fe6d 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b006:	4681      	mov	r9, r0
 800b008:	b138      	cbz	r0, 800b01a <uxr_serialize_ActivityInfoVariant+0x22>
 800b00a:	782b      	ldrb	r3, [r5, #0]
 800b00c:	2b06      	cmp	r3, #6
 800b00e:	f000 8082 	beq.w	800b116 <uxr_serialize_ActivityInfoVariant+0x11e>
 800b012:	2b0d      	cmp	r3, #13
 800b014:	d016      	beq.n	800b044 <uxr_serialize_ActivityInfoVariant+0x4c>
 800b016:	2b05      	cmp	r3, #5
 800b018:	d002      	beq.n	800b020 <uxr_serialize_ActivityInfoVariant+0x28>
 800b01a:	4648      	mov	r0, r9
 800b01c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b020:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b024:	4638      	mov	r0, r7
 800b026:	f7fd fb97 	bl	8008758 <ucdr_serialize_int16_t>
 800b02a:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 800b02e:	4681      	mov	r9, r0
 800b030:	4638      	mov	r0, r7
 800b032:	f7fd fac1 	bl	80085b8 <ucdr_serialize_uint64_t>
 800b036:	ea09 0000 	and.w	r0, r9, r0
 800b03a:	fa5f f980 	uxtb.w	r9, r0
 800b03e:	4648      	mov	r0, r9
 800b040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b044:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b048:	4638      	mov	r0, r7
 800b04a:	f7fd fb85 	bl	8008758 <ucdr_serialize_int16_t>
 800b04e:	68e9      	ldr	r1, [r5, #12]
 800b050:	4681      	mov	r9, r0
 800b052:	4638      	mov	r0, r7
 800b054:	f7fd f85a 	bl	800810c <ucdr_serialize_uint32_t>
 800b058:	68eb      	ldr	r3, [r5, #12]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d0eb      	beq.n	800b036 <uxr_serialize_ActivityInfoVariant+0x3e>
 800b05e:	b320      	cbz	r0, 800b0aa <uxr_serialize_ActivityInfoVariant+0xb2>
 800b060:	f105 080c 	add.w	r8, r5, #12
 800b064:	2600      	movs	r6, #0
 800b066:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 800b06a:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 800b06e:	f89a 1010 	ldrb.w	r1, [sl, #16]
 800b072:	4638      	mov	r0, r7
 800b074:	f7fc fe34 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b078:	2800      	cmp	r0, #0
 800b07a:	d053      	beq.n	800b124 <uxr_serialize_ActivityInfoVariant+0x12c>
 800b07c:	f89a 3010 	ldrb.w	r3, [sl, #16]
 800b080:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 800b084:	0074      	lsls	r4, r6, #1
 800b086:	00c9      	lsls	r1, r1, #3
 800b088:	2b03      	cmp	r3, #3
 800b08a:	d854      	bhi.n	800b136 <uxr_serialize_ActivityInfoVariant+0x13e>
 800b08c:	e8df f003 	tbb	[pc, r3]
 800b090:	02102132 	.word	0x02102132
 800b094:	4441      	add	r1, r8
 800b096:	4638      	mov	r0, r7
 800b098:	6889      	ldr	r1, [r1, #8]
 800b09a:	f002 fcdf 	bl	800da5c <ucdr_serialize_string>
 800b09e:	68ea      	ldr	r2, [r5, #12]
 800b0a0:	3601      	adds	r6, #1
 800b0a2:	4296      	cmp	r6, r2
 800b0a4:	d242      	bcs.n	800b12c <uxr_serialize_ActivityInfoVariant+0x134>
 800b0a6:	2800      	cmp	r0, #0
 800b0a8:	d1dd      	bne.n	800b066 <uxr_serialize_ActivityInfoVariant+0x6e>
 800b0aa:	f04f 0900 	mov.w	r9, #0
 800b0ae:	e7b4      	b.n	800b01a <uxr_serialize_ActivityInfoVariant+0x22>
 800b0b0:	3108      	adds	r1, #8
 800b0b2:	4441      	add	r1, r8
 800b0b4:	2210      	movs	r2, #16
 800b0b6:	4638      	mov	r0, r7
 800b0b8:	f002 fbb0 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b0bc:	4434      	add	r4, r6
 800b0be:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b0c2:	4604      	mov	r4, r0
 800b0c4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800b0c6:	4638      	mov	r0, r7
 800b0c8:	f7fd f820 	bl	800810c <ucdr_serialize_uint32_t>
 800b0cc:	4020      	ands	r0, r4
 800b0ce:	b2c0      	uxtb	r0, r0
 800b0d0:	e7e5      	b.n	800b09e <uxr_serialize_ActivityInfoVariant+0xa6>
 800b0d2:	3108      	adds	r1, #8
 800b0d4:	4441      	add	r1, r8
 800b0d6:	2204      	movs	r2, #4
 800b0d8:	4638      	mov	r0, r7
 800b0da:	f002 fb9f 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b0de:	4434      	add	r4, r6
 800b0e0:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	8b19      	ldrh	r1, [r3, #24]
 800b0e8:	4638      	mov	r0, r7
 800b0ea:	f7fc fe25 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b0ee:	4020      	ands	r0, r4
 800b0f0:	b2c0      	uxtb	r0, r0
 800b0f2:	e7d4      	b.n	800b09e <uxr_serialize_ActivityInfoVariant+0xa6>
 800b0f4:	3108      	adds	r1, #8
 800b0f6:	4441      	add	r1, r8
 800b0f8:	2202      	movs	r2, #2
 800b0fa:	4638      	mov	r0, r7
 800b0fc:	f002 fb8e 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b100:	4434      	add	r4, r6
 800b102:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800b106:	4604      	mov	r4, r0
 800b108:	7d99      	ldrb	r1, [r3, #22]
 800b10a:	4638      	mov	r0, r7
 800b10c:	f7fc fde8 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b110:	4020      	ands	r0, r4
 800b112:	b2c0      	uxtb	r0, r0
 800b114:	e7c3      	b.n	800b09e <uxr_serialize_ActivityInfoVariant+0xa6>
 800b116:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800b11a:	4638      	mov	r0, r7
 800b11c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b120:	f7fd bb1a 	b.w	8008758 <ucdr_serialize_int16_t>
 800b124:	68ea      	ldr	r2, [r5, #12]
 800b126:	3601      	adds	r6, #1
 800b128:	42b2      	cmp	r2, r6
 800b12a:	d8be      	bhi.n	800b0aa <uxr_serialize_ActivityInfoVariant+0xb2>
 800b12c:	ea09 0900 	and.w	r9, r9, r0
 800b130:	fa5f f989 	uxtb.w	r9, r9
 800b134:	e771      	b.n	800b01a <uxr_serialize_ActivityInfoVariant+0x22>
 800b136:	68eb      	ldr	r3, [r5, #12]
 800b138:	3601      	adds	r6, #1
 800b13a:	429e      	cmp	r6, r3
 800b13c:	f10a 0a18 	add.w	sl, sl, #24
 800b140:	d395      	bcc.n	800b06e <uxr_serialize_ActivityInfoVariant+0x76>
 800b142:	e76a      	b.n	800b01a <uxr_serialize_ActivityInfoVariant+0x22>

0800b144 <uxr_deserialize_BaseObjectReply>:
 800b144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b148:	2202      	movs	r2, #2
 800b14a:	4606      	mov	r6, r0
 800b14c:	460f      	mov	r7, r1
 800b14e:	f002 fbc9 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b152:	2202      	movs	r2, #2
 800b154:	18b9      	adds	r1, r7, r2
 800b156:	4605      	mov	r5, r0
 800b158:	4630      	mov	r0, r6
 800b15a:	f002 fbc3 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b15e:	1d39      	adds	r1, r7, #4
 800b160:	4680      	mov	r8, r0
 800b162:	4630      	mov	r0, r6
 800b164:	f7fc fdd2 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b168:	1d79      	adds	r1, r7, #5
 800b16a:	4604      	mov	r4, r0
 800b16c:	4630      	mov	r0, r6
 800b16e:	f7fc fdcd 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b172:	ea05 0508 	and.w	r5, r5, r8
 800b176:	402c      	ands	r4, r5
 800b178:	4020      	ands	r0, r4
 800b17a:	b2c0      	uxtb	r0, r0
 800b17c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b180 <uxr_serialize_ReadSpecification>:
 800b180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b184:	460e      	mov	r6, r1
 800b186:	7809      	ldrb	r1, [r1, #0]
 800b188:	4607      	mov	r7, r0
 800b18a:	f7fc fda9 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b18e:	7871      	ldrb	r1, [r6, #1]
 800b190:	4604      	mov	r4, r0
 800b192:	4638      	mov	r0, r7
 800b194:	f7fc fda4 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b198:	78b1      	ldrb	r1, [r6, #2]
 800b19a:	4004      	ands	r4, r0
 800b19c:	4638      	mov	r0, r7
 800b19e:	f7fc fd71 	bl	8007c84 <ucdr_serialize_bool>
 800b1a2:	78b3      	ldrb	r3, [r6, #2]
 800b1a4:	b2e4      	uxtb	r4, r4
 800b1a6:	4004      	ands	r4, r0
 800b1a8:	b94b      	cbnz	r3, 800b1be <uxr_serialize_ReadSpecification+0x3e>
 800b1aa:	7a31      	ldrb	r1, [r6, #8]
 800b1ac:	4638      	mov	r0, r7
 800b1ae:	f7fc fd69 	bl	8007c84 <ucdr_serialize_bool>
 800b1b2:	7a33      	ldrb	r3, [r6, #8]
 800b1b4:	4004      	ands	r4, r0
 800b1b6:	b943      	cbnz	r3, 800b1ca <uxr_serialize_ReadSpecification+0x4a>
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1be:	6871      	ldr	r1, [r6, #4]
 800b1c0:	4638      	mov	r0, r7
 800b1c2:	f002 fc4b 	bl	800da5c <ucdr_serialize_string>
 800b1c6:	4004      	ands	r4, r0
 800b1c8:	e7ef      	b.n	800b1aa <uxr_serialize_ReadSpecification+0x2a>
 800b1ca:	8971      	ldrh	r1, [r6, #10]
 800b1cc:	4638      	mov	r0, r7
 800b1ce:	f7fc fdb3 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b1d2:	89b1      	ldrh	r1, [r6, #12]
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	f7fc fdae 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b1dc:	89f1      	ldrh	r1, [r6, #14]
 800b1de:	4005      	ands	r5, r0
 800b1e0:	4638      	mov	r0, r7
 800b1e2:	f7fc fda9 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b1e6:	8a31      	ldrh	r1, [r6, #16]
 800b1e8:	4680      	mov	r8, r0
 800b1ea:	4638      	mov	r0, r7
 800b1ec:	f7fc fda4 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b1f0:	b2ed      	uxtb	r5, r5
 800b1f2:	4025      	ands	r5, r4
 800b1f4:	ea08 0505 	and.w	r5, r8, r5
 800b1f8:	ea00 0405 	and.w	r4, r0, r5
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b202:	bf00      	nop

0800b204 <uxr_serialize_CREATE_CLIENT_Payload>:
 800b204:	f7ff bb02 	b.w	800a80c <uxr_serialize_CLIENT_Representation>

0800b208 <uxr_serialize_CREATE_Payload>:
 800b208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20a:	2202      	movs	r2, #2
 800b20c:	4607      	mov	r7, r0
 800b20e:	460e      	mov	r6, r1
 800b210:	f002 fb04 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b214:	2202      	movs	r2, #2
 800b216:	18b1      	adds	r1, r6, r2
 800b218:	4605      	mov	r5, r0
 800b21a:	4638      	mov	r0, r7
 800b21c:	f002 fafe 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b220:	7931      	ldrb	r1, [r6, #4]
 800b222:	4604      	mov	r4, r0
 800b224:	4638      	mov	r0, r7
 800b226:	f7fc fd5b 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b22a:	b170      	cbz	r0, 800b24a <uxr_serialize_CREATE_Payload+0x42>
 800b22c:	7933      	ldrb	r3, [r6, #4]
 800b22e:	402c      	ands	r4, r5
 800b230:	3b01      	subs	r3, #1
 800b232:	b2e4      	uxtb	r4, r4
 800b234:	2b0d      	cmp	r3, #13
 800b236:	d809      	bhi.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b238:	e8df f003 	tbb	[pc, r3]
 800b23c:	23230a4c 	.word	0x23230a4c
 800b240:	0a0a0a0a 	.word	0x0a0a0a0a
 800b244:	12121208 	.word	0x12121208
 800b248:	3e45      	.short	0x3e45
 800b24a:	2400      	movs	r4, #0
 800b24c:	4620      	mov	r0, r4
 800b24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b250:	f106 0108 	add.w	r1, r6, #8
 800b254:	4638      	mov	r0, r7
 800b256:	f7ff fbdf 	bl	800aa18 <uxr_serialize_DATAWRITER_Representation>
 800b25a:	4004      	ands	r4, r0
 800b25c:	4620      	mov	r0, r4
 800b25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b260:	7a31      	ldrb	r1, [r6, #8]
 800b262:	4638      	mov	r0, r7
 800b264:	f7fc fd3c 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b268:	2800      	cmp	r0, #0
 800b26a:	d0ee      	beq.n	800b24a <uxr_serialize_CREATE_Payload+0x42>
 800b26c:	7a33      	ldrb	r3, [r6, #8]
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d001      	beq.n	800b276 <uxr_serialize_CREATE_Payload+0x6e>
 800b272:	2b02      	cmp	r3, #2
 800b274:	d1ea      	bne.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b276:	68f1      	ldr	r1, [r6, #12]
 800b278:	4638      	mov	r0, r7
 800b27a:	f002 fbef 	bl	800da5c <ucdr_serialize_string>
 800b27e:	4004      	ands	r4, r0
 800b280:	e7e4      	b.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b282:	7a31      	ldrb	r1, [r6, #8]
 800b284:	4638      	mov	r0, r7
 800b286:	f7fc fd2b 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b28a:	4605      	mov	r5, r0
 800b28c:	b158      	cbz	r0, 800b2a6 <uxr_serialize_CREATE_Payload+0x9e>
 800b28e:	7a33      	ldrb	r3, [r6, #8]
 800b290:	2b02      	cmp	r3, #2
 800b292:	d034      	beq.n	800b2fe <uxr_serialize_CREATE_Payload+0xf6>
 800b294:	2b03      	cmp	r3, #3
 800b296:	d106      	bne.n	800b2a6 <uxr_serialize_CREATE_Payload+0x9e>
 800b298:	68f2      	ldr	r2, [r6, #12]
 800b29a:	f106 0110 	add.w	r1, r6, #16
 800b29e:	4638      	mov	r0, r7
 800b2a0:	f002 fbb0 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	2202      	movs	r2, #2
 800b2a8:	f506 7104 	add.w	r1, r6, #528	; 0x210
 800b2ac:	4638      	mov	r0, r7
 800b2ae:	f002 fab5 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b2b2:	4028      	ands	r0, r5
 800b2b4:	4004      	ands	r4, r0
 800b2b6:	e7c9      	b.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b2b8:	f106 0108 	add.w	r1, r6, #8
 800b2bc:	4638      	mov	r0, r7
 800b2be:	f7ff faa5 	bl	800a80c <uxr_serialize_CLIENT_Representation>
 800b2c2:	4004      	ands	r4, r0
 800b2c4:	e7c2      	b.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b2c6:	f106 0108 	add.w	r1, r6, #8
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	f7ff fb5a 	bl	800a984 <uxr_serialize_AGENT_Representation>
 800b2d0:	4004      	ands	r4, r0
 800b2d2:	e7bb      	b.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b2d4:	7a31      	ldrb	r1, [r6, #8]
 800b2d6:	4638      	mov	r0, r7
 800b2d8:	f7fc fd02 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b2dc:	4605      	mov	r5, r0
 800b2de:	b130      	cbz	r0, 800b2ee <uxr_serialize_CREATE_Payload+0xe6>
 800b2e0:	7a33      	ldrb	r3, [r6, #8]
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d011      	beq.n	800b30a <uxr_serialize_CREATE_Payload+0x102>
 800b2e6:	2b03      	cmp	r3, #3
 800b2e8:	d015      	beq.n	800b316 <uxr_serialize_CREATE_Payload+0x10e>
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d00d      	beq.n	800b30a <uxr_serialize_CREATE_Payload+0x102>
 800b2ee:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 800b2f2:	4638      	mov	r0, r7
 800b2f4:	f7fd fa30 	bl	8008758 <ucdr_serialize_int16_t>
 800b2f8:	4028      	ands	r0, r5
 800b2fa:	4004      	ands	r4, r0
 800b2fc:	e7a6      	b.n	800b24c <uxr_serialize_CREATE_Payload+0x44>
 800b2fe:	68f1      	ldr	r1, [r6, #12]
 800b300:	4638      	mov	r0, r7
 800b302:	f002 fbab 	bl	800da5c <ucdr_serialize_string>
 800b306:	4605      	mov	r5, r0
 800b308:	e7cd      	b.n	800b2a6 <uxr_serialize_CREATE_Payload+0x9e>
 800b30a:	68f1      	ldr	r1, [r6, #12]
 800b30c:	4638      	mov	r0, r7
 800b30e:	f002 fba5 	bl	800da5c <ucdr_serialize_string>
 800b312:	4605      	mov	r5, r0
 800b314:	e7eb      	b.n	800b2ee <uxr_serialize_CREATE_Payload+0xe6>
 800b316:	68f2      	ldr	r2, [r6, #12]
 800b318:	f106 0110 	add.w	r1, r6, #16
 800b31c:	4638      	mov	r0, r7
 800b31e:	f002 fb71 	bl	800da04 <ucdr_serialize_sequence_uint8_t>
 800b322:	4605      	mov	r5, r0
 800b324:	e7e3      	b.n	800b2ee <uxr_serialize_CREATE_Payload+0xe6>
 800b326:	bf00      	nop

0800b328 <uxr_deserialize_GET_INFO_Payload>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	2202      	movs	r2, #2
 800b32c:	4605      	mov	r5, r0
 800b32e:	460e      	mov	r6, r1
 800b330:	f002 fad8 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b334:	2202      	movs	r2, #2
 800b336:	18b1      	adds	r1, r6, r2
 800b338:	4604      	mov	r4, r0
 800b33a:	4628      	mov	r0, r5
 800b33c:	f002 fad2 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b340:	1d31      	adds	r1, r6, #4
 800b342:	4004      	ands	r4, r0
 800b344:	4628      	mov	r0, r5
 800b346:	f7fd f811 	bl	800836c <ucdr_deserialize_uint32_t>
 800b34a:	b2e4      	uxtb	r4, r4
 800b34c:	4020      	ands	r0, r4
 800b34e:	bd70      	pop	{r4, r5, r6, pc}

0800b350 <uxr_serialize_DELETE_Payload>:
 800b350:	b570      	push	{r4, r5, r6, lr}
 800b352:	2202      	movs	r2, #2
 800b354:	4605      	mov	r5, r0
 800b356:	460e      	mov	r6, r1
 800b358:	f002 fa60 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b35c:	2202      	movs	r2, #2
 800b35e:	4604      	mov	r4, r0
 800b360:	18b1      	adds	r1, r6, r2
 800b362:	4628      	mov	r0, r5
 800b364:	f002 fa5a 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b368:	4020      	ands	r0, r4
 800b36a:	b2c0      	uxtb	r0, r0
 800b36c:	bd70      	pop	{r4, r5, r6, pc}
 800b36e:	bf00      	nop

0800b370 <uxr_deserialize_STATUS_AGENT_Payload>:
 800b370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b374:	4605      	mov	r5, r0
 800b376:	460e      	mov	r6, r1
 800b378:	f7fc fcc8 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b37c:	1c71      	adds	r1, r6, #1
 800b37e:	4604      	mov	r4, r0
 800b380:	4628      	mov	r0, r5
 800b382:	f7fc fcc3 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b386:	2204      	movs	r2, #4
 800b388:	18b1      	adds	r1, r6, r2
 800b38a:	4680      	mov	r8, r0
 800b38c:	4628      	mov	r0, r5
 800b38e:	f002 faa9 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b392:	f106 0108 	add.w	r1, r6, #8
 800b396:	4607      	mov	r7, r0
 800b398:	2202      	movs	r2, #2
 800b39a:	4628      	mov	r0, r5
 800b39c:	f002 faa2 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b3a0:	ea04 0308 	and.w	r3, r4, r8
 800b3a4:	b2db      	uxtb	r3, r3
 800b3a6:	ea03 0407 	and.w	r4, r3, r7
 800b3aa:	2202      	movs	r2, #2
 800b3ac:	4607      	mov	r7, r0
 800b3ae:	f106 010a 	add.w	r1, r6, #10
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	f002 fa96 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b3b8:	f106 010c 	add.w	r1, r6, #12
 800b3bc:	4603      	mov	r3, r0
 800b3be:	4628      	mov	r0, r5
 800b3c0:	461d      	mov	r5, r3
 800b3c2:	f7fc fc75 	bl	8007cb0 <ucdr_deserialize_bool>
 800b3c6:	403c      	ands	r4, r7
 800b3c8:	4025      	ands	r5, r4
 800b3ca:	4028      	ands	r0, r5
 800b3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b3d0 <uxr_deserialize_STATUS_Payload>:
 800b3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d4:	2202      	movs	r2, #2
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	460f      	mov	r7, r1
 800b3da:	f002 fa83 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b3de:	2202      	movs	r2, #2
 800b3e0:	18b9      	adds	r1, r7, r2
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	f002 fa7d 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b3ea:	1d39      	adds	r1, r7, #4
 800b3ec:	4680      	mov	r8, r0
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	f7fc fc8c 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b3f4:	1d79      	adds	r1, r7, #5
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f7fc fc87 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b3fe:	ea05 0508 	and.w	r5, r5, r8
 800b402:	402c      	ands	r4, r5
 800b404:	4020      	ands	r0, r4
 800b406:	b2c0      	uxtb	r0, r0
 800b408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b40c <uxr_serialize_INFO_Payload>:
 800b40c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b410:	2202      	movs	r2, #2
 800b412:	460c      	mov	r4, r1
 800b414:	4605      	mov	r5, r0
 800b416:	f002 fa01 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b41a:	2202      	movs	r2, #2
 800b41c:	18a1      	adds	r1, r4, r2
 800b41e:	4680      	mov	r8, r0
 800b420:	4628      	mov	r0, r5
 800b422:	f002 f9fb 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b426:	7921      	ldrb	r1, [r4, #4]
 800b428:	4607      	mov	r7, r0
 800b42a:	4628      	mov	r0, r5
 800b42c:	f7fc fc58 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b430:	7961      	ldrb	r1, [r4, #5]
 800b432:	4606      	mov	r6, r0
 800b434:	4628      	mov	r0, r5
 800b436:	f7fc fc53 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b43a:	ea08 0807 	and.w	r8, r8, r7
 800b43e:	ea06 0608 	and.w	r6, r6, r8
 800b442:	4006      	ands	r6, r0
 800b444:	7a21      	ldrb	r1, [r4, #8]
 800b446:	4628      	mov	r0, r5
 800b448:	f7fc fc1c 	bl	8007c84 <ucdr_serialize_bool>
 800b44c:	7a23      	ldrb	r3, [r4, #8]
 800b44e:	b2f7      	uxtb	r7, r6
 800b450:	4606      	mov	r6, r0
 800b452:	b96b      	cbnz	r3, 800b470 <uxr_serialize_INFO_Payload+0x64>
 800b454:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 800b458:	4628      	mov	r0, r5
 800b45a:	f7fc fc13 	bl	8007c84 <ucdr_serialize_bool>
 800b45e:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 800b462:	4030      	ands	r0, r6
 800b464:	b2c6      	uxtb	r6, r0
 800b466:	b983      	cbnz	r3, 800b48a <uxr_serialize_INFO_Payload+0x7e>
 800b468:	ea06 0007 	and.w	r0, r6, r7
 800b46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b470:	7b21      	ldrb	r1, [r4, #12]
 800b472:	4628      	mov	r0, r5
 800b474:	f7fc fc34 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b478:	b188      	cbz	r0, 800b49e <uxr_serialize_INFO_Payload+0x92>
 800b47a:	f104 010c 	add.w	r1, r4, #12
 800b47e:	4628      	mov	r0, r5
 800b480:	f7ff faf2 	bl	800aa68 <uxr_serialize_ObjectVariant.part.0>
 800b484:	4030      	ands	r0, r6
 800b486:	b2c6      	uxtb	r6, r0
 800b488:	e7e4      	b.n	800b454 <uxr_serialize_INFO_Payload+0x48>
 800b48a:	f504 7108 	add.w	r1, r4, #544	; 0x220
 800b48e:	4628      	mov	r0, r5
 800b490:	f7ff fdb2 	bl	800aff8 <uxr_serialize_ActivityInfoVariant>
 800b494:	4006      	ands	r6, r0
 800b496:	ea06 0007 	and.w	r0, r6, r7
 800b49a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b49e:	4606      	mov	r6, r0
 800b4a0:	e7d8      	b.n	800b454 <uxr_serialize_INFO_Payload+0x48>
 800b4a2:	bf00      	nop

0800b4a4 <uxr_serialize_READ_DATA_Payload>:
 800b4a4:	b570      	push	{r4, r5, r6, lr}
 800b4a6:	2202      	movs	r2, #2
 800b4a8:	4605      	mov	r5, r0
 800b4aa:	460e      	mov	r6, r1
 800b4ac:	f002 f9b6 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b4b0:	2202      	movs	r2, #2
 800b4b2:	18b1      	adds	r1, r6, r2
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	f002 f9b0 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b4bc:	1d31      	adds	r1, r6, #4
 800b4be:	4004      	ands	r4, r0
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	f7ff fe5d 	bl	800b180 <uxr_serialize_ReadSpecification>
 800b4c6:	b2e4      	uxtb	r4, r4
 800b4c8:	4020      	ands	r0, r4
 800b4ca:	bd70      	pop	{r4, r5, r6, pc}

0800b4cc <uxr_serialize_WRITE_DATA_Payload_Data>:
 800b4cc:	b570      	push	{r4, r5, r6, lr}
 800b4ce:	2202      	movs	r2, #2
 800b4d0:	4605      	mov	r5, r0
 800b4d2:	460e      	mov	r6, r1
 800b4d4:	f002 f9a2 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b4d8:	2202      	movs	r2, #2
 800b4da:	4604      	mov	r4, r0
 800b4dc:	18b1      	adds	r1, r6, r2
 800b4de:	4628      	mov	r0, r5
 800b4e0:	f002 f99c 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b4e4:	4020      	ands	r0, r4
 800b4e6:	b2c0      	uxtb	r0, r0
 800b4e8:	bd70      	pop	{r4, r5, r6, pc}
 800b4ea:	bf00      	nop

0800b4ec <uxr_serialize_ACKNACK_Payload>:
 800b4ec:	b570      	push	{r4, r5, r6, lr}
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	460e      	mov	r6, r1
 800b4f2:	f834 1b02 	ldrh.w	r1, [r4], #2
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	f7fc fc1e 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b4fc:	2202      	movs	r2, #2
 800b4fe:	4621      	mov	r1, r4
 800b500:	4604      	mov	r4, r0
 800b502:	4628      	mov	r0, r5
 800b504:	f002 f98a 	bl	800d81c <ucdr_serialize_array_uint8_t>
 800b508:	7931      	ldrb	r1, [r6, #4]
 800b50a:	4004      	ands	r4, r0
 800b50c:	4628      	mov	r0, r5
 800b50e:	f7fc fbe7 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b512:	b2e4      	uxtb	r4, r4
 800b514:	4020      	ands	r0, r4
 800b516:	bd70      	pop	{r4, r5, r6, pc}

0800b518 <uxr_deserialize_ACKNACK_Payload>:
 800b518:	b570      	push	{r4, r5, r6, lr}
 800b51a:	4605      	mov	r5, r0
 800b51c:	460e      	mov	r6, r1
 800b51e:	f7fc fd0b 	bl	8007f38 <ucdr_deserialize_uint16_t>
 800b522:	2202      	movs	r2, #2
 800b524:	18b1      	adds	r1, r6, r2
 800b526:	4604      	mov	r4, r0
 800b528:	4628      	mov	r0, r5
 800b52a:	f002 f9db 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b52e:	1d31      	adds	r1, r6, #4
 800b530:	4004      	ands	r4, r0
 800b532:	4628      	mov	r0, r5
 800b534:	f7fc fbea 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b538:	b2e4      	uxtb	r4, r4
 800b53a:	4020      	ands	r0, r4
 800b53c:	bd70      	pop	{r4, r5, r6, pc}
 800b53e:	bf00      	nop

0800b540 <uxr_serialize_HEARTBEAT_Payload>:
 800b540:	b570      	push	{r4, r5, r6, lr}
 800b542:	460d      	mov	r5, r1
 800b544:	8809      	ldrh	r1, [r1, #0]
 800b546:	4606      	mov	r6, r0
 800b548:	f7fc fbf6 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b54c:	8869      	ldrh	r1, [r5, #2]
 800b54e:	4604      	mov	r4, r0
 800b550:	4630      	mov	r0, r6
 800b552:	f7fc fbf1 	bl	8007d38 <ucdr_serialize_uint16_t>
 800b556:	7929      	ldrb	r1, [r5, #4]
 800b558:	4004      	ands	r4, r0
 800b55a:	4630      	mov	r0, r6
 800b55c:	f7fc fbc0 	bl	8007ce0 <ucdr_serialize_uint8_t>
 800b560:	b2e4      	uxtb	r4, r4
 800b562:	4020      	ands	r0, r4
 800b564:	bd70      	pop	{r4, r5, r6, pc}
 800b566:	bf00      	nop

0800b568 <uxr_deserialize_HEARTBEAT_Payload>:
 800b568:	b570      	push	{r4, r5, r6, lr}
 800b56a:	4605      	mov	r5, r0
 800b56c:	460e      	mov	r6, r1
 800b56e:	f7fc fce3 	bl	8007f38 <ucdr_deserialize_uint16_t>
 800b572:	1cb1      	adds	r1, r6, #2
 800b574:	4604      	mov	r4, r0
 800b576:	4628      	mov	r0, r5
 800b578:	f7fc fcde 	bl	8007f38 <ucdr_deserialize_uint16_t>
 800b57c:	1d31      	adds	r1, r6, #4
 800b57e:	4004      	ands	r4, r0
 800b580:	4628      	mov	r0, r5
 800b582:	f7fc fbc3 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b586:	b2e4      	uxtb	r4, r4
 800b588:	4020      	ands	r0, r4
 800b58a:	bd70      	pop	{r4, r5, r6, pc}

0800b58c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 800b58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b590:	4605      	mov	r5, r0
 800b592:	460e      	mov	r6, r1
 800b594:	f7fd fa6c 	bl	8008a70 <ucdr_deserialize_int32_t>
 800b598:	1d31      	adds	r1, r6, #4
 800b59a:	4607      	mov	r7, r0
 800b59c:	4628      	mov	r0, r5
 800b59e:	f7fc fee5 	bl	800836c <ucdr_deserialize_uint32_t>
 800b5a2:	f106 0108 	add.w	r1, r6, #8
 800b5a6:	4680      	mov	r8, r0
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f7fd fa61 	bl	8008a70 <ucdr_deserialize_int32_t>
 800b5ae:	f106 010c 	add.w	r1, r6, #12
 800b5b2:	4604      	mov	r4, r0
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	f7fc fed9 	bl	800836c <ucdr_deserialize_uint32_t>
 800b5ba:	ea07 0708 	and.w	r7, r7, r8
 800b5be:	403c      	ands	r4, r7
 800b5c0:	f106 0110 	add.w	r1, r6, #16
 800b5c4:	4004      	ands	r4, r0
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	f7fd fa52 	bl	8008a70 <ucdr_deserialize_int32_t>
 800b5cc:	f106 0114 	add.w	r1, r6, #20
 800b5d0:	4607      	mov	r7, r0
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	f7fc feca 	bl	800836c <ucdr_deserialize_uint32_t>
 800b5d8:	b2e4      	uxtb	r4, r4
 800b5da:	403c      	ands	r4, r7
 800b5dc:	4020      	ands	r0, r4
 800b5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5e2:	bf00      	nop

0800b5e4 <uxr_deserialize_SampleIdentity>:
 800b5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5e8:	220c      	movs	r2, #12
 800b5ea:	4604      	mov	r4, r0
 800b5ec:	460d      	mov	r5, r1
 800b5ee:	f002 f979 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b5f2:	2203      	movs	r2, #3
 800b5f4:	f105 010c 	add.w	r1, r5, #12
 800b5f8:	4607      	mov	r7, r0
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	f002 f972 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800b600:	f105 010f 	add.w	r1, r5, #15
 800b604:	4680      	mov	r8, r0
 800b606:	4620      	mov	r0, r4
 800b608:	f7fc fb80 	bl	8007d0c <ucdr_deserialize_uint8_t>
 800b60c:	f105 0110 	add.w	r1, r5, #16
 800b610:	4606      	mov	r6, r0
 800b612:	4620      	mov	r0, r4
 800b614:	f7fd fa2c 	bl	8008a70 <ucdr_deserialize_int32_t>
 800b618:	f105 0114 	add.w	r1, r5, #20
 800b61c:	4603      	mov	r3, r0
 800b61e:	4620      	mov	r0, r4
 800b620:	ea07 0708 	and.w	r7, r7, r8
 800b624:	461c      	mov	r4, r3
 800b626:	f7fc fea1 	bl	800836c <ucdr_deserialize_uint32_t>
 800b62a:	403e      	ands	r6, r7
 800b62c:	4034      	ands	r4, r6
 800b62e:	4020      	ands	r0, r4
 800b630:	b2c0      	uxtb	r0, r0
 800b632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b636:	bf00      	nop

0800b638 <rcl_convert_rmw_ret_to_rcl_ret>:
 800b638:	280b      	cmp	r0, #11
 800b63a:	dc0d      	bgt.n	800b658 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 800b63c:	2800      	cmp	r0, #0
 800b63e:	db09      	blt.n	800b654 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800b640:	280b      	cmp	r0, #11
 800b642:	d807      	bhi.n	800b654 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800b644:	e8df f000 	tbb	[pc, r0]
 800b648:	07060607 	.word	0x07060607
 800b64c:	06060606 	.word	0x06060606
 800b650:	07070606 	.word	0x07070606
 800b654:	2001      	movs	r0, #1
 800b656:	4770      	bx	lr
 800b658:	28cb      	cmp	r0, #203	; 0xcb
 800b65a:	bf18      	it	ne
 800b65c:	2001      	movne	r0, #1
 800b65e:	4770      	bx	lr

0800b660 <rcl_get_zero_initialized_context>:
 800b660:	4a03      	ldr	r2, [pc, #12]	; (800b670 <rcl_get_zero_initialized_context+0x10>)
 800b662:	4603      	mov	r3, r0
 800b664:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b668:	e883 0003 	stmia.w	r3, {r0, r1}
 800b66c:	4618      	mov	r0, r3
 800b66e:	4770      	bx	lr
 800b670:	0801151c 	.word	0x0801151c

0800b674 <rcl_context_is_valid>:
 800b674:	b118      	cbz	r0, 800b67e <rcl_context_is_valid+0xa>
 800b676:	6840      	ldr	r0, [r0, #4]
 800b678:	3800      	subs	r0, #0
 800b67a:	bf18      	it	ne
 800b67c:	2001      	movne	r0, #1
 800b67e:	4770      	bx	lr

0800b680 <__cleanup_context>:
 800b680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b684:	4606      	mov	r6, r0
 800b686:	6800      	ldr	r0, [r0, #0]
 800b688:	2300      	movs	r3, #0
 800b68a:	6073      	str	r3, [r6, #4]
 800b68c:	2800      	cmp	r0, #0
 800b68e:	d049      	beq.n	800b724 <__cleanup_context+0xa4>
 800b690:	6947      	ldr	r7, [r0, #20]
 800b692:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800b696:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800b69a:	b137      	cbz	r7, 800b6aa <__cleanup_context+0x2a>
 800b69c:	3014      	adds	r0, #20
 800b69e:	f000 f9bb 	bl	800ba18 <rcl_init_options_fini>
 800b6a2:	4607      	mov	r7, r0
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	d144      	bne.n	800b732 <__cleanup_context+0xb2>
 800b6a8:	6830      	ldr	r0, [r6, #0]
 800b6aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800b6ac:	b143      	cbz	r3, 800b6c0 <__cleanup_context+0x40>
 800b6ae:	3028      	adds	r0, #40	; 0x28
 800b6b0:	f001 fd9a 	bl	800d1e8 <rmw_context_fini>
 800b6b4:	b118      	cbz	r0, 800b6be <__cleanup_context+0x3e>
 800b6b6:	2f00      	cmp	r7, #0
 800b6b8:	d03e      	beq.n	800b738 <__cleanup_context+0xb8>
 800b6ba:	f7fb fde5 	bl	8007288 <rcutils_reset_error>
 800b6be:	6830      	ldr	r0, [r6, #0]
 800b6c0:	6a03      	ldr	r3, [r0, #32]
 800b6c2:	b1db      	cbz	r3, 800b6fc <__cleanup_context+0x7c>
 800b6c4:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800b6c8:	2a01      	cmp	r2, #1
 800b6ca:	f17c 0100 	sbcs.w	r1, ip, #0
 800b6ce:	db11      	blt.n	800b6f4 <__cleanup_context+0x74>
 800b6d0:	2400      	movs	r4, #0
 800b6d2:	4625      	mov	r5, r4
 800b6d4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b6d8:	4649      	mov	r1, r9
 800b6da:	b1b8      	cbz	r0, 800b70c <__cleanup_context+0x8c>
 800b6dc:	47c0      	blx	r8
 800b6de:	6833      	ldr	r3, [r6, #0]
 800b6e0:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800b6e4:	3401      	adds	r4, #1
 800b6e6:	f145 0500 	adc.w	r5, r5, #0
 800b6ea:	4294      	cmp	r4, r2
 800b6ec:	eb75 010c 	sbcs.w	r1, r5, ip
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	dbef      	blt.n	800b6d4 <__cleanup_context+0x54>
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	4649      	mov	r1, r9
 800b6f8:	47c0      	blx	r8
 800b6fa:	6830      	ldr	r0, [r6, #0]
 800b6fc:	4649      	mov	r1, r9
 800b6fe:	47c0      	blx	r8
 800b700:	2300      	movs	r3, #0
 800b702:	e9c6 3300 	strd	r3, r3, [r6]
 800b706:	4638      	mov	r0, r7
 800b708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70c:	3401      	adds	r4, #1
 800b70e:	f145 0500 	adc.w	r5, r5, #0
 800b712:	4294      	cmp	r4, r2
 800b714:	eb75 010c 	sbcs.w	r1, r5, ip
 800b718:	dbdc      	blt.n	800b6d4 <__cleanup_context+0x54>
 800b71a:	4618      	mov	r0, r3
 800b71c:	4649      	mov	r1, r9
 800b71e:	47c0      	blx	r8
 800b720:	6830      	ldr	r0, [r6, #0]
 800b722:	e7eb      	b.n	800b6fc <__cleanup_context+0x7c>
 800b724:	4607      	mov	r7, r0
 800b726:	2300      	movs	r3, #0
 800b728:	e9c6 3300 	strd	r3, r3, [r6]
 800b72c:	4638      	mov	r0, r7
 800b72e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b732:	f7fb fda9 	bl	8007288 <rcutils_reset_error>
 800b736:	e7b7      	b.n	800b6a8 <__cleanup_context+0x28>
 800b738:	f7ff ff7e 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800b73c:	4607      	mov	r7, r0
 800b73e:	e7bc      	b.n	800b6ba <__cleanup_context+0x3a>

0800b740 <rcl_init>:
 800b740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b744:	1e05      	subs	r5, r0, #0
 800b746:	b09e      	sub	sp, #120	; 0x78
 800b748:	460e      	mov	r6, r1
 800b74a:	4690      	mov	r8, r2
 800b74c:	461f      	mov	r7, r3
 800b74e:	f340 809c 	ble.w	800b88a <rcl_init+0x14a>
 800b752:	2900      	cmp	r1, #0
 800b754:	f000 809c 	beq.w	800b890 <rcl_init+0x150>
 800b758:	f1a1 0e04 	sub.w	lr, r1, #4
 800b75c:	f04f 0c00 	mov.w	ip, #0
 800b760:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 800b764:	f10c 0c01 	add.w	ip, ip, #1
 800b768:	2c00      	cmp	r4, #0
 800b76a:	f000 8091 	beq.w	800b890 <rcl_init+0x150>
 800b76e:	4565      	cmp	r5, ip
 800b770:	d1f6      	bne.n	800b760 <rcl_init+0x20>
 800b772:	f1b8 0f00 	cmp.w	r8, #0
 800b776:	f000 808b 	beq.w	800b890 <rcl_init+0x150>
 800b77a:	f8d8 4000 	ldr.w	r4, [r8]
 800b77e:	2c00      	cmp	r4, #0
 800b780:	f000 8086 	beq.w	800b890 <rcl_init+0x150>
 800b784:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b786:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 800b78a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b78e:	6823      	ldr	r3, [r4, #0]
 800b790:	f8cc 3000 	str.w	r3, [ip]
 800b794:	a819      	add	r0, sp, #100	; 0x64
 800b796:	f7fb fd53 	bl	8007240 <rcutils_allocator_is_valid>
 800b79a:	2800      	cmp	r0, #0
 800b79c:	d078      	beq.n	800b890 <rcl_init+0x150>
 800b79e:	2f00      	cmp	r7, #0
 800b7a0:	d076      	beq.n	800b890 <rcl_init+0x150>
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d178      	bne.n	800b89a <rcl_init+0x15a>
 800b7a8:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 800b7ac:	2178      	movs	r1, #120	; 0x78
 800b7ae:	2001      	movs	r0, #1
 800b7b0:	4798      	blx	r3
 800b7b2:	4604      	mov	r4, r0
 800b7b4:	6038      	str	r0, [r7, #0]
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	f000 80b6 	beq.w	800b928 <rcl_init+0x1e8>
 800b7bc:	a802      	add	r0, sp, #8
 800b7be:	f001 f957 	bl	800ca70 <rmw_get_zero_initialized_context>
 800b7c2:	a902      	add	r1, sp, #8
 800b7c4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b7c8:	2250      	movs	r2, #80	; 0x50
 800b7ca:	ac19      	add	r4, sp, #100	; 0x64
 800b7cc:	f004 fdf6 	bl	80103bc <memcpy>
 800b7d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b7d2:	f8d7 e000 	ldr.w	lr, [r7]
 800b7d6:	46f4      	mov	ip, lr
 800b7d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b7dc:	6823      	ldr	r3, [r4, #0]
 800b7de:	f8cc 3000 	str.w	r3, [ip]
 800b7e2:	f10e 0114 	add.w	r1, lr, #20
 800b7e6:	4640      	mov	r0, r8
 800b7e8:	f000 f940 	bl	800ba6c <rcl_init_options_copy>
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	d144      	bne.n	800b87c <rcl_init+0x13c>
 800b7f2:	f8d7 9000 	ldr.w	r9, [r7]
 800b7f6:	ea4f 78e5 	mov.w	r8, r5, asr #31
 800b7fa:	f8c9 0020 	str.w	r0, [r9, #32]
 800b7fe:	f8c9 5018 	str.w	r5, [r9, #24]
 800b802:	f8c9 801c 	str.w	r8, [r9, #28]
 800b806:	2d00      	cmp	r5, #0
 800b808:	d04e      	beq.n	800b8a8 <rcl_init+0x168>
 800b80a:	2e00      	cmp	r6, #0
 800b80c:	d04c      	beq.n	800b8a8 <rcl_init+0x168>
 800b80e:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 800b812:	2104      	movs	r1, #4
 800b814:	4628      	mov	r0, r5
 800b816:	4798      	blx	r3
 800b818:	f8c9 0020 	str.w	r0, [r9, #32]
 800b81c:	f8d7 9000 	ldr.w	r9, [r7]
 800b820:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800b824:	46ca      	mov	sl, r9
 800b826:	b343      	cbz	r3, 800b87a <rcl_init+0x13a>
 800b828:	2d01      	cmp	r5, #1
 800b82a:	f178 0300 	sbcs.w	r3, r8, #0
 800b82e:	db3b      	blt.n	800b8a8 <rcl_init+0x168>
 800b830:	2400      	movs	r4, #0
 800b832:	3e04      	subs	r6, #4
 800b834:	46a1      	mov	r9, r4
 800b836:	e00b      	b.n	800b850 <rcl_init+0x110>
 800b838:	6831      	ldr	r1, [r6, #0]
 800b83a:	f004 fdbf 	bl	80103bc <memcpy>
 800b83e:	3401      	adds	r4, #1
 800b840:	f149 0900 	adc.w	r9, r9, #0
 800b844:	45c8      	cmp	r8, r9
 800b846:	bf08      	it	eq
 800b848:	42a5      	cmpeq	r5, r4
 800b84a:	d02b      	beq.n	800b8a4 <rcl_init+0x164>
 800b84c:	f8d7 a000 	ldr.w	sl, [r7]
 800b850:	f856 0f04 	ldr.w	r0, [r6, #4]!
 800b854:	f7f4 fcc6 	bl	80001e4 <strlen>
 800b858:	1c42      	adds	r2, r0, #1
 800b85a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b85c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800b85e:	f8da a020 	ldr.w	sl, [sl, #32]
 800b862:	9201      	str	r2, [sp, #4]
 800b864:	4610      	mov	r0, r2
 800b866:	4798      	blx	r3
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 800b86e:	6a1b      	ldr	r3, [r3, #32]
 800b870:	9a01      	ldr	r2, [sp, #4]
 800b872:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b876:	2800      	cmp	r0, #0
 800b878:	d1de      	bne.n	800b838 <rcl_init+0xf8>
 800b87a:	240a      	movs	r4, #10
 800b87c:	4638      	mov	r0, r7
 800b87e:	f7ff feff 	bl	800b680 <__cleanup_context>
 800b882:	4620      	mov	r0, r4
 800b884:	b01e      	add	sp, #120	; 0x78
 800b886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b88a:	2900      	cmp	r1, #0
 800b88c:	f43f af71 	beq.w	800b772 <rcl_init+0x32>
 800b890:	240b      	movs	r4, #11
 800b892:	4620      	mov	r0, r4
 800b894:	b01e      	add	sp, #120	; 0x78
 800b896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b89a:	2464      	movs	r4, #100	; 0x64
 800b89c:	4620      	mov	r0, r4
 800b89e:	b01e      	add	sp, #120	; 0x78
 800b8a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8a4:	f8d7 9000 	ldr.w	r9, [r7]
 800b8a8:	4926      	ldr	r1, [pc, #152]	; (800b944 <rcl_init+0x204>)
 800b8aa:	680b      	ldr	r3, [r1, #0]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	d036      	beq.n	800b91e <rcl_init+0x1de>
 800b8b0:	600b      	str	r3, [r1, #0]
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	2400      	movs	r4, #0
 800b8b6:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800b8ba:	607b      	str	r3, [r7, #4]
 800b8bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b8be:	3301      	adds	r3, #1
 800b8c0:	e9c0 2406 	strd	r2, r4, [r0, #24]
 800b8c4:	d034      	beq.n	800b930 <rcl_init+0x1f0>
 800b8c6:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 800b8ca:	b93b      	cbnz	r3, 800b8dc <rcl_init+0x19c>
 800b8cc:	3030      	adds	r0, #48	; 0x30
 800b8ce:	f000 f939 	bl	800bb44 <rcl_get_localhost_only>
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	2800      	cmp	r0, #0
 800b8d6:	d1d1      	bne.n	800b87c <rcl_init+0x13c>
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	6958      	ldr	r0, [r3, #20]
 800b8dc:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800b8de:	aa18      	add	r2, sp, #96	; 0x60
 800b8e0:	a917      	add	r1, sp, #92	; 0x5c
 800b8e2:	f000 fd81 	bl	800c3e8 <rcl_validate_enclave_name>
 800b8e6:	4604      	mov	r4, r0
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	d1c7      	bne.n	800b87c <rcl_init+0x13c>
 800b8ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b8ee:	b9eb      	cbnz	r3, 800b92c <rcl_init+0x1ec>
 800b8f0:	6839      	ldr	r1, [r7, #0]
 800b8f2:	694b      	ldr	r3, [r1, #20]
 800b8f4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b8f6:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b8fa:	f000 fc3d 	bl	800c178 <rcl_get_security_options_from_environment>
 800b8fe:	4604      	mov	r4, r0
 800b900:	2800      	cmp	r0, #0
 800b902:	d1bb      	bne.n	800b87c <rcl_init+0x13c>
 800b904:	6839      	ldr	r1, [r7, #0]
 800b906:	6948      	ldr	r0, [r1, #20]
 800b908:	3128      	adds	r1, #40	; 0x28
 800b90a:	3018      	adds	r0, #24
 800b90c:	f001 fb36 	bl	800cf7c <rmw_init>
 800b910:	4604      	mov	r4, r0
 800b912:	2800      	cmp	r0, #0
 800b914:	d0bd      	beq.n	800b892 <rcl_init+0x152>
 800b916:	f7ff fe8f 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800b91a:	4604      	mov	r4, r0
 800b91c:	e7ae      	b.n	800b87c <rcl_init+0x13c>
 800b91e:	2201      	movs	r2, #1
 800b920:	461c      	mov	r4, r3
 800b922:	600a      	str	r2, [r1, #0]
 800b924:	4613      	mov	r3, r2
 800b926:	e7c6      	b.n	800b8b6 <rcl_init+0x176>
 800b928:	240a      	movs	r4, #10
 800b92a:	e7b2      	b.n	800b892 <rcl_init+0x152>
 800b92c:	2401      	movs	r4, #1
 800b92e:	e7a5      	b.n	800b87c <rcl_init+0x13c>
 800b930:	3024      	adds	r0, #36	; 0x24
 800b932:	f003 fc5d 	bl	800f1f0 <rcl_get_default_domain_id>
 800b936:	4604      	mov	r4, r0
 800b938:	2800      	cmp	r0, #0
 800b93a:	d19f      	bne.n	800b87c <rcl_init+0x13c>
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	6958      	ldr	r0, [r3, #20]
 800b940:	e7c1      	b.n	800b8c6 <rcl_init+0x186>
 800b942:	bf00      	nop
 800b944:	2000d9ac 	.word	0x2000d9ac

0800b948 <rcl_get_zero_initialized_init_options>:
 800b948:	2000      	movs	r0, #0
 800b94a:	4770      	bx	lr

0800b94c <rcl_init_options_init>:
 800b94c:	b084      	sub	sp, #16
 800b94e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b950:	b097      	sub	sp, #92	; 0x5c
 800b952:	ae1d      	add	r6, sp, #116	; 0x74
 800b954:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800b958:	2800      	cmp	r0, #0
 800b95a:	d058      	beq.n	800ba0e <rcl_init_options_init+0xc2>
 800b95c:	6803      	ldr	r3, [r0, #0]
 800b95e:	4605      	mov	r5, r0
 800b960:	b133      	cbz	r3, 800b970 <rcl_init_options_init+0x24>
 800b962:	2464      	movs	r4, #100	; 0x64
 800b964:	4620      	mov	r0, r4
 800b966:	b017      	add	sp, #92	; 0x5c
 800b968:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b96c:	b004      	add	sp, #16
 800b96e:	4770      	bx	lr
 800b970:	4630      	mov	r0, r6
 800b972:	f7fb fc65 	bl	8007240 <rcutils_allocator_is_valid>
 800b976:	2800      	cmp	r0, #0
 800b978:	d049      	beq.n	800ba0e <rcl_init_options_init+0xc2>
 800b97a:	46b4      	mov	ip, r6
 800b97c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b980:	ac11      	add	r4, sp, #68	; 0x44
 800b982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b984:	f8dc 3000 	ldr.w	r3, [ip]
 800b988:	6023      	str	r3, [r4, #0]
 800b98a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800b98c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b98e:	2050      	movs	r0, #80	; 0x50
 800b990:	4798      	blx	r3
 800b992:	4604      	mov	r4, r0
 800b994:	6028      	str	r0, [r5, #0]
 800b996:	2800      	cmp	r0, #0
 800b998:	d03b      	beq.n	800ba12 <rcl_init_options_init+0xc6>
 800b99a:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 800b99e:	4686      	mov	lr, r0
 800b9a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b9a4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b9a8:	f8dc 3000 	ldr.w	r3, [ip]
 800b9ac:	f8ce 3000 	str.w	r3, [lr]
 800b9b0:	a802      	add	r0, sp, #8
 800b9b2:	f001 f86d 	bl	800ca90 <rmw_get_zero_initialized_init_options>
 800b9b6:	f10d 0e08 	add.w	lr, sp, #8
 800b9ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b9be:	f104 0c18 	add.w	ip, r4, #24
 800b9c2:	682f      	ldr	r7, [r5, #0]
 800b9c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b9c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b9cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b9d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b9d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b9d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b9dc:	ac20      	add	r4, sp, #128	; 0x80
 800b9de:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b9e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b9e6:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b9ea:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800b9ee:	f107 0018 	add.w	r0, r7, #24
 800b9f2:	f001 f9cb 	bl	800cd8c <rmw_init_options_init>
 800b9f6:	4604      	mov	r4, r0
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d0b3      	beq.n	800b964 <rcl_init_options_init+0x18>
 800b9fc:	9921      	ldr	r1, [sp, #132]	; 0x84
 800b9fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ba00:	6828      	ldr	r0, [r5, #0]
 800ba02:	4798      	blx	r3
 800ba04:	4620      	mov	r0, r4
 800ba06:	f7ff fe17 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	e7aa      	b.n	800b964 <rcl_init_options_init+0x18>
 800ba0e:	240b      	movs	r4, #11
 800ba10:	e7a8      	b.n	800b964 <rcl_init_options_init+0x18>
 800ba12:	240a      	movs	r4, #10
 800ba14:	e7a6      	b.n	800b964 <rcl_init_options_init+0x18>
 800ba16:	bf00      	nop

0800ba18 <rcl_init_options_fini>:
 800ba18:	b530      	push	{r4, r5, lr}
 800ba1a:	b087      	sub	sp, #28
 800ba1c:	b1f0      	cbz	r0, 800ba5c <rcl_init_options_fini+0x44>
 800ba1e:	6803      	ldr	r3, [r0, #0]
 800ba20:	4604      	mov	r4, r0
 800ba22:	b1db      	cbz	r3, 800ba5c <rcl_init_options_fini+0x44>
 800ba24:	469c      	mov	ip, r3
 800ba26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ba2a:	f10d 0e04 	add.w	lr, sp, #4
 800ba2e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ba32:	f8dc 3000 	ldr.w	r3, [ip]
 800ba36:	f8ce 3000 	str.w	r3, [lr]
 800ba3a:	a801      	add	r0, sp, #4
 800ba3c:	f7fb fc00 	bl	8007240 <rcutils_allocator_is_valid>
 800ba40:	b160      	cbz	r0, 800ba5c <rcl_init_options_fini+0x44>
 800ba42:	6820      	ldr	r0, [r4, #0]
 800ba44:	3018      	adds	r0, #24
 800ba46:	f001 fa51 	bl	800ceec <rmw_init_options_fini>
 800ba4a:	4605      	mov	r5, r0
 800ba4c:	b950      	cbnz	r0, 800ba64 <rcl_init_options_fini+0x4c>
 800ba4e:	6820      	ldr	r0, [r4, #0]
 800ba50:	9b02      	ldr	r3, [sp, #8]
 800ba52:	9905      	ldr	r1, [sp, #20]
 800ba54:	4798      	blx	r3
 800ba56:	4628      	mov	r0, r5
 800ba58:	b007      	add	sp, #28
 800ba5a:	bd30      	pop	{r4, r5, pc}
 800ba5c:	250b      	movs	r5, #11
 800ba5e:	4628      	mov	r0, r5
 800ba60:	b007      	add	sp, #28
 800ba62:	bd30      	pop	{r4, r5, pc}
 800ba64:	f7ff fde8 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800ba68:	4605      	mov	r5, r0
 800ba6a:	e7f8      	b.n	800ba5e <rcl_init_options_fini+0x46>

0800ba6c <rcl_init_options_copy>:
 800ba6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba70:	b094      	sub	sp, #80	; 0x50
 800ba72:	2800      	cmp	r0, #0
 800ba74:	d058      	beq.n	800bb28 <rcl_init_options_copy+0xbc>
 800ba76:	4604      	mov	r4, r0
 800ba78:	6800      	ldr	r0, [r0, #0]
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	d054      	beq.n	800bb28 <rcl_init_options_copy+0xbc>
 800ba7e:	460e      	mov	r6, r1
 800ba80:	f7fb fbde 	bl	8007240 <rcutils_allocator_is_valid>
 800ba84:	2800      	cmp	r0, #0
 800ba86:	d04f      	beq.n	800bb28 <rcl_init_options_copy+0xbc>
 800ba88:	2e00      	cmp	r6, #0
 800ba8a:	d04d      	beq.n	800bb28 <rcl_init_options_copy+0xbc>
 800ba8c:	6833      	ldr	r3, [r6, #0]
 800ba8e:	b123      	cbz	r3, 800ba9a <rcl_init_options_copy+0x2e>
 800ba90:	2464      	movs	r4, #100	; 0x64
 800ba92:	4620      	mov	r0, r4
 800ba94:	b014      	add	sp, #80	; 0x50
 800ba96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba9a:	6827      	ldr	r7, [r4, #0]
 800ba9c:	46bc      	mov	ip, r7
 800ba9e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800baa2:	ad0f      	add	r5, sp, #60	; 0x3c
 800baa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800baa6:	f8dc 3000 	ldr.w	r3, [ip]
 800baaa:	f8d7 8000 	ldr.w	r8, [r7]
 800baae:	602b      	str	r3, [r5, #0]
 800bab0:	4619      	mov	r1, r3
 800bab2:	2050      	movs	r0, #80	; 0x50
 800bab4:	47c0      	blx	r8
 800bab6:	4605      	mov	r5, r0
 800bab8:	6030      	str	r0, [r6, #0]
 800baba:	b3d0      	cbz	r0, 800bb32 <rcl_init_options_copy+0xc6>
 800babc:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 800bac0:	4686      	mov	lr, r0
 800bac2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bac6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800baca:	f8dc 3000 	ldr.w	r3, [ip]
 800bace:	f8ce 3000 	str.w	r3, [lr]
 800bad2:	4668      	mov	r0, sp
 800bad4:	f000 ffdc 	bl	800ca90 <rmw_get_zero_initialized_init_options>
 800bad8:	46ee      	mov	lr, sp
 800bada:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bade:	f105 0c18 	add.w	ip, r5, #24
 800bae2:	6824      	ldr	r4, [r4, #0]
 800bae4:	6835      	ldr	r5, [r6, #0]
 800bae6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800baea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800baee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800baf2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800baf6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bafa:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800bafe:	e88c 0003 	stmia.w	ip, {r0, r1}
 800bb02:	f104 0018 	add.w	r0, r4, #24
 800bb06:	f105 0118 	add.w	r1, r5, #24
 800bb0a:	f001 f9a7 	bl	800ce5c <rmw_init_options_copy>
 800bb0e:	4604      	mov	r4, r0
 800bb10:	2800      	cmp	r0, #0
 800bb12:	d0be      	beq.n	800ba92 <rcl_init_options_copy+0x26>
 800bb14:	f7fb fba2 	bl	800725c <rcutils_get_error_string>
 800bb18:	f7fb fbb6 	bl	8007288 <rcutils_reset_error>
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f7ff ff7b 	bl	800ba18 <rcl_init_options_fini>
 800bb22:	b140      	cbz	r0, 800bb36 <rcl_init_options_copy+0xca>
 800bb24:	4604      	mov	r4, r0
 800bb26:	e7b4      	b.n	800ba92 <rcl_init_options_copy+0x26>
 800bb28:	240b      	movs	r4, #11
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	b014      	add	sp, #80	; 0x50
 800bb2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb32:	240a      	movs	r4, #10
 800bb34:	e7ad      	b.n	800ba92 <rcl_init_options_copy+0x26>
 800bb36:	4620      	mov	r0, r4
 800bb38:	b014      	add	sp, #80	; 0x50
 800bb3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3e:	f7ff bd7b 	b.w	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800bb42:	bf00      	nop

0800bb44 <rcl_get_localhost_only>:
 800bb44:	b510      	push	{r4, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	2300      	movs	r3, #0
 800bb4a:	9301      	str	r3, [sp, #4]
 800bb4c:	b1b8      	cbz	r0, 800bb7e <rcl_get_localhost_only+0x3a>
 800bb4e:	4604      	mov	r4, r0
 800bb50:	a901      	add	r1, sp, #4
 800bb52:	480c      	ldr	r0, [pc, #48]	; (800bb84 <rcl_get_localhost_only+0x40>)
 800bb54:	f000 fc90 	bl	800c478 <rcutils_get_env>
 800bb58:	b110      	cbz	r0, 800bb60 <rcl_get_localhost_only+0x1c>
 800bb5a:	2001      	movs	r0, #1
 800bb5c:	b002      	add	sp, #8
 800bb5e:	bd10      	pop	{r4, pc}
 800bb60:	9b01      	ldr	r3, [sp, #4]
 800bb62:	b113      	cbz	r3, 800bb6a <rcl_get_localhost_only+0x26>
 800bb64:	781a      	ldrb	r2, [r3, #0]
 800bb66:	2a31      	cmp	r2, #49	; 0x31
 800bb68:	d004      	beq.n	800bb74 <rcl_get_localhost_only+0x30>
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	7023      	strb	r3, [r4, #0]
 800bb70:	b002      	add	sp, #8
 800bb72:	bd10      	pop	{r4, pc}
 800bb74:	785b      	ldrb	r3, [r3, #1]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d1f7      	bne.n	800bb6a <rcl_get_localhost_only+0x26>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e7f6      	b.n	800bb6c <rcl_get_localhost_only+0x28>
 800bb7e:	200b      	movs	r0, #11
 800bb80:	b002      	add	sp, #8
 800bb82:	bd10      	pop	{r4, pc}
 800bb84:	08011524 	.word	0x08011524

0800bb88 <rcl_get_zero_initialized_node>:
 800bb88:	4a03      	ldr	r2, [pc, #12]	; (800bb98 <rcl_get_zero_initialized_node+0x10>)
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bb90:	e883 0003 	stmia.w	r3, {r0, r1}
 800bb94:	4618      	mov	r0, r3
 800bb96:	4770      	bx	lr
 800bb98:	0801154c 	.word	0x0801154c

0800bb9c <rcl_node_init>:
 800bb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba0:	b0a9      	sub	sp, #164	; 0xa4
 800bba2:	4604      	mov	r4, r0
 800bba4:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 800bba8:	a823      	add	r0, sp, #140	; 0x8c
 800bbaa:	460e      	mov	r6, r1
 800bbac:	4615      	mov	r5, r2
 800bbae:	461f      	mov	r7, r3
 800bbb0:	f003 fd46 	bl	800f640 <rcl_guard_condition_get_default_options>
 800bbb4:	f1b8 0f00 	cmp.w	r8, #0
 800bbb8:	f000 80e6 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbbc:	4640      	mov	r0, r8
 800bbbe:	f7fb fb3f 	bl	8007240 <rcutils_allocator_is_valid>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	f000 80e0 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbc8:	2e00      	cmp	r6, #0
 800bbca:	f000 80dd 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbce:	2d00      	cmp	r5, #0
 800bbd0:	f000 80da 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbd4:	2c00      	cmp	r4, #0
 800bbd6:	f000 80d7 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbda:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800bbde:	f1b9 0f00 	cmp.w	r9, #0
 800bbe2:	f040 80fd 	bne.w	800bde0 <rcl_node_init+0x244>
 800bbe6:	2f00      	cmp	r7, #0
 800bbe8:	f000 80ce 	beq.w	800bd88 <rcl_node_init+0x1ec>
 800bbec:	4638      	mov	r0, r7
 800bbee:	f7ff fd41 	bl	800b674 <rcl_context_is_valid>
 800bbf2:	4682      	mov	sl, r0
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	f000 80cd 	beq.w	800bd94 <rcl_node_init+0x1f8>
 800bbfa:	464a      	mov	r2, r9
 800bbfc:	a922      	add	r1, sp, #136	; 0x88
 800bbfe:	4630      	mov	r0, r6
 800bc00:	f8cd 9088 	str.w	r9, [sp, #136]	; 0x88
 800bc04:	f001 f83a 	bl	800cc7c <rmw_validate_node_name>
 800bc08:	4681      	mov	r9, r0
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f040 80be 	bne.w	800bd8c <rcl_node_init+0x1f0>
 800bc10:	9822      	ldr	r0, [sp, #136]	; 0x88
 800bc12:	2800      	cmp	r0, #0
 800bc14:	f040 80f0 	bne.w	800bdf8 <rcl_node_init+0x25c>
 800bc18:	4628      	mov	r0, r5
 800bc1a:	f7f4 fae3 	bl	80001e4 <strlen>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	f040 80bb 	bne.w	800bd9a <rcl_node_init+0x1fe>
 800bc24:	4d7c      	ldr	r5, [pc, #496]	; (800be18 <rcl_node_init+0x27c>)
 800bc26:	a922      	add	r1, sp, #136	; 0x88
 800bc28:	2200      	movs	r2, #0
 800bc2a:	4628      	mov	r0, r5
 800bc2c:	f001 f808 	bl	800cc40 <rmw_validate_namespace>
 800bc30:	4681      	mov	r9, r0
 800bc32:	2800      	cmp	r0, #0
 800bc34:	f040 80aa 	bne.w	800bd8c <rcl_node_init+0x1f0>
 800bc38:	4682      	mov	sl, r0
 800bc3a:	9822      	ldr	r0, [sp, #136]	; 0x88
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	f040 80e0 	bne.w	800be02 <rcl_node_init+0x266>
 800bc42:	f8d8 3000 	ldr.w	r3, [r8]
 800bc46:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bc4a:	2078      	movs	r0, #120	; 0x78
 800bc4c:	4798      	blx	r3
 800bc4e:	4681      	mov	r9, r0
 800bc50:	6060      	str	r0, [r4, #4]
 800bc52:	2800      	cmp	r0, #0
 800bc54:	f000 80ca 	beq.w	800bdec <rcl_node_init+0x250>
 800bc58:	2200      	movs	r2, #0
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	e9c9 231a 	strd	r2, r3, [r9, #104]	; 0x68
 800bc60:	e9c9 231c 	strd	r2, r3, [r9, #112]	; 0x70
 800bc64:	a808      	add	r0, sp, #32
 800bc66:	f000 f907 	bl	800be78 <rcl_node_get_default_options>
 800bc6a:	a908      	add	r1, sp, #32
 800bc6c:	4648      	mov	r0, r9
 800bc6e:	2268      	movs	r2, #104	; 0x68
 800bc70:	f004 fba4 	bl	80103bc <memcpy>
 800bc74:	6861      	ldr	r1, [r4, #4]
 800bc76:	6027      	str	r7, [r4, #0]
 800bc78:	4640      	mov	r0, r8
 800bc7a:	f000 f90b 	bl	800be94 <rcl_node_options_copy>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	d158      	bne.n	800bd34 <rcl_node_init+0x198>
 800bc82:	4628      	mov	r0, r5
 800bc84:	f7f4 faae 	bl	80001e4 <strlen>
 800bc88:	4428      	add	r0, r5
 800bc8a:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800bc8e:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800bc92:	2b2f      	cmp	r3, #47	; 0x2f
 800bc94:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800bc98:	9300      	str	r3, [sp, #0]
 800bc9a:	bf0c      	ite	eq
 800bc9c:	4b5f      	ldreq	r3, [pc, #380]	; (800be1c <rcl_node_init+0x280>)
 800bc9e:	4b60      	ldrne	r3, [pc, #384]	; (800be20 <rcl_node_init+0x284>)
 800bca0:	9302      	str	r3, [sp, #8]
 800bca2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bca6:	9301      	str	r3, [sp, #4]
 800bca8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800bcac:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800bcb0:	f000 fc0a 	bl	800c4c8 <rcutils_format_string_limit>
 800bcb4:	6823      	ldr	r3, [r4, #0]
 800bcb6:	f8c9 0074 	str.w	r0, [r9, #116]	; 0x74
 800bcba:	6818      	ldr	r0, [r3, #0]
 800bcbc:	4631      	mov	r1, r6
 800bcbe:	3028      	adds	r0, #40	; 0x28
 800bcc0:	462a      	mov	r2, r5
 800bcc2:	6866      	ldr	r6, [r4, #4]
 800bcc4:	f001 fbae 	bl	800d424 <rmw_create_node>
 800bcc8:	6863      	ldr	r3, [r4, #4]
 800bcca:	66b0      	str	r0, [r6, #104]	; 0x68
 800bccc:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d032      	beq.n	800bd38 <rcl_node_init+0x19c>
 800bcd2:	f001 fc3b 	bl	800d54c <rmw_node_get_graph_guard_condition>
 800bcd6:	4681      	mov	r9, r0
 800bcd8:	b360      	cbz	r0, 800bd34 <rcl_node_init+0x198>
 800bcda:	f8d8 3000 	ldr.w	r3, [r8]
 800bcde:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bce2:	6866      	ldr	r6, [r4, #4]
 800bce4:	2008      	movs	r0, #8
 800bce6:	4798      	blx	r3
 800bce8:	6863      	ldr	r3, [r4, #4]
 800bcea:	66f0      	str	r0, [r6, #108]	; 0x6c
 800bcec:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 800bcf0:	f1bb 0f00 	cmp.w	fp, #0
 800bcf4:	d020      	beq.n	800bd38 <rcl_node_init+0x19c>
 800bcf6:	a806      	add	r0, sp, #24
 800bcf8:	f003 fc12 	bl	800f520 <rcl_get_zero_initialized_guard_condition>
 800bcfc:	a806      	add	r0, sp, #24
 800bcfe:	c803      	ldmia	r0, {r0, r1}
 800bd00:	6863      	ldr	r3, [r4, #4]
 800bd02:	46c4      	mov	ip, r8
 800bd04:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 800bd08:	e88b 0003 	stmia.w	fp, {r0, r1}
 800bd0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bd10:	ae23      	add	r6, sp, #140	; 0x8c
 800bd12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bd14:	f8dc 3000 	ldr.w	r3, [ip]
 800bd18:	6033      	str	r3, [r6, #0]
 800bd1a:	ab28      	add	r3, sp, #160	; 0xa0
 800bd1c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800bd20:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bd24:	4649      	mov	r1, r9
 800bd26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bd28:	463a      	mov	r2, r7
 800bd2a:	4670      	mov	r0, lr
 800bd2c:	f003 fc02 	bl	800f534 <rcl_guard_condition_init_from_rmw>
 800bd30:	4681      	mov	r9, r0
 800bd32:	b328      	cbz	r0, 800bd80 <rcl_node_init+0x1e4>
 800bd34:	6863      	ldr	r3, [r4, #4]
 800bd36:	b1f3      	cbz	r3, 800bd76 <rcl_node_init+0x1da>
 800bd38:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800bd3a:	b128      	cbz	r0, 800bd48 <rcl_node_init+0x1ac>
 800bd3c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd40:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bd44:	4798      	blx	r3
 800bd46:	6863      	ldr	r3, [r4, #4]
 800bd48:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800bd4a:	b110      	cbz	r0, 800bd52 <rcl_node_init+0x1b6>
 800bd4c:	f001 fb82 	bl	800d454 <rmw_destroy_node>
 800bd50:	6863      	ldr	r3, [r4, #4]
 800bd52:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800bd54:	b148      	cbz	r0, 800bd6a <rcl_node_init+0x1ce>
 800bd56:	f003 fc4d 	bl	800f5f4 <rcl_guard_condition_fini>
 800bd5a:	6863      	ldr	r3, [r4, #4]
 800bd5c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bd60:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800bd62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd66:	4798      	blx	r3
 800bd68:	6863      	ldr	r3, [r4, #4]
 800bd6a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd74:	4798      	blx	r3
 800bd76:	2300      	movs	r3, #0
 800bd78:	e9c4 3300 	strd	r3, r3, [r4]
 800bd7c:	f04f 0901 	mov.w	r9, #1
 800bd80:	f1ba 0f00 	cmp.w	sl, #0
 800bd84:	d125      	bne.n	800bdd2 <rcl_node_init+0x236>
 800bd86:	e001      	b.n	800bd8c <rcl_node_init+0x1f0>
 800bd88:	f04f 090b 	mov.w	r9, #11
 800bd8c:	4648      	mov	r0, r9
 800bd8e:	b029      	add	sp, #164	; 0xa4
 800bd90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd94:	f04f 0965 	mov.w	r9, #101	; 0x65
 800bd98:	e7f8      	b.n	800bd8c <rcl_node_init+0x1f0>
 800bd9a:	782b      	ldrb	r3, [r5, #0]
 800bd9c:	2b2f      	cmp	r3, #47	; 0x2f
 800bd9e:	f43f af42 	beq.w	800bc26 <rcl_node_init+0x8a>
 800bda2:	9503      	str	r5, [sp, #12]
 800bda4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	4b1e      	ldr	r3, [pc, #120]	; (800be24 <rcl_node_init+0x288>)
 800bdac:	9302      	str	r3, [sp, #8]
 800bdae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bdb2:	9301      	str	r3, [sp, #4]
 800bdb4:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800bdb8:	f000 fb86 	bl	800c4c8 <rcutils_format_string_limit>
 800bdbc:	4605      	mov	r5, r0
 800bdbe:	b340      	cbz	r0, 800be12 <rcl_node_init+0x276>
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	a922      	add	r1, sp, #136	; 0x88
 800bdc4:	9222      	str	r2, [sp, #136]	; 0x88
 800bdc6:	f000 ff3b 	bl	800cc40 <rmw_validate_namespace>
 800bdca:	4681      	mov	r9, r0
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	f43f af34 	beq.w	800bc3a <rcl_node_init+0x9e>
 800bdd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bdd6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800bdda:	4628      	mov	r0, r5
 800bddc:	4798      	blx	r3
 800bdde:	e7d5      	b.n	800bd8c <rcl_node_init+0x1f0>
 800bde0:	f04f 0964 	mov.w	r9, #100	; 0x64
 800bde4:	4648      	mov	r0, r9
 800bde6:	b029      	add	sp, #164	; 0xa4
 800bde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdec:	f04f 090a 	mov.w	r9, #10
 800bdf0:	f1ba 0f00 	cmp.w	sl, #0
 800bdf4:	d1ed      	bne.n	800bdd2 <rcl_node_init+0x236>
 800bdf6:	e7c9      	b.n	800bd8c <rcl_node_init+0x1f0>
 800bdf8:	f000 ff92 	bl	800cd20 <rmw_node_name_validation_result_string>
 800bdfc:	f04f 09c9 	mov.w	r9, #201	; 0xc9
 800be00:	e7c4      	b.n	800bd8c <rcl_node_init+0x1f0>
 800be02:	f000 ff2f 	bl	800cc64 <rmw_namespace_validation_result_string>
 800be06:	f04f 09ca 	mov.w	r9, #202	; 0xca
 800be0a:	f1ba 0f00 	cmp.w	sl, #0
 800be0e:	d1e0      	bne.n	800bdd2 <rcl_node_init+0x236>
 800be10:	e7bc      	b.n	800bd8c <rcl_node_init+0x1f0>
 800be12:	f04f 090a 	mov.w	r9, #10
 800be16:	e7b9      	b.n	800bd8c <rcl_node_init+0x1f0>
 800be18:	0801153c 	.word	0x0801153c
 800be1c:	080113c0 	.word	0x080113c0
 800be20:	08011544 	.word	0x08011544
 800be24:	08011540 	.word	0x08011540

0800be28 <rcl_node_is_valid>:
 800be28:	b130      	cbz	r0, 800be38 <rcl_node_is_valid+0x10>
 800be2a:	6843      	ldr	r3, [r0, #4]
 800be2c:	b123      	cbz	r3, 800be38 <rcl_node_is_valid+0x10>
 800be2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800be30:	b113      	cbz	r3, 800be38 <rcl_node_is_valid+0x10>
 800be32:	6800      	ldr	r0, [r0, #0]
 800be34:	f7ff bc1e 	b.w	800b674 <rcl_context_is_valid>
 800be38:	2000      	movs	r0, #0
 800be3a:	4770      	bx	lr

0800be3c <rcl_node_get_name>:
 800be3c:	b120      	cbz	r0, 800be48 <rcl_node_get_name+0xc>
 800be3e:	6840      	ldr	r0, [r0, #4]
 800be40:	b110      	cbz	r0, 800be48 <rcl_node_get_name+0xc>
 800be42:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800be44:	b100      	cbz	r0, 800be48 <rcl_node_get_name+0xc>
 800be46:	6880      	ldr	r0, [r0, #8]
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop

0800be4c <rcl_node_get_namespace>:
 800be4c:	b120      	cbz	r0, 800be58 <rcl_node_get_namespace+0xc>
 800be4e:	6840      	ldr	r0, [r0, #4]
 800be50:	b110      	cbz	r0, 800be58 <rcl_node_get_namespace+0xc>
 800be52:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800be54:	b100      	cbz	r0, 800be58 <rcl_node_get_namespace+0xc>
 800be56:	68c0      	ldr	r0, [r0, #12]
 800be58:	4770      	bx	lr
 800be5a:	bf00      	nop

0800be5c <rcl_node_get_options>:
 800be5c:	b128      	cbz	r0, 800be6a <rcl_node_get_options+0xe>
 800be5e:	6840      	ldr	r0, [r0, #4]
 800be60:	b118      	cbz	r0, 800be6a <rcl_node_get_options+0xe>
 800be62:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800be64:	2b00      	cmp	r3, #0
 800be66:	bf08      	it	eq
 800be68:	2000      	moveq	r0, #0
 800be6a:	4770      	bx	lr

0800be6c <rcl_node_get_rmw_handle>:
 800be6c:	b110      	cbz	r0, 800be74 <rcl_node_get_rmw_handle+0x8>
 800be6e:	6840      	ldr	r0, [r0, #4]
 800be70:	b100      	cbz	r0, 800be74 <rcl_node_get_rmw_handle+0x8>
 800be72:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800be74:	4770      	bx	lr
 800be76:	bf00      	nop

0800be78 <rcl_node_get_default_options>:
 800be78:	b510      	push	{r4, lr}
 800be7a:	2268      	movs	r2, #104	; 0x68
 800be7c:	4604      	mov	r4, r0
 800be7e:	2100      	movs	r1, #0
 800be80:	f004 f9d4 	bl	801022c <memset>
 800be84:	4620      	mov	r0, r4
 800be86:	f7fb f9cd 	bl	8007224 <rcutils_get_default_allocator>
 800be8a:	2301      	movs	r3, #1
 800be8c:	7523      	strb	r3, [r4, #20]
 800be8e:	4620      	mov	r0, r4
 800be90:	bd10      	pop	{r4, pc}
 800be92:	bf00      	nop

0800be94 <rcl_node_options_copy>:
 800be94:	b1d0      	cbz	r0, 800becc <rcl_node_options_copy+0x38>
 800be96:	b570      	push	{r4, r5, r6, lr}
 800be98:	460c      	mov	r4, r1
 800be9a:	b1a9      	cbz	r1, 800bec8 <rcl_node_options_copy+0x34>
 800be9c:	4288      	cmp	r0, r1
 800be9e:	4684      	mov	ip, r0
 800bea0:	d012      	beq.n	800bec8 <rcl_node_options_copy+0x34>
 800bea2:	4605      	mov	r5, r0
 800bea4:	8a86      	ldrh	r6, [r0, #20]
 800bea6:	468e      	mov	lr, r1
 800bea8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800beaa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800beae:	682b      	ldr	r3, [r5, #0]
 800beb0:	f8ce 3000 	str.w	r3, [lr]
 800beb4:	f10c 0118 	add.w	r1, ip, #24
 800beb8:	2250      	movs	r2, #80	; 0x50
 800beba:	82a6      	strh	r6, [r4, #20]
 800bebc:	f104 0018 	add.w	r0, r4, #24
 800bec0:	f004 fa7c 	bl	80103bc <memcpy>
 800bec4:	2000      	movs	r0, #0
 800bec6:	bd70      	pop	{r4, r5, r6, pc}
 800bec8:	200b      	movs	r0, #11
 800beca:	bd70      	pop	{r4, r5, r6, pc}
 800becc:	200b      	movs	r0, #11
 800bece:	4770      	bx	lr

0800bed0 <rcl_node_resolve_name>:
 800bed0:	b082      	sub	sp, #8
 800bed2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed6:	b091      	sub	sp, #68	; 0x44
 800bed8:	ac1a      	add	r4, sp, #104	; 0x68
 800beda:	e884 000c 	stmia.w	r4, {r2, r3}
 800bede:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 800bee2:	2800      	cmp	r0, #0
 800bee4:	d03b      	beq.n	800bf5e <rcl_node_resolve_name+0x8e>
 800bee6:	460c      	mov	r4, r1
 800bee8:	4605      	mov	r5, r0
 800beea:	f7ff ffb7 	bl	800be5c <rcl_node_get_options>
 800beee:	2800      	cmp	r0, #0
 800bef0:	d037      	beq.n	800bf62 <rcl_node_resolve_name+0x92>
 800bef2:	4628      	mov	r0, r5
 800bef4:	f7ff ffa2 	bl	800be3c <rcl_node_get_name>
 800bef8:	4606      	mov	r6, r0
 800befa:	4628      	mov	r0, r5
 800befc:	f7ff ffa6 	bl	800be4c <rcl_node_get_namespace>
 800bf00:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 800bf04:	4681      	mov	r9, r0
 800bf06:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bf0a:	ad0b      	add	r5, sp, #44	; 0x2c
 800bf0c:	46ac      	mov	ip, r5
 800bf0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bf12:	f8de 3000 	ldr.w	r3, [lr]
 800bf16:	f8cc 3000 	str.w	r3, [ip]
 800bf1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf1c:	b1fb      	cbz	r3, 800bf5e <rcl_node_resolve_name+0x8e>
 800bf1e:	468a      	mov	sl, r1
 800bf20:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 800bf24:	f000 fc28 	bl	800c778 <rcutils_get_zero_initialized_string_map>
 800bf28:	ab10      	add	r3, sp, #64	; 0x40
 800bf2a:	9008      	str	r0, [sp, #32]
 800bf2c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800bf30:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800bf34:	2100      	movs	r1, #0
 800bf36:	e895 000c 	ldmia.w	r5, {r2, r3}
 800bf3a:	a808      	add	r0, sp, #32
 800bf3c:	f000 fc94 	bl	800c868 <rcutils_string_map_init>
 800bf40:	4607      	mov	r7, r0
 800bf42:	b180      	cbz	r0, 800bf66 <rcl_node_resolve_name+0x96>
 800bf44:	f7fb f98a 	bl	800725c <rcutils_get_error_string>
 800bf48:	f7fb f99e 	bl	8007288 <rcutils_reset_error>
 800bf4c:	2f0a      	cmp	r7, #10
 800bf4e:	bf18      	it	ne
 800bf50:	2701      	movne	r7, #1
 800bf52:	4638      	mov	r0, r7
 800bf54:	b011      	add	sp, #68	; 0x44
 800bf56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf5a:	b002      	add	sp, #8
 800bf5c:	4770      	bx	lr
 800bf5e:	270b      	movs	r7, #11
 800bf60:	e7f7      	b.n	800bf52 <rcl_node_resolve_name+0x82>
 800bf62:	2701      	movs	r7, #1
 800bf64:	e7f5      	b.n	800bf52 <rcl_node_resolve_name+0x82>
 800bf66:	9009      	str	r0, [sp, #36]	; 0x24
 800bf68:	9007      	str	r0, [sp, #28]
 800bf6a:	a808      	add	r0, sp, #32
 800bf6c:	f003 fad2 	bl	800f514 <rcl_get_default_topic_name_substitutions>
 800bf70:	4607      	mov	r7, r0
 800bf72:	b1a8      	cbz	r0, 800bfa0 <rcl_node_resolve_name+0xd0>
 800bf74:	280a      	cmp	r0, #10
 800bf76:	9c07      	ldr	r4, [sp, #28]
 800bf78:	d000      	beq.n	800bf7c <rcl_node_resolve_name+0xac>
 800bf7a:	2701      	movs	r7, #1
 800bf7c:	a808      	add	r0, sp, #32
 800bf7e:	f000 fcb3 	bl	800c8e8 <rcutils_string_map_fini>
 800bf82:	2800      	cmp	r0, #0
 800bf84:	d13d      	bne.n	800c002 <rcl_node_resolve_name+0x132>
 800bf86:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf88:	4659      	mov	r1, fp
 800bf8a:	47d0      	blx	sl
 800bf8c:	4659      	mov	r1, fp
 800bf8e:	4620      	mov	r0, r4
 800bf90:	47d0      	blx	sl
 800bf92:	f1b8 0f00 	cmp.w	r8, #0
 800bf96:	d0dc      	beq.n	800bf52 <rcl_node_resolve_name+0x82>
 800bf98:	2f67      	cmp	r7, #103	; 0x67
 800bf9a:	bf08      	it	eq
 800bf9c:	2768      	moveq	r7, #104	; 0x68
 800bf9e:	e7d8      	b.n	800bf52 <rcl_node_resolve_name+0x82>
 800bfa0:	ab09      	add	r3, sp, #36	; 0x24
 800bfa2:	9305      	str	r3, [sp, #20]
 800bfa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bfa6:	46ec      	mov	ip, sp
 800bfa8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bfac:	682b      	ldr	r3, [r5, #0]
 800bfae:	f8cc 3000 	str.w	r3, [ip]
 800bfb2:	464a      	mov	r2, r9
 800bfb4:	4631      	mov	r1, r6
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	ab08      	add	r3, sp, #32
 800bfba:	f003 f94d 	bl	800f258 <rcl_expand_topic_name>
 800bfbe:	4607      	mov	r7, r0
 800bfc0:	b9b8      	cbnz	r0, 800bff2 <rcl_node_resolve_name+0x122>
 800bfc2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800bfc4:	9009      	str	r0, [sp, #36]	; 0x24
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	a90a      	add	r1, sp, #40	; 0x28
 800bfca:	4620      	mov	r0, r4
 800bfcc:	f000 fd74 	bl	800cab8 <rmw_validate_full_topic_name>
 800bfd0:	b988      	cbnz	r0, 800bff6 <rcl_node_resolve_name+0x126>
 800bfd2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bfd4:	b9d5      	cbnz	r5, 800c00c <rcl_node_resolve_name+0x13c>
 800bfd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bfd8:	a808      	add	r0, sp, #32
 800bfda:	601c      	str	r4, [r3, #0]
 800bfdc:	f000 fc84 	bl	800c8e8 <rcutils_string_map_fini>
 800bfe0:	4607      	mov	r7, r0
 800bfe2:	b1a8      	cbz	r0, 800c010 <rcl_node_resolve_name+0x140>
 800bfe4:	f7fb f93a 	bl	800725c <rcutils_get_error_string>
 800bfe8:	462c      	mov	r4, r5
 800bfea:	f7fb f94d 	bl	8007288 <rcutils_reset_error>
 800bfee:	2701      	movs	r7, #1
 800bff0:	e7c9      	b.n	800bf86 <rcl_node_resolve_name+0xb6>
 800bff2:	9c07      	ldr	r4, [sp, #28]
 800bff4:	e7c2      	b.n	800bf7c <rcl_node_resolve_name+0xac>
 800bff6:	f7fb f931 	bl	800725c <rcutils_get_error_string>
 800bffa:	2701      	movs	r7, #1
 800bffc:	f7fb f944 	bl	8007288 <rcutils_reset_error>
 800c000:	e7bc      	b.n	800bf7c <rcl_node_resolve_name+0xac>
 800c002:	f7fb f92b 	bl	800725c <rcutils_get_error_string>
 800c006:	f7fb f93f 	bl	8007288 <rcutils_reset_error>
 800c00a:	e7bc      	b.n	800bf86 <rcl_node_resolve_name+0xb6>
 800c00c:	2767      	movs	r7, #103	; 0x67
 800c00e:	e7b5      	b.n	800bf7c <rcl_node_resolve_name+0xac>
 800c010:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c012:	4659      	mov	r1, fp
 800c014:	47d0      	blx	sl
 800c016:	4659      	mov	r1, fp
 800c018:	4638      	mov	r0, r7
 800c01a:	47d0      	blx	sl
 800c01c:	e799      	b.n	800bf52 <rcl_node_resolve_name+0x82>
 800c01e:	bf00      	nop

0800c020 <exact_match_lookup>:
 800c020:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c022:	f102 0708 	add.w	r7, r2, #8
 800c026:	460b      	mov	r3, r1
 800c028:	4614      	mov	r4, r2
 800c02a:	4606      	mov	r6, r0
 800c02c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800c030:	b085      	sub	sp, #20
 800c032:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c036:	4618      	mov	r0, r3
 800c038:	4919      	ldr	r1, [pc, #100]	; (800c0a0 <exact_match_lookup+0x80>)
 800c03a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800c03e:	f000 fa35 	bl	800c4ac <rcutils_join_path>
 800c042:	7833      	ldrb	r3, [r6, #0]
 800c044:	2b2f      	cmp	r3, #47	; 0x2f
 800c046:	4605      	mov	r5, r0
 800c048:	d023      	beq.n	800c092 <exact_match_lookup+0x72>
 800c04a:	f104 030c 	add.w	r3, r4, #12
 800c04e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c052:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c056:	1c70      	adds	r0, r6, #1
 800c058:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c05c:	f000 fa2c 	bl	800c4b8 <rcutils_to_native_path>
 800c060:	4606      	mov	r6, r0
 800c062:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800c066:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c06a:	4631      	mov	r1, r6
 800c06c:	e894 000c 	ldmia.w	r4, {r2, r3}
 800c070:	4628      	mov	r0, r5
 800c072:	f000 fa1b 	bl	800c4ac <rcutils_join_path>
 800c076:	6862      	ldr	r2, [r4, #4]
 800c078:	6921      	ldr	r1, [r4, #16]
 800c07a:	4603      	mov	r3, r0
 800c07c:	4630      	mov	r0, r6
 800c07e:	461e      	mov	r6, r3
 800c080:	4790      	blx	r2
 800c082:	4628      	mov	r0, r5
 800c084:	6863      	ldr	r3, [r4, #4]
 800c086:	6921      	ldr	r1, [r4, #16]
 800c088:	4798      	blx	r3
 800c08a:	4635      	mov	r5, r6
 800c08c:	4628      	mov	r0, r5
 800c08e:	b005      	add	sp, #20
 800c090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c092:	7873      	ldrb	r3, [r6, #1]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d1d8      	bne.n	800c04a <exact_match_lookup+0x2a>
 800c098:	4628      	mov	r0, r5
 800c09a:	b005      	add	sp, #20
 800c09c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c09e:	bf00      	nop
 800c0a0:	08011590 	.word	0x08011590

0800c0a4 <rcl_get_secure_root>:
 800c0a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c0a8:	b085      	sub	sp, #20
 800c0aa:	b168      	cbz	r0, 800c0c8 <rcl_get_secure_root+0x24>
 800c0ac:	4607      	mov	r7, r0
 800c0ae:	4608      	mov	r0, r1
 800c0b0:	460c      	mov	r4, r1
 800c0b2:	f7fb f8c5 	bl	8007240 <rcutils_allocator_is_valid>
 800c0b6:	b138      	cbz	r0, 800c0c8 <rcl_get_secure_root+0x24>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	482d      	ldr	r0, [pc, #180]	; (800c170 <rcl_get_secure_root+0xcc>)
 800c0bc:	9303      	str	r3, [sp, #12]
 800c0be:	a903      	add	r1, sp, #12
 800c0c0:	f000 f9da 	bl	800c478 <rcutils_get_env>
 800c0c4:	4605      	mov	r5, r0
 800c0c6:	b120      	cbz	r0, 800c0d2 <rcl_get_secure_root+0x2e>
 800c0c8:	2500      	movs	r5, #0
 800c0ca:	4628      	mov	r0, r5
 800c0cc:	b005      	add	sp, #20
 800c0ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0d2:	9b03      	ldr	r3, [sp, #12]
 800c0d4:	781a      	ldrb	r2, [r3, #0]
 800c0d6:	2a00      	cmp	r2, #0
 800c0d8:	d0f6      	beq.n	800c0c8 <rcl_get_secure_root+0x24>
 800c0da:	f104 090c 	add.w	r9, r4, #12
 800c0de:	e899 0003 	ldmia.w	r9, {r0, r1}
 800c0e2:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c0ec:	f000 fb06 	bl	800c6fc <rcutils_strdup>
 800c0f0:	4680      	mov	r8, r0
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d0e8      	beq.n	800c0c8 <rcl_get_secure_root+0x24>
 800c0f6:	481f      	ldr	r0, [pc, #124]	; (800c174 <rcl_get_secure_root+0xd0>)
 800c0f8:	9503      	str	r5, [sp, #12]
 800c0fa:	a903      	add	r1, sp, #12
 800c0fc:	f000 f9bc 	bl	800c478 <rcutils_get_env>
 800c100:	b160      	cbz	r0, 800c11c <rcl_get_secure_root+0x78>
 800c102:	2600      	movs	r6, #0
 800c104:	6863      	ldr	r3, [r4, #4]
 800c106:	6921      	ldr	r1, [r4, #16]
 800c108:	4630      	mov	r0, r6
 800c10a:	4798      	blx	r3
 800c10c:	4640      	mov	r0, r8
 800c10e:	6863      	ldr	r3, [r4, #4]
 800c110:	6921      	ldr	r1, [r4, #16]
 800c112:	4798      	blx	r3
 800c114:	4628      	mov	r0, r5
 800c116:	b005      	add	sp, #20
 800c118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c11c:	9b03      	ldr	r3, [sp, #12]
 800c11e:	781e      	ldrb	r6, [r3, #0]
 800c120:	b1f6      	cbz	r6, 800c160 <rcl_get_secure_root+0xbc>
 800c122:	e899 0003 	ldmia.w	r9, {r0, r1}
 800c126:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c12a:	4618      	mov	r0, r3
 800c12c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c130:	f000 fae4 	bl	800c6fc <rcutils_strdup>
 800c134:	4606      	mov	r6, r0
 800c136:	2800      	cmp	r0, #0
 800c138:	d0e3      	beq.n	800c102 <rcl_get_secure_root+0x5e>
 800c13a:	4622      	mov	r2, r4
 800c13c:	4641      	mov	r1, r8
 800c13e:	f7ff ff6f 	bl	800c020 <exact_match_lookup>
 800c142:	4605      	mov	r5, r0
 800c144:	2d00      	cmp	r5, #0
 800c146:	d0dd      	beq.n	800c104 <rcl_get_secure_root+0x60>
 800c148:	4628      	mov	r0, r5
 800c14a:	f000 f9ad 	bl	800c4a8 <rcutils_is_directory>
 800c14e:	4603      	mov	r3, r0
 800c150:	2800      	cmp	r0, #0
 800c152:	d1d7      	bne.n	800c104 <rcl_get_secure_root+0x60>
 800c154:	4628      	mov	r0, r5
 800c156:	6921      	ldr	r1, [r4, #16]
 800c158:	461d      	mov	r5, r3
 800c15a:	6863      	ldr	r3, [r4, #4]
 800c15c:	4798      	blx	r3
 800c15e:	e7d1      	b.n	800c104 <rcl_get_secure_root+0x60>
 800c160:	4622      	mov	r2, r4
 800c162:	4638      	mov	r0, r7
 800c164:	4641      	mov	r1, r8
 800c166:	f7ff ff5b 	bl	800c020 <exact_match_lookup>
 800c16a:	4605      	mov	r5, r0
 800c16c:	e7ea      	b.n	800c144 <rcl_get_secure_root+0xa0>
 800c16e:	bf00      	nop
 800c170:	0801159c 	.word	0x0801159c
 800c174:	080115b4 	.word	0x080115b4

0800c178 <rcl_get_security_options_from_environment>:
 800c178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c17c:	b082      	sub	sp, #8
 800c17e:	2300      	movs	r3, #0
 800c180:	4606      	mov	r6, r0
 800c182:	460f      	mov	r7, r1
 800c184:	4820      	ldr	r0, [pc, #128]	; (800c208 <rcl_get_security_options_from_environment+0x90>)
 800c186:	9301      	str	r3, [sp, #4]
 800c188:	a901      	add	r1, sp, #4
 800c18a:	4690      	mov	r8, r2
 800c18c:	f000 f974 	bl	800c478 <rcutils_get_env>
 800c190:	b120      	cbz	r0, 800c19c <rcl_get_security_options_from_environment+0x24>
 800c192:	2501      	movs	r5, #1
 800c194:	4628      	mov	r0, r5
 800c196:	b002      	add	sp, #8
 800c198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c19c:	491b      	ldr	r1, [pc, #108]	; (800c20c <rcl_get_security_options_from_environment+0x94>)
 800c19e:	4604      	mov	r4, r0
 800c1a0:	9801      	ldr	r0, [sp, #4]
 800c1a2:	f7f4 f815 	bl	80001d0 <strcmp>
 800c1a6:	4605      	mov	r5, r0
 800c1a8:	b9e8      	cbnz	r0, 800c1e6 <rcl_get_security_options_from_environment+0x6e>
 800c1aa:	9001      	str	r0, [sp, #4]
 800c1ac:	f1b8 0f00 	cmp.w	r8, #0
 800c1b0:	d020      	beq.n	800c1f4 <rcl_get_security_options_from_environment+0x7c>
 800c1b2:	4817      	ldr	r0, [pc, #92]	; (800c210 <rcl_get_security_options_from_environment+0x98>)
 800c1b4:	a901      	add	r1, sp, #4
 800c1b6:	f000 f95f 	bl	800c478 <rcutils_get_env>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	d1e9      	bne.n	800c192 <rcl_get_security_options_from_environment+0x1a>
 800c1be:	4915      	ldr	r1, [pc, #84]	; (800c214 <rcl_get_security_options_from_environment+0x9c>)
 800c1c0:	9801      	ldr	r0, [sp, #4]
 800c1c2:	f7f4 f805 	bl	80001d0 <strcmp>
 800c1c6:	fab0 f080 	clz	r0, r0
 800c1ca:	0940      	lsrs	r0, r0, #5
 800c1cc:	f888 0000 	strb.w	r0, [r8]
 800c1d0:	4639      	mov	r1, r7
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	f7ff ff66 	bl	800c0a4 <rcl_get_secure_root>
 800c1d8:	b170      	cbz	r0, 800c1f8 <rcl_get_security_options_from_environment+0x80>
 800c1da:	f8c8 0004 	str.w	r0, [r8, #4]
 800c1de:	4628      	mov	r0, r5
 800c1e0:	b002      	add	sp, #8
 800c1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e6:	4625      	mov	r5, r4
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	f888 4000 	strb.w	r4, [r8]
 800c1ee:	b002      	add	sp, #8
 800c1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1f4:	250b      	movs	r5, #11
 800c1f6:	e7cd      	b.n	800c194 <rcl_get_security_options_from_environment+0x1c>
 800c1f8:	f898 5000 	ldrb.w	r5, [r8]
 800c1fc:	f1a5 0501 	sub.w	r5, r5, #1
 800c200:	fab5 f585 	clz	r5, r5
 800c204:	096d      	lsrs	r5, r5, #5
 800c206:	e7c5      	b.n	800c194 <rcl_get_security_options_from_environment+0x1c>
 800c208:	08011554 	.word	0x08011554
 800c20c:	08011568 	.word	0x08011568
 800c210:	08011570 	.word	0x08011570
 800c214:	08011588 	.word	0x08011588

0800c218 <rcl_get_system_time>:
 800c218:	4608      	mov	r0, r1
 800c21a:	f000 bbd9 	b.w	800c9d0 <rcutils_system_time_now>
 800c21e:	bf00      	nop

0800c220 <rcl_get_steady_time>:
 800c220:	4608      	mov	r0, r1
 800c222:	f000 bbfd 	b.w	800ca20 <rcutils_steady_time_now>
 800c226:	bf00      	nop

0800c228 <rcl_get_ros_time>:
 800c228:	7a03      	ldrb	r3, [r0, #8]
 800c22a:	b510      	push	{r4, lr}
 800c22c:	460c      	mov	r4, r1
 800c22e:	b133      	cbz	r3, 800c23e <rcl_get_ros_time+0x16>
 800c230:	2105      	movs	r1, #5
 800c232:	f000 f8eb 	bl	800c40c <__atomic_load_8>
 800c236:	e9c4 0100 	strd	r0, r1, [r4]
 800c23a:	2000      	movs	r0, #0
 800c23c:	bd10      	pop	{r4, pc}
 800c23e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c242:	4608      	mov	r0, r1
 800c244:	f000 bbc4 	b.w	800c9d0 <rcutils_system_time_now>

0800c248 <rcl_clock_init>:
 800c248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c24a:	4605      	mov	r5, r0
 800c24c:	4610      	mov	r0, r2
 800c24e:	4614      	mov	r4, r2
 800c250:	460e      	mov	r6, r1
 800c252:	f7fa fff5 	bl	8007240 <rcutils_allocator_is_valid>
 800c256:	b128      	cbz	r0, 800c264 <rcl_clock_init+0x1c>
 800c258:	2d03      	cmp	r5, #3
 800c25a:	d803      	bhi.n	800c264 <rcl_clock_init+0x1c>
 800c25c:	e8df f005 	tbb	[pc, r5]
 800c260:	06532e1d 	.word	0x06532e1d
 800c264:	f04f 0c0b 	mov.w	ip, #11
 800c268:	4660      	mov	r0, ip
 800c26a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c26c:	2e00      	cmp	r6, #0
 800c26e:	d0f9      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c270:	2c00      	cmp	r4, #0
 800c272:	d0f7      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c274:	2300      	movs	r3, #0
 800c276:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c27a:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 800c330 <rcl_clock_init+0xe8>
 800c27e:	6133      	str	r3, [r6, #16]
 800c280:	f106 0514 	add.w	r5, r6, #20
 800c284:	469c      	mov	ip, r3
 800c286:	2703      	movs	r7, #3
 800c288:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c28a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c28c:	6823      	ldr	r3, [r4, #0]
 800c28e:	602b      	str	r3, [r5, #0]
 800c290:	7037      	strb	r7, [r6, #0]
 800c292:	f8c6 e00c 	str.w	lr, [r6, #12]
 800c296:	4660      	mov	r0, ip
 800c298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c29a:	2e00      	cmp	r6, #0
 800c29c:	d0e2      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c29e:	2300      	movs	r3, #0
 800c2a0:	7033      	strb	r3, [r6, #0]
 800c2a2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c2a6:	e9c6 3303 	strd	r3, r3, [r6, #12]
 800c2aa:	469c      	mov	ip, r3
 800c2ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c2ae:	f106 0514 	add.w	r5, r6, #20
 800c2b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c2b4:	6823      	ldr	r3, [r4, #0]
 800c2b6:	602b      	str	r3, [r5, #0]
 800c2b8:	4660      	mov	r0, ip
 800c2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2bc:	2e00      	cmp	r6, #0
 800c2be:	d0d1      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c2c0:	2c00      	cmp	r4, #0
 800c2c2:	d0cf      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c2c4:	2700      	movs	r7, #0
 800c2c6:	7037      	strb	r7, [r6, #0]
 800c2c8:	46a4      	mov	ip, r4
 800c2ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c2ce:	f106 0514 	add.w	r5, r6, #20
 800c2d2:	e9c6 7701 	strd	r7, r7, [r6, #4]
 800c2d6:	e9c6 7703 	strd	r7, r7, [r6, #12]
 800c2da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c2dc:	f8dc 3000 	ldr.w	r3, [ip]
 800c2e0:	602b      	str	r3, [r5, #0]
 800c2e2:	6921      	ldr	r1, [r4, #16]
 800c2e4:	6823      	ldr	r3, [r4, #0]
 800c2e6:	2010      	movs	r0, #16
 800c2e8:	4798      	blx	r3
 800c2ea:	6130      	str	r0, [r6, #16]
 800c2ec:	b1d0      	cbz	r0, 800c324 <rcl_clock_init+0xdc>
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	e9c0 2300 	strd	r2, r3, [r0]
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	7207      	strb	r7, [r0, #8]
 800c2fa:	4a0c      	ldr	r2, [pc, #48]	; (800c32c <rcl_clock_init+0xe4>)
 800c2fc:	7033      	strb	r3, [r6, #0]
 800c2fe:	46bc      	mov	ip, r7
 800c300:	60f2      	str	r2, [r6, #12]
 800c302:	4660      	mov	r0, ip
 800c304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c306:	2e00      	cmp	r6, #0
 800c308:	d0ac      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c30a:	2c00      	cmp	r4, #0
 800c30c:	d0aa      	beq.n	800c264 <rcl_clock_init+0x1c>
 800c30e:	2300      	movs	r3, #0
 800c310:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800c314:	f8df e01c 	ldr.w	lr, [pc, #28]	; 800c334 <rcl_clock_init+0xec>
 800c318:	6133      	str	r3, [r6, #16]
 800c31a:	f106 0514 	add.w	r5, r6, #20
 800c31e:	469c      	mov	ip, r3
 800c320:	2702      	movs	r7, #2
 800c322:	e7b1      	b.n	800c288 <rcl_clock_init+0x40>
 800c324:	f04f 0c0a 	mov.w	ip, #10
 800c328:	e79e      	b.n	800c268 <rcl_clock_init+0x20>
 800c32a:	bf00      	nop
 800c32c:	0800c229 	.word	0x0800c229
 800c330:	0800c221 	.word	0x0800c221
 800c334:	0800c219 	.word	0x0800c219

0800c338 <rcl_validate_enclave_name_with_size>:
 800c338:	b378      	cbz	r0, 800c39a <rcl_validate_enclave_name_with_size+0x62>
 800c33a:	b570      	push	{r4, r5, r6, lr}
 800c33c:	4615      	mov	r5, r2
 800c33e:	b0c2      	sub	sp, #264	; 0x108
 800c340:	b302      	cbz	r2, 800c384 <rcl_validate_enclave_name_with_size+0x4c>
 800c342:	461e      	mov	r6, r3
 800c344:	466a      	mov	r2, sp
 800c346:	ab01      	add	r3, sp, #4
 800c348:	460c      	mov	r4, r1
 800c34a:	f000 fc2b 	bl	800cba4 <rmw_validate_namespace_with_size>
 800c34e:	4684      	mov	ip, r0
 800c350:	b9e8      	cbnz	r0, 800c38e <rcl_validate_enclave_name_with_size+0x56>
 800c352:	9b00      	ldr	r3, [sp, #0]
 800c354:	b923      	cbnz	r3, 800c360 <rcl_validate_enclave_name_with_size+0x28>
 800c356:	2300      	movs	r3, #0
 800c358:	602b      	str	r3, [r5, #0]
 800c35a:	4660      	mov	r0, ip
 800c35c:	b042      	add	sp, #264	; 0x108
 800c35e:	bd70      	pop	{r4, r5, r6, pc}
 800c360:	2b07      	cmp	r3, #7
 800c362:	d007      	beq.n	800c374 <rcl_validate_enclave_name_with_size+0x3c>
 800c364:	1e5a      	subs	r2, r3, #1
 800c366:	2a05      	cmp	r2, #5
 800c368:	d833      	bhi.n	800c3d2 <rcl_validate_enclave_name_with_size+0x9a>
 800c36a:	e8df f002 	tbb	[pc, r2]
 800c36e:	2c2f      	.short	0x2c2f
 800c370:	1a232629 	.word	0x1a232629
 800c374:	2cff      	cmp	r4, #255	; 0xff
 800c376:	d9ee      	bls.n	800c356 <rcl_validate_enclave_name_with_size+0x1e>
 800c378:	602b      	str	r3, [r5, #0]
 800c37a:	2e00      	cmp	r6, #0
 800c37c:	d0ed      	beq.n	800c35a <rcl_validate_enclave_name_with_size+0x22>
 800c37e:	23fe      	movs	r3, #254	; 0xfe
 800c380:	6033      	str	r3, [r6, #0]
 800c382:	e7ea      	b.n	800c35a <rcl_validate_enclave_name_with_size+0x22>
 800c384:	f04f 0c0b 	mov.w	ip, #11
 800c388:	4660      	mov	r0, ip
 800c38a:	b042      	add	sp, #264	; 0x108
 800c38c:	bd70      	pop	{r4, r5, r6, pc}
 800c38e:	f7ff f953 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800c392:	4684      	mov	ip, r0
 800c394:	4660      	mov	r0, ip
 800c396:	b042      	add	sp, #264	; 0x108
 800c398:	bd70      	pop	{r4, r5, r6, pc}
 800c39a:	f04f 0c0b 	mov.w	ip, #11
 800c39e:	4660      	mov	r0, ip
 800c3a0:	4770      	bx	lr
 800c3a2:	2306      	movs	r3, #6
 800c3a4:	602b      	str	r3, [r5, #0]
 800c3a6:	2e00      	cmp	r6, #0
 800c3a8:	d0d7      	beq.n	800c35a <rcl_validate_enclave_name_with_size+0x22>
 800c3aa:	9b01      	ldr	r3, [sp, #4]
 800c3ac:	6033      	str	r3, [r6, #0]
 800c3ae:	4660      	mov	r0, ip
 800c3b0:	b042      	add	sp, #264	; 0x108
 800c3b2:	bd70      	pop	{r4, r5, r6, pc}
 800c3b4:	2305      	movs	r3, #5
 800c3b6:	602b      	str	r3, [r5, #0]
 800c3b8:	e7f5      	b.n	800c3a6 <rcl_validate_enclave_name_with_size+0x6e>
 800c3ba:	2304      	movs	r3, #4
 800c3bc:	602b      	str	r3, [r5, #0]
 800c3be:	e7f2      	b.n	800c3a6 <rcl_validate_enclave_name_with_size+0x6e>
 800c3c0:	2303      	movs	r3, #3
 800c3c2:	602b      	str	r3, [r5, #0]
 800c3c4:	e7ef      	b.n	800c3a6 <rcl_validate_enclave_name_with_size+0x6e>
 800c3c6:	2302      	movs	r3, #2
 800c3c8:	602b      	str	r3, [r5, #0]
 800c3ca:	e7ec      	b.n	800c3a6 <rcl_validate_enclave_name_with_size+0x6e>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	e7e9      	b.n	800c3a6 <rcl_validate_enclave_name_with_size+0x6e>
 800c3d2:	4a04      	ldr	r2, [pc, #16]	; (800c3e4 <rcl_validate_enclave_name_with_size+0xac>)
 800c3d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c3d8:	a802      	add	r0, sp, #8
 800c3da:	f000 f963 	bl	800c6a4 <rcutils_snprintf>
 800c3de:	f04f 0c01 	mov.w	ip, #1
 800c3e2:	e7ba      	b.n	800c35a <rcl_validate_enclave_name_with_size+0x22>
 800c3e4:	080115d4 	.word	0x080115d4

0800c3e8 <rcl_validate_enclave_name>:
 800c3e8:	b168      	cbz	r0, 800c406 <rcl_validate_enclave_name+0x1e>
 800c3ea:	b570      	push	{r4, r5, r6, lr}
 800c3ec:	460d      	mov	r5, r1
 800c3ee:	4616      	mov	r6, r2
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	f7f3 fef7 	bl	80001e4 <strlen>
 800c3f6:	4633      	mov	r3, r6
 800c3f8:	4601      	mov	r1, r0
 800c3fa:	462a      	mov	r2, r5
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c402:	f7ff bf99 	b.w	800c338 <rcl_validate_enclave_name_with_size>
 800c406:	200b      	movs	r0, #11
 800c408:	4770      	bx	lr
 800c40a:	bf00      	nop

0800c40c <__atomic_load_8>:
 800c40c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800c410:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 800c414:	4a15      	ldr	r2, [pc, #84]	; (800c46c <__atomic_load_8+0x60>)
 800c416:	4b16      	ldr	r3, [pc, #88]	; (800c470 <__atomic_load_8+0x64>)
 800c418:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800c41c:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800c420:	fb02 f101 	mul.w	r1, r2, r1
 800c424:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800c428:	fba3 2301 	umull	r2, r3, r3, r1
 800c42c:	091b      	lsrs	r3, r3, #4
 800c42e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800c432:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800c436:	b4d0      	push	{r4, r6, r7}
 800c438:	4c0e      	ldr	r4, [pc, #56]	; (800c474 <__atomic_load_8+0x68>)
 800c43a:	1ac9      	subs	r1, r1, r3
 800c43c:	1862      	adds	r2, r4, r1
 800c43e:	f04f 0c01 	mov.w	ip, #1
 800c442:	e8d2 3f4f 	ldrexb	r3, [r2]
 800c446:	e8c2 cf46 	strexb	r6, ip, [r2]
 800c44a:	2e00      	cmp	r6, #0
 800c44c:	d1f9      	bne.n	800c442 <__atomic_load_8+0x36>
 800c44e:	f3bf 8f5b 	dmb	ish
 800c452:	b2db      	uxtb	r3, r3
 800c454:	2b00      	cmp	r3, #0
 800c456:	d1f4      	bne.n	800c442 <__atomic_load_8+0x36>
 800c458:	e9d0 6700 	ldrd	r6, r7, [r0]
 800c45c:	f3bf 8f5b 	dmb	ish
 800c460:	5463      	strb	r3, [r4, r1]
 800c462:	4630      	mov	r0, r6
 800c464:	4639      	mov	r1, r7
 800c466:	bcd0      	pop	{r4, r6, r7}
 800c468:	4770      	bx	lr
 800c46a:	bf00      	nop
 800c46c:	27d4eb2d 	.word	0x27d4eb2d
 800c470:	b21642c9 	.word	0xb21642c9
 800c474:	2000d9b0 	.word	0x2000d9b0

0800c478 <rcutils_get_env>:
 800c478:	b168      	cbz	r0, 800c496 <rcutils_get_env+0x1e>
 800c47a:	b510      	push	{r4, lr}
 800c47c:	460c      	mov	r4, r1
 800c47e:	b129      	cbz	r1, 800c48c <rcutils_get_env+0x14>
 800c480:	f003 fb3e 	bl	800fb00 <getenv>
 800c484:	b120      	cbz	r0, 800c490 <rcutils_get_env+0x18>
 800c486:	6020      	str	r0, [r4, #0]
 800c488:	2000      	movs	r0, #0
 800c48a:	bd10      	pop	{r4, pc}
 800c48c:	4803      	ldr	r0, [pc, #12]	; (800c49c <rcutils_get_env+0x24>)
 800c48e:	bd10      	pop	{r4, pc}
 800c490:	4b03      	ldr	r3, [pc, #12]	; (800c4a0 <rcutils_get_env+0x28>)
 800c492:	6023      	str	r3, [r4, #0]
 800c494:	bd10      	pop	{r4, pc}
 800c496:	4803      	ldr	r0, [pc, #12]	; (800c4a4 <rcutils_get_env+0x2c>)
 800c498:	4770      	bx	lr
 800c49a:	bf00      	nop
 800c49c:	08011650 	.word	0x08011650
 800c4a0:	08011774 	.word	0x08011774
 800c4a4:	08011634 	.word	0x08011634

0800c4a8 <rcutils_is_directory>:
 800c4a8:	2000      	movs	r0, #0
 800c4aa:	4770      	bx	lr

0800c4ac <rcutils_join_path>:
 800c4ac:	b082      	sub	sp, #8
 800c4ae:	e88d 000c 	stmia.w	sp, {r2, r3}
 800c4b2:	2000      	movs	r0, #0
 800c4b4:	b002      	add	sp, #8
 800c4b6:	4770      	bx	lr

0800c4b8 <rcutils_to_native_path>:
 800c4b8:	b084      	sub	sp, #16
 800c4ba:	a801      	add	r0, sp, #4
 800c4bc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800c4c0:	b004      	add	sp, #16
 800c4c2:	2000      	movs	r0, #0
 800c4c4:	4770      	bx	lr
 800c4c6:	bf00      	nop

0800c4c8 <rcutils_format_string_limit>:
 800c4c8:	b40f      	push	{r0, r1, r2, r3}
 800c4ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4cc:	b083      	sub	sp, #12
 800c4ce:	ac08      	add	r4, sp, #32
 800c4d0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800c4d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c4d6:	b34e      	cbz	r6, 800c52c <rcutils_format_string_limit+0x64>
 800c4d8:	a808      	add	r0, sp, #32
 800c4da:	f7fa feb1 	bl	8007240 <rcutils_allocator_is_valid>
 800c4de:	b328      	cbz	r0, 800c52c <rcutils_format_string_limit+0x64>
 800c4e0:	2100      	movs	r1, #0
 800c4e2:	ab0f      	add	r3, sp, #60	; 0x3c
 800c4e4:	4632      	mov	r2, r6
 800c4e6:	4608      	mov	r0, r1
 800c4e8:	e9cd 3300 	strd	r3, r3, [sp]
 800c4ec:	f000 f8f4 	bl	800c6d8 <rcutils_vsnprintf>
 800c4f0:	1c43      	adds	r3, r0, #1
 800c4f2:	4605      	mov	r5, r0
 800c4f4:	d01a      	beq.n	800c52c <rcutils_format_string_limit+0x64>
 800c4f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4f8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c4fa:	1c47      	adds	r7, r0, #1
 800c4fc:	429f      	cmp	r7, r3
 800c4fe:	bf84      	itt	hi
 800c500:	461f      	movhi	r7, r3
 800c502:	f103 35ff 	addhi.w	r5, r3, #4294967295	; 0xffffffff
 800c506:	4638      	mov	r0, r7
 800c508:	9b08      	ldr	r3, [sp, #32]
 800c50a:	4798      	blx	r3
 800c50c:	4604      	mov	r4, r0
 800c50e:	b168      	cbz	r0, 800c52c <rcutils_format_string_limit+0x64>
 800c510:	9b01      	ldr	r3, [sp, #4]
 800c512:	4632      	mov	r2, r6
 800c514:	4639      	mov	r1, r7
 800c516:	f000 f8df 	bl	800c6d8 <rcutils_vsnprintf>
 800c51a:	2800      	cmp	r0, #0
 800c51c:	db02      	blt.n	800c524 <rcutils_format_string_limit+0x5c>
 800c51e:	2300      	movs	r3, #0
 800c520:	5563      	strb	r3, [r4, r5]
 800c522:	e004      	b.n	800c52e <rcutils_format_string_limit+0x66>
 800c524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c526:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c528:	4620      	mov	r0, r4
 800c52a:	4798      	blx	r3
 800c52c:	2400      	movs	r4, #0
 800c52e:	4620      	mov	r0, r4
 800c530:	b003      	add	sp, #12
 800c532:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c536:	b004      	add	sp, #16
 800c538:	4770      	bx	lr
 800c53a:	bf00      	nop

0800c53c <rcutils_repl_str>:
 800c53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c540:	ed2d 8b02 	vpush	{d8}
 800c544:	b087      	sub	sp, #28
 800c546:	4680      	mov	r8, r0
 800c548:	4608      	mov	r0, r1
 800c54a:	f8cd 8004 	str.w	r8, [sp, #4]
 800c54e:	ee08 2a10 	vmov	s16, r2
 800c552:	468a      	mov	sl, r1
 800c554:	4699      	mov	r9, r3
 800c556:	f7f3 fe45 	bl	80001e4 <strlen>
 800c55a:	2600      	movs	r6, #0
 800c55c:	4647      	mov	r7, r8
 800c55e:	9002      	str	r0, [sp, #8]
 800c560:	46b3      	mov	fp, r6
 800c562:	2510      	movs	r5, #16
 800c564:	46b0      	mov	r8, r6
 800c566:	e01d      	b.n	800c5a4 <rcutils_repl_str+0x68>
 800c568:	f10b 0b01 	add.w	fp, fp, #1
 800c56c:	455e      	cmp	r6, fp
 800c56e:	d211      	bcs.n	800c594 <rcutils_repl_str+0x58>
 800c570:	442e      	add	r6, r5
 800c572:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c576:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c57a:	00b1      	lsls	r1, r6, #2
 800c57c:	4798      	blx	r3
 800c57e:	2800      	cmp	r0, #0
 800c580:	f000 8088 	beq.w	800c694 <rcutils_repl_str+0x158>
 800c584:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c588:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800c58c:	4680      	mov	r8, r0
 800c58e:	bf28      	it	cs
 800c590:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 800c594:	9a01      	ldr	r2, [sp, #4]
 800c596:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800c59a:	1aa2      	subs	r2, r4, r2
 800c59c:	f843 2c04 	str.w	r2, [r3, #-4]
 800c5a0:	9b02      	ldr	r3, [sp, #8]
 800c5a2:	18e7      	adds	r7, r4, r3
 800c5a4:	4651      	mov	r1, sl
 800c5a6:	4638      	mov	r0, r7
 800c5a8:	f003 fe67 	bl	801027a <strstr>
 800c5ac:	4604      	mov	r4, r0
 800c5ae:	4640      	mov	r0, r8
 800c5b0:	2c00      	cmp	r4, #0
 800c5b2:	d1d9      	bne.n	800c568 <rcutils_repl_str+0x2c>
 800c5b4:	46b8      	mov	r8, r7
 800c5b6:	4607      	mov	r7, r0
 800c5b8:	4640      	mov	r0, r8
 800c5ba:	f7f3 fe13 	bl	80001e4 <strlen>
 800c5be:	9b01      	ldr	r3, [sp, #4]
 800c5c0:	eba8 0303 	sub.w	r3, r8, r3
 800c5c4:	181c      	adds	r4, r3, r0
 800c5c6:	9404      	str	r4, [sp, #16]
 800c5c8:	f1bb 0f00 	cmp.w	fp, #0
 800c5cc:	d04a      	beq.n	800c664 <rcutils_repl_str+0x128>
 800c5ce:	ee18 0a10 	vmov	r0, s16
 800c5d2:	f7f3 fe07 	bl	80001e4 <strlen>
 800c5d6:	9b02      	ldr	r3, [sp, #8]
 800c5d8:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800c5dc:	1ac3      	subs	r3, r0, r3
 800c5de:	fb0b 4303 	mla	r3, fp, r3, r4
 800c5e2:	461a      	mov	r2, r3
 800c5e4:	9305      	str	r3, [sp, #20]
 800c5e6:	4606      	mov	r6, r0
 800c5e8:	f8d9 3000 	ldr.w	r3, [r9]
 800c5ec:	1c50      	adds	r0, r2, #1
 800c5ee:	4798      	blx	r3
 800c5f0:	9003      	str	r0, [sp, #12]
 800c5f2:	2800      	cmp	r0, #0
 800c5f4:	d04f      	beq.n	800c696 <rcutils_repl_str+0x15a>
 800c5f6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c5fa:	683a      	ldr	r2, [r7, #0]
 800c5fc:	4641      	mov	r1, r8
 800c5fe:	f003 fedd 	bl	80103bc <memcpy>
 800c602:	683d      	ldr	r5, [r7, #0]
 800c604:	9b03      	ldr	r3, [sp, #12]
 800c606:	9701      	str	r7, [sp, #4]
 800c608:	46ba      	mov	sl, r7
 800c60a:	441d      	add	r5, r3
 800c60c:	9f02      	ldr	r7, [sp, #8]
 800c60e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c612:	2401      	movs	r4, #1
 800c614:	46d1      	mov	r9, sl
 800c616:	ee18 aa10 	vmov	sl, s16
 800c61a:	e00a      	b.n	800c632 <rcutils_repl_str+0xf6>
 800c61c:	f8d9 5000 	ldr.w	r5, [r9]
 800c620:	1aaa      	subs	r2, r5, r2
 800c622:	1885      	adds	r5, r0, r2
 800c624:	f003 feca 	bl	80103bc <memcpy>
 800c628:	45a3      	cmp	fp, r4
 800c62a:	f104 0201 	add.w	r2, r4, #1
 800c62e:	d935      	bls.n	800c69c <rcutils_repl_str+0x160>
 800c630:	4614      	mov	r4, r2
 800c632:	4632      	mov	r2, r6
 800c634:	4651      	mov	r1, sl
 800c636:	4628      	mov	r0, r5
 800c638:	f003 fec0 	bl	80103bc <memcpy>
 800c63c:	f859 2b04 	ldr.w	r2, [r9], #4
 800c640:	45a3      	cmp	fp, r4
 800c642:	443a      	add	r2, r7
 800c644:	eb05 0006 	add.w	r0, r5, r6
 800c648:	eb08 0102 	add.w	r1, r8, r2
 800c64c:	d1e6      	bne.n	800c61c <rcutils_repl_str+0xe0>
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	1a9a      	subs	r2, r3, r2
 800c652:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800c656:	f003 feb1 	bl	80103bc <memcpy>
 800c65a:	9a03      	ldr	r2, [sp, #12]
 800c65c:	9905      	ldr	r1, [sp, #20]
 800c65e:	2300      	movs	r3, #0
 800c660:	5453      	strb	r3, [r2, r1]
 800c662:	e00b      	b.n	800c67c <rcutils_repl_str+0x140>
 800c664:	4620      	mov	r0, r4
 800c666:	f8d9 3000 	ldr.w	r3, [r9]
 800c66a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800c66e:	3001      	adds	r0, #1
 800c670:	4798      	blx	r3
 800c672:	9003      	str	r0, [sp, #12]
 800c674:	b110      	cbz	r0, 800c67c <rcutils_repl_str+0x140>
 800c676:	9901      	ldr	r1, [sp, #4]
 800c678:	f003 fe98 	bl	80103ac <strcpy>
 800c67c:	4638      	mov	r0, r7
 800c67e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c682:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800c686:	4798      	blx	r3
 800c688:	9803      	ldr	r0, [sp, #12]
 800c68a:	b007      	add	sp, #28
 800c68c:	ecbd 8b02 	vpop	{d8}
 800c690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c694:	4647      	mov	r7, r8
 800c696:	2300      	movs	r3, #0
 800c698:	9303      	str	r3, [sp, #12]
 800c69a:	e7ef      	b.n	800c67c <rcutils_repl_str+0x140>
 800c69c:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800c6a0:	e7db      	b.n	800c65a <rcutils_repl_str+0x11e>
 800c6a2:	bf00      	nop

0800c6a4 <rcutils_snprintf>:
 800c6a4:	b40c      	push	{r2, r3}
 800c6a6:	b530      	push	{r4, r5, lr}
 800c6a8:	b083      	sub	sp, #12
 800c6aa:	ab06      	add	r3, sp, #24
 800c6ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6b0:	9301      	str	r3, [sp, #4]
 800c6b2:	b152      	cbz	r2, 800c6ca <rcutils_snprintf+0x26>
 800c6b4:	b138      	cbz	r0, 800c6c6 <rcutils_snprintf+0x22>
 800c6b6:	b141      	cbz	r1, 800c6ca <rcutils_snprintf+0x26>
 800c6b8:	f003 fdaa 	bl	8010210 <vsniprintf>
 800c6bc:	b003      	add	sp, #12
 800c6be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c6c2:	b002      	add	sp, #8
 800c6c4:	4770      	bx	lr
 800c6c6:	2900      	cmp	r1, #0
 800c6c8:	d0f6      	beq.n	800c6b8 <rcutils_snprintf+0x14>
 800c6ca:	f003 fe43 	bl	8010354 <__errno>
 800c6ce:	2316      	movs	r3, #22
 800c6d0:	6003      	str	r3, [r0, #0]
 800c6d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6d6:	e7f1      	b.n	800c6bc <rcutils_snprintf+0x18>

0800c6d8 <rcutils_vsnprintf>:
 800c6d8:	b570      	push	{r4, r5, r6, lr}
 800c6da:	b13a      	cbz	r2, 800c6ec <rcutils_vsnprintf+0x14>
 800c6dc:	b120      	cbz	r0, 800c6e8 <rcutils_vsnprintf+0x10>
 800c6de:	b129      	cbz	r1, 800c6ec <rcutils_vsnprintf+0x14>
 800c6e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c6e4:	f003 bd94 	b.w	8010210 <vsniprintf>
 800c6e8:	2900      	cmp	r1, #0
 800c6ea:	d0f9      	beq.n	800c6e0 <rcutils_vsnprintf+0x8>
 800c6ec:	f003 fe32 	bl	8010354 <__errno>
 800c6f0:	2316      	movs	r3, #22
 800c6f2:	6003      	str	r3, [r0, #0]
 800c6f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6f8:	bd70      	pop	{r4, r5, r6, pc}
 800c6fa:	bf00      	nop

0800c6fc <rcutils_strdup>:
 800c6fc:	b084      	sub	sp, #16
 800c6fe:	b570      	push	{r4, r5, r6, lr}
 800c700:	b082      	sub	sp, #8
 800c702:	ac07      	add	r4, sp, #28
 800c704:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800c708:	4605      	mov	r5, r0
 800c70a:	b1b0      	cbz	r0, 800c73a <rcutils_strdup+0x3e>
 800c70c:	f7f3 fd6a 	bl	80001e4 <strlen>
 800c710:	1c42      	adds	r2, r0, #1
 800c712:	9b07      	ldr	r3, [sp, #28]
 800c714:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c716:	9201      	str	r2, [sp, #4]
 800c718:	4606      	mov	r6, r0
 800c71a:	4610      	mov	r0, r2
 800c71c:	4798      	blx	r3
 800c71e:	4604      	mov	r4, r0
 800c720:	b128      	cbz	r0, 800c72e <rcutils_strdup+0x32>
 800c722:	9a01      	ldr	r2, [sp, #4]
 800c724:	4629      	mov	r1, r5
 800c726:	f003 fe49 	bl	80103bc <memcpy>
 800c72a:	2300      	movs	r3, #0
 800c72c:	55a3      	strb	r3, [r4, r6]
 800c72e:	4620      	mov	r0, r4
 800c730:	b002      	add	sp, #8
 800c732:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c736:	b004      	add	sp, #16
 800c738:	4770      	bx	lr
 800c73a:	4604      	mov	r4, r0
 800c73c:	e7f7      	b.n	800c72e <rcutils_strdup+0x32>
 800c73e:	bf00      	nop

0800c740 <rcutils_strndup>:
 800c740:	b082      	sub	sp, #8
 800c742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c744:	ac06      	add	r4, sp, #24
 800c746:	e884 000c 	stmia.w	r4, {r2, r3}
 800c74a:	4605      	mov	r5, r0
 800c74c:	b188      	cbz	r0, 800c772 <rcutils_strndup+0x32>
 800c74e:	1c4f      	adds	r7, r1, #1
 800c750:	460e      	mov	r6, r1
 800c752:	4638      	mov	r0, r7
 800c754:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c756:	4790      	blx	r2
 800c758:	4604      	mov	r4, r0
 800c75a:	b128      	cbz	r0, 800c768 <rcutils_strndup+0x28>
 800c75c:	463a      	mov	r2, r7
 800c75e:	4629      	mov	r1, r5
 800c760:	f003 fe2c 	bl	80103bc <memcpy>
 800c764:	2300      	movs	r3, #0
 800c766:	55a3      	strb	r3, [r4, r6]
 800c768:	4620      	mov	r0, r4
 800c76a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c76e:	b002      	add	sp, #8
 800c770:	4770      	bx	lr
 800c772:	4604      	mov	r4, r0
 800c774:	e7f8      	b.n	800c768 <rcutils_strndup+0x28>
 800c776:	bf00      	nop

0800c778 <rcutils_get_zero_initialized_string_map>:
 800c778:	4b01      	ldr	r3, [pc, #4]	; (800c780 <rcutils_get_zero_initialized_string_map+0x8>)
 800c77a:	2000      	movs	r0, #0
 800c77c:	6018      	str	r0, [r3, #0]
 800c77e:	4770      	bx	lr
 800c780:	2000d9c8 	.word	0x2000d9c8

0800c784 <rcutils_string_map_reserve>:
 800c784:	2800      	cmp	r0, #0
 800c786:	d05f      	beq.n	800c848 <rcutils_string_map_reserve+0xc4>
 800c788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c78c:	460c      	mov	r4, r1
 800c78e:	6801      	ldr	r1, [r0, #0]
 800c790:	b082      	sub	sp, #8
 800c792:	4605      	mov	r5, r0
 800c794:	b129      	cbz	r1, 800c7a2 <rcutils_string_map_reserve+0x1e>
 800c796:	68cb      	ldr	r3, [r1, #12]
 800c798:	42a3      	cmp	r3, r4
 800c79a:	d906      	bls.n	800c7aa <rcutils_string_map_reserve+0x26>
 800c79c:	461c      	mov	r4, r3
 800c79e:	2900      	cmp	r1, #0
 800c7a0:	d1f9      	bne.n	800c796 <rcutils_string_map_reserve+0x12>
 800c7a2:	201f      	movs	r0, #31
 800c7a4:	b002      	add	sp, #8
 800c7a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7aa:	688b      	ldr	r3, [r1, #8]
 800c7ac:	42a3      	cmp	r3, r4
 800c7ae:	d047      	beq.n	800c840 <rcutils_string_map_reserve+0xbc>
 800c7b0:	6a0e      	ldr	r6, [r1, #32]
 800c7b2:	2c00      	cmp	r4, #0
 800c7b4:	d034      	beq.n	800c820 <rcutils_string_map_reserve+0x9c>
 800c7b6:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c7ba:	d243      	bcs.n	800c844 <rcutils_string_map_reserve+0xc0>
 800c7bc:	00a7      	lsls	r7, r4, #2
 800c7be:	f8d1 8018 	ldr.w	r8, [r1, #24]
 800c7c2:	6808      	ldr	r0, [r1, #0]
 800c7c4:	4632      	mov	r2, r6
 800c7c6:	4639      	mov	r1, r7
 800c7c8:	47c0      	blx	r8
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	d03a      	beq.n	800c844 <rcutils_string_map_reserve+0xc0>
 800c7ce:	682b      	ldr	r3, [r5, #0]
 800c7d0:	4632      	mov	r2, r6
 800c7d2:	6018      	str	r0, [r3, #0]
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	6858      	ldr	r0, [r3, #4]
 800c7d8:	47c0      	blx	r8
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	d032      	beq.n	800c844 <rcutils_string_map_reserve+0xc0>
 800c7de:	682d      	ldr	r5, [r5, #0]
 800c7e0:	68ab      	ldr	r3, [r5, #8]
 800c7e2:	6068      	str	r0, [r5, #4]
 800c7e4:	42a3      	cmp	r3, r4
 800c7e6:	d226      	bcs.n	800c836 <rcutils_string_map_reserve+0xb2>
 800c7e8:	682a      	ldr	r2, [r5, #0]
 800c7ea:	eb00 0c07 	add.w	ip, r0, r7
 800c7ee:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 800c7f2:	45e6      	cmp	lr, ip
 800c7f4:	ea4f 0183 	mov.w	r1, r3, lsl #2
 800c7f8:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800c7fc:	d203      	bcs.n	800c806 <rcutils_string_map_reserve+0x82>
 800c7fe:	eb02 0c07 	add.w	ip, r2, r7
 800c802:	4566      	cmp	r6, ip
 800c804:	d322      	bcc.n	800c84c <rcutils_string_map_reserve+0xc8>
 800c806:	1ae3      	subs	r3, r4, r3
 800c808:	009a      	lsls	r2, r3, #2
 800c80a:	4670      	mov	r0, lr
 800c80c:	2100      	movs	r1, #0
 800c80e:	9201      	str	r2, [sp, #4]
 800c810:	f003 fd0c 	bl	801022c <memset>
 800c814:	9a01      	ldr	r2, [sp, #4]
 800c816:	2100      	movs	r1, #0
 800c818:	4630      	mov	r0, r6
 800c81a:	f003 fd07 	bl	801022c <memset>
 800c81e:	e00a      	b.n	800c836 <rcutils_string_map_reserve+0xb2>
 800c820:	694f      	ldr	r7, [r1, #20]
 800c822:	6808      	ldr	r0, [r1, #0]
 800c824:	4631      	mov	r1, r6
 800c826:	47b8      	blx	r7
 800c828:	682b      	ldr	r3, [r5, #0]
 800c82a:	4631      	mov	r1, r6
 800c82c:	6858      	ldr	r0, [r3, #4]
 800c82e:	601c      	str	r4, [r3, #0]
 800c830:	47b8      	blx	r7
 800c832:	682d      	ldr	r5, [r5, #0]
 800c834:	606c      	str	r4, [r5, #4]
 800c836:	2000      	movs	r0, #0
 800c838:	60ac      	str	r4, [r5, #8]
 800c83a:	b002      	add	sp, #8
 800c83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c840:	2000      	movs	r0, #0
 800c842:	e7af      	b.n	800c7a4 <rcutils_string_map_reserve+0x20>
 800c844:	200a      	movs	r0, #10
 800c846:	e7ad      	b.n	800c7a4 <rcutils_string_map_reserve+0x20>
 800c848:	200b      	movs	r0, #11
 800c84a:	4770      	bx	lr
 800c84c:	1f0b      	subs	r3, r1, #4
 800c84e:	4418      	add	r0, r3
 800c850:	4413      	add	r3, r2
 800c852:	3a04      	subs	r2, #4
 800c854:	4417      	add	r7, r2
 800c856:	2200      	movs	r2, #0
 800c858:	f843 2f04 	str.w	r2, [r3, #4]!
 800c85c:	42bb      	cmp	r3, r7
 800c85e:	f840 2f04 	str.w	r2, [r0, #4]!
 800c862:	d1f9      	bne.n	800c858 <rcutils_string_map_reserve+0xd4>
 800c864:	e7e7      	b.n	800c836 <rcutils_string_map_reserve+0xb2>
 800c866:	bf00      	nop

0800c868 <rcutils_string_map_init>:
 800c868:	b082      	sub	sp, #8
 800c86a:	b570      	push	{r4, r5, r6, lr}
 800c86c:	ac04      	add	r4, sp, #16
 800c86e:	e884 000c 	stmia.w	r4, {r2, r3}
 800c872:	b380      	cbz	r0, 800c8d6 <rcutils_string_map_init+0x6e>
 800c874:	6806      	ldr	r6, [r0, #0]
 800c876:	4604      	mov	r4, r0
 800c878:	b12e      	cbz	r6, 800c886 <rcutils_string_map_init+0x1e>
 800c87a:	251e      	movs	r5, #30
 800c87c:	4628      	mov	r0, r5
 800c87e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c882:	b002      	add	sp, #8
 800c884:	4770      	bx	lr
 800c886:	a804      	add	r0, sp, #16
 800c888:	460d      	mov	r5, r1
 800c88a:	f7fa fcd9 	bl	8007240 <rcutils_allocator_is_valid>
 800c88e:	b310      	cbz	r0, 800c8d6 <rcutils_string_map_init+0x6e>
 800c890:	9b04      	ldr	r3, [sp, #16]
 800c892:	9908      	ldr	r1, [sp, #32]
 800c894:	2024      	movs	r0, #36	; 0x24
 800c896:	4798      	blx	r3
 800c898:	6020      	str	r0, [r4, #0]
 800c89a:	b310      	cbz	r0, 800c8e2 <rcutils_string_map_init+0x7a>
 800c89c:	f10d 0e10 	add.w	lr, sp, #16
 800c8a0:	e9c0 6600 	strd	r6, r6, [r0]
 800c8a4:	e9c0 6602 	strd	r6, r6, [r0, #8]
 800c8a8:	f100 0c10 	add.w	ip, r0, #16
 800c8ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c8b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c8b4:	f8de 3000 	ldr.w	r3, [lr]
 800c8b8:	f8cc 3000 	str.w	r3, [ip]
 800c8bc:	4629      	mov	r1, r5
 800c8be:	4620      	mov	r0, r4
 800c8c0:	f7ff ff60 	bl	800c784 <rcutils_string_map_reserve>
 800c8c4:	4605      	mov	r5, r0
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	d0d8      	beq.n	800c87c <rcutils_string_map_init+0x14>
 800c8ca:	9b05      	ldr	r3, [sp, #20]
 800c8cc:	9908      	ldr	r1, [sp, #32]
 800c8ce:	6820      	ldr	r0, [r4, #0]
 800c8d0:	4798      	blx	r3
 800c8d2:	6026      	str	r6, [r4, #0]
 800c8d4:	e7d2      	b.n	800c87c <rcutils_string_map_init+0x14>
 800c8d6:	250b      	movs	r5, #11
 800c8d8:	4628      	mov	r0, r5
 800c8da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c8de:	b002      	add	sp, #8
 800c8e0:	4770      	bx	lr
 800c8e2:	250a      	movs	r5, #10
 800c8e4:	e7ca      	b.n	800c87c <rcutils_string_map_init+0x14>
 800c8e6:	bf00      	nop

0800c8e8 <rcutils_string_map_fini>:
 800c8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ec:	b082      	sub	sp, #8
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d03a      	beq.n	800c968 <rcutils_string_map_fini+0x80>
 800c8f2:	6804      	ldr	r4, [r0, #0]
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	2c00      	cmp	r4, #0
 800c8f8:	d032      	beq.n	800c960 <rcutils_string_map_fini+0x78>
 800c8fa:	68a3      	ldr	r3, [r4, #8]
 800c8fc:	b32b      	cbz	r3, 800c94a <rcutils_string_map_fini+0x62>
 800c8fe:	2500      	movs	r5, #0
 800c900:	6822      	ldr	r2, [r4, #0]
 800c902:	462f      	mov	r7, r5
 800c904:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800c908:	b1e0      	cbz	r0, 800c944 <rcutils_string_map_fini+0x5c>
 800c90a:	6a21      	ldr	r1, [r4, #32]
 800c90c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 800c910:	9101      	str	r1, [sp, #4]
 800c912:	47c0      	blx	r8
 800c914:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c918:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 800c91c:	9901      	ldr	r1, [sp, #4]
 800c91e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c922:	47c0      	blx	r8
 800c924:	68e3      	ldr	r3, [r4, #12]
 800c926:	6862      	ldr	r2, [r4, #4]
 800c928:	3b01      	subs	r3, #1
 800c92a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 800c92e:	60e3      	str	r3, [r4, #12]
 800c930:	6834      	ldr	r4, [r6, #0]
 800c932:	68a3      	ldr	r3, [r4, #8]
 800c934:	3501      	adds	r5, #1
 800c936:	429d      	cmp	r5, r3
 800c938:	d207      	bcs.n	800c94a <rcutils_string_map_fini+0x62>
 800c93a:	6822      	ldr	r2, [r4, #0]
 800c93c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800c940:	2800      	cmp	r0, #0
 800c942:	d1e2      	bne.n	800c90a <rcutils_string_map_fini+0x22>
 800c944:	3501      	adds	r5, #1
 800c946:	429d      	cmp	r5, r3
 800c948:	d3dc      	bcc.n	800c904 <rcutils_string_map_fini+0x1c>
 800c94a:	2100      	movs	r1, #0
 800c94c:	4630      	mov	r0, r6
 800c94e:	f7ff ff19 	bl	800c784 <rcutils_string_map_reserve>
 800c952:	4604      	mov	r4, r0
 800c954:	b920      	cbnz	r0, 800c960 <rcutils_string_map_fini+0x78>
 800c956:	6830      	ldr	r0, [r6, #0]
 800c958:	6943      	ldr	r3, [r0, #20]
 800c95a:	6a01      	ldr	r1, [r0, #32]
 800c95c:	4798      	blx	r3
 800c95e:	6034      	str	r4, [r6, #0]
 800c960:	4620      	mov	r0, r4
 800c962:	b002      	add	sp, #8
 800c964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c968:	240b      	movs	r4, #11
 800c96a:	4620      	mov	r0, r4
 800c96c:	b002      	add	sp, #8
 800c96e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c972:	bf00      	nop

0800c974 <rcutils_string_map_getn>:
 800c974:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c978:	b300      	cbz	r0, 800c9bc <rcutils_string_map_getn+0x48>
 800c97a:	6807      	ldr	r7, [r0, #0]
 800c97c:	b1ff      	cbz	r7, 800c9be <rcutils_string_map_getn+0x4a>
 800c97e:	4688      	mov	r8, r1
 800c980:	b1e1      	cbz	r1, 800c9bc <rcutils_string_map_getn+0x48>
 800c982:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800c986:	683e      	ldr	r6, [r7, #0]
 800c988:	f1ba 0f00 	cmp.w	sl, #0
 800c98c:	d016      	beq.n	800c9bc <rcutils_string_map_getn+0x48>
 800c98e:	4691      	mov	r9, r2
 800c990:	3e04      	subs	r6, #4
 800c992:	2400      	movs	r4, #0
 800c994:	f856 5f04 	ldr.w	r5, [r6, #4]!
 800c998:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c99c:	4628      	mov	r0, r5
 800c99e:	3401      	adds	r4, #1
 800c9a0:	b155      	cbz	r5, 800c9b8 <rcutils_string_map_getn+0x44>
 800c9a2:	f7f3 fc1f 	bl	80001e4 <strlen>
 800c9a6:	4548      	cmp	r0, r9
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	4629      	mov	r1, r5
 800c9ac:	bf38      	it	cc
 800c9ae:	464a      	movcc	r2, r9
 800c9b0:	4640      	mov	r0, r8
 800c9b2:	f003 fc50 	bl	8010256 <strncmp>
 800c9b6:	b128      	cbz	r0, 800c9c4 <rcutils_string_map_getn+0x50>
 800c9b8:	45a2      	cmp	sl, r4
 800c9ba:	d1eb      	bne.n	800c994 <rcutils_string_map_getn+0x20>
 800c9bc:	2700      	movs	r7, #0
 800c9be:	4638      	mov	r0, r7
 800c9c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f853 700b 	ldr.w	r7, [r3, fp]
 800c9ca:	4638      	mov	r0, r7
 800c9cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9d0 <rcutils_system_time_now>:
 800c9d0:	b308      	cbz	r0, 800ca16 <rcutils_system_time_now+0x46>
 800c9d2:	b570      	push	{r4, r5, r6, lr}
 800c9d4:	b084      	sub	sp, #16
 800c9d6:	4604      	mov	r4, r0
 800c9d8:	4669      	mov	r1, sp
 800c9da:	2001      	movs	r0, #1
 800c9dc:	f7f4 fb14 	bl	8001008 <clock_gettime>
 800c9e0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800c9e4:	2d00      	cmp	r5, #0
 800c9e6:	db13      	blt.n	800ca10 <rcutils_system_time_now+0x40>
 800c9e8:	9902      	ldr	r1, [sp, #8]
 800c9ea:	2900      	cmp	r1, #0
 800c9ec:	db0d      	blt.n	800ca0a <rcutils_system_time_now+0x3a>
 800c9ee:	4e0b      	ldr	r6, [pc, #44]	; (800ca1c <rcutils_system_time_now+0x4c>)
 800c9f0:	fba3 3206 	umull	r3, r2, r3, r6
 800c9f4:	185b      	adds	r3, r3, r1
 800c9f6:	fb06 2205 	mla	r2, r6, r5, r2
 800c9fa:	f04f 0000 	mov.w	r0, #0
 800c9fe:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800ca02:	e9c4 3200 	strd	r3, r2, [r4]
 800ca06:	b004      	add	sp, #16
 800ca08:	bd70      	pop	{r4, r5, r6, pc}
 800ca0a:	ea53 0205 	orrs.w	r2, r3, r5
 800ca0e:	d1ee      	bne.n	800c9ee <rcutils_system_time_now+0x1e>
 800ca10:	2002      	movs	r0, #2
 800ca12:	b004      	add	sp, #16
 800ca14:	bd70      	pop	{r4, r5, r6, pc}
 800ca16:	200b      	movs	r0, #11
 800ca18:	4770      	bx	lr
 800ca1a:	bf00      	nop
 800ca1c:	3b9aca00 	.word	0x3b9aca00

0800ca20 <rcutils_steady_time_now>:
 800ca20:	b308      	cbz	r0, 800ca66 <rcutils_steady_time_now+0x46>
 800ca22:	b570      	push	{r4, r5, r6, lr}
 800ca24:	b084      	sub	sp, #16
 800ca26:	4604      	mov	r4, r0
 800ca28:	4669      	mov	r1, sp
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	f7f4 faec 	bl	8001008 <clock_gettime>
 800ca30:	e9dd 3500 	ldrd	r3, r5, [sp]
 800ca34:	2d00      	cmp	r5, #0
 800ca36:	db13      	blt.n	800ca60 <rcutils_steady_time_now+0x40>
 800ca38:	9902      	ldr	r1, [sp, #8]
 800ca3a:	2900      	cmp	r1, #0
 800ca3c:	db0d      	blt.n	800ca5a <rcutils_steady_time_now+0x3a>
 800ca3e:	4e0b      	ldr	r6, [pc, #44]	; (800ca6c <rcutils_steady_time_now+0x4c>)
 800ca40:	fba3 3206 	umull	r3, r2, r3, r6
 800ca44:	185b      	adds	r3, r3, r1
 800ca46:	fb06 2205 	mla	r2, r6, r5, r2
 800ca4a:	f04f 0000 	mov.w	r0, #0
 800ca4e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800ca52:	e9c4 3200 	strd	r3, r2, [r4]
 800ca56:	b004      	add	sp, #16
 800ca58:	bd70      	pop	{r4, r5, r6, pc}
 800ca5a:	ea53 0205 	orrs.w	r2, r3, r5
 800ca5e:	d1ee      	bne.n	800ca3e <rcutils_steady_time_now+0x1e>
 800ca60:	2002      	movs	r0, #2
 800ca62:	b004      	add	sp, #16
 800ca64:	bd70      	pop	{r4, r5, r6, pc}
 800ca66:	200b      	movs	r0, #11
 800ca68:	4770      	bx	lr
 800ca6a:	bf00      	nop
 800ca6c:	3b9aca00 	.word	0x3b9aca00

0800ca70 <rmw_get_zero_initialized_context>:
 800ca70:	b510      	push	{r4, lr}
 800ca72:	4604      	mov	r4, r0
 800ca74:	3010      	adds	r0, #16
 800ca76:	f000 f80b 	bl	800ca90 <rmw_get_zero_initialized_init_options>
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	2000      	movs	r0, #0
 800ca7e:	2100      	movs	r1, #0
 800ca80:	e9c4 0100 	strd	r0, r1, [r4]
 800ca84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ca88:	60a3      	str	r3, [r4, #8]
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	bd10      	pop	{r4, pc}
 800ca8e:	bf00      	nop

0800ca90 <rmw_get_zero_initialized_init_options>:
 800ca90:	b510      	push	{r4, lr}
 800ca92:	2238      	movs	r2, #56	; 0x38
 800ca94:	4604      	mov	r4, r0
 800ca96:	2100      	movs	r1, #0
 800ca98:	f003 fbc8 	bl	801022c <memset>
 800ca9c:	f104 0010 	add.w	r0, r4, #16
 800caa0:	f000 f806 	bl	800cab0 <rmw_get_default_security_options>
 800caa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800caa8:	60e3      	str	r3, [r4, #12]
 800caaa:	4620      	mov	r0, r4
 800caac:	bd10      	pop	{r4, pc}
 800caae:	bf00      	nop

0800cab0 <rmw_get_default_security_options>:
 800cab0:	2200      	movs	r2, #0
 800cab2:	7002      	strb	r2, [r0, #0]
 800cab4:	6042      	str	r2, [r0, #4]
 800cab6:	4770      	bx	lr

0800cab8 <rmw_validate_full_topic_name>:
 800cab8:	2800      	cmp	r0, #0
 800caba:	d057      	beq.n	800cb6c <rmw_validate_full_topic_name+0xb4>
 800cabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cac0:	460d      	mov	r5, r1
 800cac2:	2900      	cmp	r1, #0
 800cac4:	d054      	beq.n	800cb70 <rmw_validate_full_topic_name+0xb8>
 800cac6:	4616      	mov	r6, r2
 800cac8:	4604      	mov	r4, r0
 800caca:	f7f3 fb8b 	bl	80001e4 <strlen>
 800cace:	b148      	cbz	r0, 800cae4 <rmw_validate_full_topic_name+0x2c>
 800cad0:	7823      	ldrb	r3, [r4, #0]
 800cad2:	2b2f      	cmp	r3, #47	; 0x2f
 800cad4:	d00d      	beq.n	800caf2 <rmw_validate_full_topic_name+0x3a>
 800cad6:	2302      	movs	r3, #2
 800cad8:	602b      	str	r3, [r5, #0]
 800cada:	b13e      	cbz	r6, 800caec <rmw_validate_full_topic_name+0x34>
 800cadc:	2000      	movs	r0, #0
 800cade:	6030      	str	r0, [r6, #0]
 800cae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cae4:	2301      	movs	r3, #1
 800cae6:	602b      	str	r3, [r5, #0]
 800cae8:	2e00      	cmp	r6, #0
 800caea:	d1f7      	bne.n	800cadc <rmw_validate_full_topic_name+0x24>
 800caec:	2000      	movs	r0, #0
 800caee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caf2:	1e43      	subs	r3, r0, #1
 800caf4:	5ce2      	ldrb	r2, [r4, r3]
 800caf6:	2a2f      	cmp	r2, #47	; 0x2f
 800caf8:	d03c      	beq.n	800cb74 <rmw_validate_full_topic_name+0xbc>
 800cafa:	1e63      	subs	r3, r4, #1
 800cafc:	eb03 0800 	add.w	r8, r3, r0
 800cb00:	f1c4 0e01 	rsb	lr, r4, #1
 800cb04:	eb0e 0703 	add.w	r7, lr, r3
 800cb08:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800cb0c:	f021 0220 	bic.w	r2, r1, #32
 800cb10:	3a41      	subs	r2, #65	; 0x41
 800cb12:	2a19      	cmp	r2, #25
 800cb14:	f1a1 0c2f 	sub.w	ip, r1, #47	; 0x2f
 800cb18:	d90b      	bls.n	800cb32 <rmw_validate_full_topic_name+0x7a>
 800cb1a:	295f      	cmp	r1, #95	; 0x5f
 800cb1c:	d009      	beq.n	800cb32 <rmw_validate_full_topic_name+0x7a>
 800cb1e:	f1bc 0f0a 	cmp.w	ip, #10
 800cb22:	d906      	bls.n	800cb32 <rmw_validate_full_topic_name+0x7a>
 800cb24:	2304      	movs	r3, #4
 800cb26:	602b      	str	r3, [r5, #0]
 800cb28:	2e00      	cmp	r6, #0
 800cb2a:	d0df      	beq.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb2c:	6037      	str	r7, [r6, #0]
 800cb2e:	2000      	movs	r0, #0
 800cb30:	e7d6      	b.n	800cae0 <rmw_validate_full_topic_name+0x28>
 800cb32:	4543      	cmp	r3, r8
 800cb34:	d1e6      	bne.n	800cb04 <rmw_validate_full_topic_name+0x4c>
 800cb36:	4f1a      	ldr	r7, [pc, #104]	; (800cba0 <rmw_validate_full_topic_name+0xe8>)
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e004      	b.n	800cb46 <rmw_validate_full_topic_name+0x8e>
 800cb3c:	4298      	cmp	r0, r3
 800cb3e:	f104 0401 	add.w	r4, r4, #1
 800cb42:	d91c      	bls.n	800cb7e <rmw_validate_full_topic_name+0xc6>
 800cb44:	4613      	mov	r3, r2
 800cb46:	4298      	cmp	r0, r3
 800cb48:	f103 0201 	add.w	r2, r3, #1
 800cb4c:	d0f6      	beq.n	800cb3c <rmw_validate_full_topic_name+0x84>
 800cb4e:	7821      	ldrb	r1, [r4, #0]
 800cb50:	292f      	cmp	r1, #47	; 0x2f
 800cb52:	d1f3      	bne.n	800cb3c <rmw_validate_full_topic_name+0x84>
 800cb54:	7861      	ldrb	r1, [r4, #1]
 800cb56:	292f      	cmp	r1, #47	; 0x2f
 800cb58:	d01c      	beq.n	800cb94 <rmw_validate_full_topic_name+0xdc>
 800cb5a:	5dc9      	ldrb	r1, [r1, r7]
 800cb5c:	0749      	lsls	r1, r1, #29
 800cb5e:	d5ed      	bpl.n	800cb3c <rmw_validate_full_topic_name+0x84>
 800cb60:	2206      	movs	r2, #6
 800cb62:	602a      	str	r2, [r5, #0]
 800cb64:	2e00      	cmp	r6, #0
 800cb66:	d0c1      	beq.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb68:	6033      	str	r3, [r6, #0]
 800cb6a:	e7bf      	b.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb6c:	200b      	movs	r0, #11
 800cb6e:	4770      	bx	lr
 800cb70:	200b      	movs	r0, #11
 800cb72:	e7b5      	b.n	800cae0 <rmw_validate_full_topic_name+0x28>
 800cb74:	2203      	movs	r2, #3
 800cb76:	602a      	str	r2, [r5, #0]
 800cb78:	2e00      	cmp	r6, #0
 800cb7a:	d1f5      	bne.n	800cb68 <rmw_validate_full_topic_name+0xb0>
 800cb7c:	e7b6      	b.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb7e:	28f7      	cmp	r0, #247	; 0xf7
 800cb80:	d802      	bhi.n	800cb88 <rmw_validate_full_topic_name+0xd0>
 800cb82:	2000      	movs	r0, #0
 800cb84:	6028      	str	r0, [r5, #0]
 800cb86:	e7ab      	b.n	800cae0 <rmw_validate_full_topic_name+0x28>
 800cb88:	2307      	movs	r3, #7
 800cb8a:	602b      	str	r3, [r5, #0]
 800cb8c:	2e00      	cmp	r6, #0
 800cb8e:	d0ad      	beq.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb90:	23f6      	movs	r3, #246	; 0xf6
 800cb92:	e7e9      	b.n	800cb68 <rmw_validate_full_topic_name+0xb0>
 800cb94:	2205      	movs	r2, #5
 800cb96:	602a      	str	r2, [r5, #0]
 800cb98:	2e00      	cmp	r6, #0
 800cb9a:	d1e5      	bne.n	800cb68 <rmw_validate_full_topic_name+0xb0>
 800cb9c:	e7a6      	b.n	800caec <rmw_validate_full_topic_name+0x34>
 800cb9e:	bf00      	nop
 800cba0:	08011c64 	.word	0x08011c64

0800cba4 <rmw_validate_namespace_with_size>:
 800cba4:	b340      	cbz	r0, 800cbf8 <rmw_validate_namespace_with_size+0x54>
 800cba6:	b570      	push	{r4, r5, r6, lr}
 800cba8:	4614      	mov	r4, r2
 800cbaa:	b0c2      	sub	sp, #264	; 0x108
 800cbac:	b332      	cbz	r2, 800cbfc <rmw_validate_namespace_with_size+0x58>
 800cbae:	2901      	cmp	r1, #1
 800cbb0:	460d      	mov	r5, r1
 800cbb2:	461e      	mov	r6, r3
 800cbb4:	d102      	bne.n	800cbbc <rmw_validate_namespace_with_size+0x18>
 800cbb6:	7803      	ldrb	r3, [r0, #0]
 800cbb8:	2b2f      	cmp	r3, #47	; 0x2f
 800cbba:	d012      	beq.n	800cbe2 <rmw_validate_namespace_with_size+0x3e>
 800cbbc:	aa01      	add	r2, sp, #4
 800cbbe:	4669      	mov	r1, sp
 800cbc0:	f7ff ff7a 	bl	800cab8 <rmw_validate_full_topic_name>
 800cbc4:	b978      	cbnz	r0, 800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cbc6:	9b00      	ldr	r3, [sp, #0]
 800cbc8:	b14b      	cbz	r3, 800cbde <rmw_validate_namespace_with_size+0x3a>
 800cbca:	2b07      	cmp	r3, #7
 800cbcc:	d007      	beq.n	800cbde <rmw_validate_namespace_with_size+0x3a>
 800cbce:	1e5a      	subs	r2, r3, #1
 800cbd0:	2a05      	cmp	r2, #5
 800cbd2:	d82b      	bhi.n	800cc2c <rmw_validate_namespace_with_size+0x88>
 800cbd4:	e8df f002 	tbb	[pc, r2]
 800cbd8:	1e212427 	.word	0x1e212427
 800cbdc:	141b      	.short	0x141b
 800cbde:	2df5      	cmp	r5, #245	; 0xf5
 800cbe0:	d803      	bhi.n	800cbea <rmw_validate_namespace_with_size+0x46>
 800cbe2:	2000      	movs	r0, #0
 800cbe4:	6020      	str	r0, [r4, #0]
 800cbe6:	b042      	add	sp, #264	; 0x108
 800cbe8:	bd70      	pop	{r4, r5, r6, pc}
 800cbea:	2307      	movs	r3, #7
 800cbec:	6023      	str	r3, [r4, #0]
 800cbee:	2e00      	cmp	r6, #0
 800cbf0:	d0f9      	beq.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cbf2:	23f4      	movs	r3, #244	; 0xf4
 800cbf4:	6033      	str	r3, [r6, #0]
 800cbf6:	e7f6      	b.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cbf8:	200b      	movs	r0, #11
 800cbfa:	4770      	bx	lr
 800cbfc:	200b      	movs	r0, #11
 800cbfe:	e7f2      	b.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cc00:	2306      	movs	r3, #6
 800cc02:	6023      	str	r3, [r4, #0]
 800cc04:	2e00      	cmp	r6, #0
 800cc06:	d0ee      	beq.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cc08:	9b01      	ldr	r3, [sp, #4]
 800cc0a:	6033      	str	r3, [r6, #0]
 800cc0c:	e7eb      	b.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cc0e:	2305      	movs	r3, #5
 800cc10:	6023      	str	r3, [r4, #0]
 800cc12:	e7f7      	b.n	800cc04 <rmw_validate_namespace_with_size+0x60>
 800cc14:	2304      	movs	r3, #4
 800cc16:	6023      	str	r3, [r4, #0]
 800cc18:	e7f4      	b.n	800cc04 <rmw_validate_namespace_with_size+0x60>
 800cc1a:	2303      	movs	r3, #3
 800cc1c:	6023      	str	r3, [r4, #0]
 800cc1e:	e7f1      	b.n	800cc04 <rmw_validate_namespace_with_size+0x60>
 800cc20:	2302      	movs	r3, #2
 800cc22:	6023      	str	r3, [r4, #0]
 800cc24:	e7ee      	b.n	800cc04 <rmw_validate_namespace_with_size+0x60>
 800cc26:	2301      	movs	r3, #1
 800cc28:	6023      	str	r3, [r4, #0]
 800cc2a:	e7eb      	b.n	800cc04 <rmw_validate_namespace_with_size+0x60>
 800cc2c:	4a03      	ldr	r2, [pc, #12]	; (800cc3c <rmw_validate_namespace_with_size+0x98>)
 800cc2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cc32:	a802      	add	r0, sp, #8
 800cc34:	f7ff fd36 	bl	800c6a4 <rcutils_snprintf>
 800cc38:	2001      	movs	r0, #1
 800cc3a:	e7d4      	b.n	800cbe6 <rmw_validate_namespace_with_size+0x42>
 800cc3c:	0801166c 	.word	0x0801166c

0800cc40 <rmw_validate_namespace>:
 800cc40:	b168      	cbz	r0, 800cc5e <rmw_validate_namespace+0x1e>
 800cc42:	b570      	push	{r4, r5, r6, lr}
 800cc44:	460d      	mov	r5, r1
 800cc46:	4616      	mov	r6, r2
 800cc48:	4604      	mov	r4, r0
 800cc4a:	f7f3 facb 	bl	80001e4 <strlen>
 800cc4e:	4633      	mov	r3, r6
 800cc50:	4601      	mov	r1, r0
 800cc52:	462a      	mov	r2, r5
 800cc54:	4620      	mov	r0, r4
 800cc56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cc5a:	f7ff bfa3 	b.w	800cba4 <rmw_validate_namespace_with_size>
 800cc5e:	200b      	movs	r0, #11
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop

0800cc64 <rmw_namespace_validation_result_string>:
 800cc64:	2807      	cmp	r0, #7
 800cc66:	bf9a      	itte	ls
 800cc68:	4b02      	ldrls	r3, [pc, #8]	; (800cc74 <rmw_namespace_validation_result_string+0x10>)
 800cc6a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800cc6e:	4802      	ldrhi	r0, [pc, #8]	; (800cc78 <rmw_namespace_validation_result_string+0x14>)
 800cc70:	4770      	bx	lr
 800cc72:	bf00      	nop
 800cc74:	08011864 	.word	0x08011864
 800cc78:	080116bc 	.word	0x080116bc

0800cc7c <rmw_validate_node_name>:
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	d03b      	beq.n	800ccf8 <rmw_validate_node_name+0x7c>
 800cc80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc84:	460d      	mov	r5, r1
 800cc86:	2900      	cmp	r1, #0
 800cc88:	d038      	beq.n	800ccfc <rmw_validate_node_name+0x80>
 800cc8a:	4616      	mov	r6, r2
 800cc8c:	4604      	mov	r4, r0
 800cc8e:	f7f3 faa9 	bl	80001e4 <strlen>
 800cc92:	b1e0      	cbz	r0, 800ccce <rmw_validate_node_name+0x52>
 800cc94:	1e63      	subs	r3, r4, #1
 800cc96:	eb03 0800 	add.w	r8, r3, r0
 800cc9a:	f1c4 0101 	rsb	r1, r4, #1
 800cc9e:	18cf      	adds	r7, r1, r3
 800cca0:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800cca4:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 800cca8:	f02e 0c20 	bic.w	ip, lr, #32
 800ccac:	2a09      	cmp	r2, #9
 800ccae:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 800ccb2:	d914      	bls.n	800ccde <rmw_validate_node_name+0x62>
 800ccb4:	f1bc 0f19 	cmp.w	ip, #25
 800ccb8:	d911      	bls.n	800ccde <rmw_validate_node_name+0x62>
 800ccba:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 800ccbe:	d00e      	beq.n	800ccde <rmw_validate_node_name+0x62>
 800ccc0:	2302      	movs	r3, #2
 800ccc2:	602b      	str	r3, [r5, #0]
 800ccc4:	b106      	cbz	r6, 800ccc8 <rmw_validate_node_name+0x4c>
 800ccc6:	6037      	str	r7, [r6, #0]
 800ccc8:	2000      	movs	r0, #0
 800ccca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccce:	2301      	movs	r3, #1
 800ccd0:	602b      	str	r3, [r5, #0]
 800ccd2:	2e00      	cmp	r6, #0
 800ccd4:	d0f8      	beq.n	800ccc8 <rmw_validate_node_name+0x4c>
 800ccd6:	2000      	movs	r0, #0
 800ccd8:	6030      	str	r0, [r6, #0]
 800ccda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccde:	4543      	cmp	r3, r8
 800cce0:	d1dd      	bne.n	800cc9e <rmw_validate_node_name+0x22>
 800cce2:	7822      	ldrb	r2, [r4, #0]
 800cce4:	4b0d      	ldr	r3, [pc, #52]	; (800cd1c <rmw_validate_node_name+0xa0>)
 800cce6:	5cd3      	ldrb	r3, [r2, r3]
 800cce8:	f013 0304 	ands.w	r3, r3, #4
 800ccec:	d110      	bne.n	800cd10 <rmw_validate_node_name+0x94>
 800ccee:	28ff      	cmp	r0, #255	; 0xff
 800ccf0:	d806      	bhi.n	800cd00 <rmw_validate_node_name+0x84>
 800ccf2:	602b      	str	r3, [r5, #0]
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	e7e8      	b.n	800ccca <rmw_validate_node_name+0x4e>
 800ccf8:	200b      	movs	r0, #11
 800ccfa:	4770      	bx	lr
 800ccfc:	200b      	movs	r0, #11
 800ccfe:	e7e4      	b.n	800ccca <rmw_validate_node_name+0x4e>
 800cd00:	2204      	movs	r2, #4
 800cd02:	602a      	str	r2, [r5, #0]
 800cd04:	2e00      	cmp	r6, #0
 800cd06:	d0df      	beq.n	800ccc8 <rmw_validate_node_name+0x4c>
 800cd08:	22fe      	movs	r2, #254	; 0xfe
 800cd0a:	6032      	str	r2, [r6, #0]
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	e7dc      	b.n	800ccca <rmw_validate_node_name+0x4e>
 800cd10:	2303      	movs	r3, #3
 800cd12:	602b      	str	r3, [r5, #0]
 800cd14:	2e00      	cmp	r6, #0
 800cd16:	d1de      	bne.n	800ccd6 <rmw_validate_node_name+0x5a>
 800cd18:	e7d6      	b.n	800ccc8 <rmw_validate_node_name+0x4c>
 800cd1a:	bf00      	nop
 800cd1c:	08011c64 	.word	0x08011c64

0800cd20 <rmw_node_name_validation_result_string>:
 800cd20:	2804      	cmp	r0, #4
 800cd22:	bf9a      	itte	ls
 800cd24:	4b02      	ldrls	r3, [pc, #8]	; (800cd30 <rmw_node_name_validation_result_string+0x10>)
 800cd26:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800cd2a:	4802      	ldrhi	r0, [pc, #8]	; (800cd34 <rmw_node_name_validation_result_string+0x14>)
 800cd2c:	4770      	bx	lr
 800cd2e:	bf00      	nop
 800cd30:	08011970 	.word	0x08011970
 800cd34:	08011884 	.word	0x08011884

0800cd38 <get_memory>:
 800cd38:	4603      	mov	r3, r0
 800cd3a:	6840      	ldr	r0, [r0, #4]
 800cd3c:	b158      	cbz	r0, 800cd56 <get_memory+0x1e>
 800cd3e:	6842      	ldr	r2, [r0, #4]
 800cd40:	605a      	str	r2, [r3, #4]
 800cd42:	b10a      	cbz	r2, 800cd48 <get_memory+0x10>
 800cd44:	2100      	movs	r1, #0
 800cd46:	6011      	str	r1, [r2, #0]
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	6042      	str	r2, [r0, #4]
 800cd4c:	b102      	cbz	r2, 800cd50 <get_memory+0x18>
 800cd4e:	6010      	str	r0, [r2, #0]
 800cd50:	2200      	movs	r2, #0
 800cd52:	6002      	str	r2, [r0, #0]
 800cd54:	6018      	str	r0, [r3, #0]
 800cd56:	4770      	bx	lr

0800cd58 <put_memory>:
 800cd58:	680b      	ldr	r3, [r1, #0]
 800cd5a:	b10b      	cbz	r3, 800cd60 <put_memory+0x8>
 800cd5c:	684a      	ldr	r2, [r1, #4]
 800cd5e:	605a      	str	r2, [r3, #4]
 800cd60:	684a      	ldr	r2, [r1, #4]
 800cd62:	b102      	cbz	r2, 800cd66 <put_memory+0xe>
 800cd64:	6013      	str	r3, [r2, #0]
 800cd66:	6803      	ldr	r3, [r0, #0]
 800cd68:	428b      	cmp	r3, r1
 800cd6a:	6843      	ldr	r3, [r0, #4]
 800cd6c:	bf08      	it	eq
 800cd6e:	6002      	streq	r2, [r0, #0]
 800cd70:	604b      	str	r3, [r1, #4]
 800cd72:	b103      	cbz	r3, 800cd76 <put_memory+0x1e>
 800cd74:	6019      	str	r1, [r3, #0]
 800cd76:	2300      	movs	r3, #0
 800cd78:	600b      	str	r3, [r1, #0]
 800cd7a:	6041      	str	r1, [r0, #4]
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop

0800cd80 <rmw_get_implementation_identifier>:
 800cd80:	4b01      	ldr	r3, [pc, #4]	; (800cd88 <rmw_get_implementation_identifier+0x8>)
 800cd82:	6818      	ldr	r0, [r3, #0]
 800cd84:	4770      	bx	lr
 800cd86:	bf00      	nop
 800cd88:	0801199c 	.word	0x0801199c

0800cd8c <rmw_init_options_init>:
 800cd8c:	b084      	sub	sp, #16
 800cd8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd90:	b083      	sub	sp, #12
 800cd92:	ad09      	add	r5, sp, #36	; 0x24
 800cd94:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800cd98:	b130      	cbz	r0, 800cda8 <rmw_init_options_init+0x1c>
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	4628      	mov	r0, r5
 800cd9e:	f7fa fa4f 	bl	8007240 <rcutils_allocator_is_valid>
 800cda2:	b108      	cbz	r0, 800cda8 <rmw_init_options_init+0x1c>
 800cda4:	68a6      	ldr	r6, [r4, #8]
 800cda6:	b12e      	cbz	r6, 800cdb4 <rmw_init_options_init+0x28>
 800cda8:	200b      	movs	r0, #11
 800cdaa:	b003      	add	sp, #12
 800cdac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cdb0:	b004      	add	sp, #16
 800cdb2:	4770      	bx	lr
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	e9c4 2300 	strd	r2, r3, [r4]
 800cdbc:	4b22      	ldr	r3, [pc, #136]	; (800ce48 <rmw_init_options_init+0xbc>)
 800cdbe:	f8df e098 	ldr.w	lr, [pc, #152]	; 800ce58 <rmw_init_options_init+0xcc>
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	60a3      	str	r3, [r4, #8]
 800cdc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cdc8:	f104 0c20 	add.w	ip, r4, #32
 800cdcc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cdd0:	466f      	mov	r7, sp
 800cdd2:	682b      	ldr	r3, [r5, #0]
 800cdd4:	f8cc 3000 	str.w	r3, [ip]
 800cdd8:	4638      	mov	r0, r7
 800cdda:	f8c4 e01c 	str.w	lr, [r4, #28]
 800cdde:	60e6      	str	r6, [r4, #12]
 800cde0:	f7ff fe66 	bl	800cab0 <rmw_get_default_security_options>
 800cde4:	e897 0003 	ldmia.w	r7, {r0, r1}
 800cde8:	f104 0310 	add.w	r3, r4, #16
 800cdec:	e883 0003 	stmia.w	r3, {r0, r1}
 800cdf0:	2203      	movs	r2, #3
 800cdf2:	4816      	ldr	r0, [pc, #88]	; (800ce4c <rmw_init_options_init+0xc0>)
 800cdf4:	4916      	ldr	r1, [pc, #88]	; (800ce50 <rmw_init_options_init+0xc4>)
 800cdf6:	7626      	strb	r6, [r4, #24]
 800cdf8:	f7fa fd20 	bl	800783c <rmw_uxrce_init_init_options_impl_memory>
 800cdfc:	4813      	ldr	r0, [pc, #76]	; (800ce4c <rmw_init_options_init+0xc0>)
 800cdfe:	f7ff ff9b 	bl	800cd38 <get_memory>
 800ce02:	b1f0      	cbz	r0, 800ce42 <rmw_init_options_init+0xb6>
 800ce04:	4a13      	ldr	r2, [pc, #76]	; (800ce54 <rmw_init_options_init+0xc8>)
 800ce06:	6883      	ldr	r3, [r0, #8]
 800ce08:	6851      	ldr	r1, [r2, #4]
 800ce0a:	7810      	ldrb	r0, [r2, #0]
 800ce0c:	6363      	str	r3, [r4, #52]	; 0x34
 800ce0e:	7418      	strb	r0, [r3, #16]
 800ce10:	6159      	str	r1, [r3, #20]
 800ce12:	68d1      	ldr	r1, [r2, #12]
 800ce14:	61d9      	str	r1, [r3, #28]
 800ce16:	6911      	ldr	r1, [r2, #16]
 800ce18:	6219      	str	r1, [r3, #32]
 800ce1a:	6951      	ldr	r1, [r2, #20]
 800ce1c:	6892      	ldr	r2, [r2, #8]
 800ce1e:	619a      	str	r2, [r3, #24]
 800ce20:	6259      	str	r1, [r3, #36]	; 0x24
 800ce22:	f7fd faf3 	bl	800a40c <uxr_nanos>
 800ce26:	f002 ff6f 	bl	800fd08 <srand>
 800ce2a:	f002 ff9b 	bl	800fd64 <rand>
 800ce2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce30:	6298      	str	r0, [r3, #40]	; 0x28
 800ce32:	2800      	cmp	r0, #0
 800ce34:	d0f9      	beq.n	800ce2a <rmw_init_options_init+0x9e>
 800ce36:	2000      	movs	r0, #0
 800ce38:	b003      	add	sp, #12
 800ce3a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ce3e:	b004      	add	sp, #16
 800ce40:	4770      	bx	lr
 800ce42:	2001      	movs	r0, #1
 800ce44:	e7b1      	b.n	800cdaa <rmw_init_options_init+0x1e>
 800ce46:	bf00      	nop
 800ce48:	0801199c 	.word	0x0801199c
 800ce4c:	2000d91c 	.word	0x2000d91c
 800ce50:	200091b8 	.word	0x200091b8
 800ce54:	20009044 	.word	0x20009044
 800ce58:	0801153c 	.word	0x0801153c

0800ce5c <rmw_init_options_copy>:
 800ce5c:	b570      	push	{r4, r5, r6, lr}
 800ce5e:	b158      	cbz	r0, 800ce78 <rmw_init_options_copy+0x1c>
 800ce60:	460d      	mov	r5, r1
 800ce62:	b149      	cbz	r1, 800ce78 <rmw_init_options_copy+0x1c>
 800ce64:	4604      	mov	r4, r0
 800ce66:	6880      	ldr	r0, [r0, #8]
 800ce68:	b120      	cbz	r0, 800ce74 <rmw_init_options_copy+0x18>
 800ce6a:	4b1e      	ldr	r3, [pc, #120]	; (800cee4 <rmw_init_options_copy+0x88>)
 800ce6c:	6819      	ldr	r1, [r3, #0]
 800ce6e:	f7f3 f9af 	bl	80001d0 <strcmp>
 800ce72:	bb90      	cbnz	r0, 800ceda <rmw_init_options_copy+0x7e>
 800ce74:	68ab      	ldr	r3, [r5, #8]
 800ce76:	b113      	cbz	r3, 800ce7e <rmw_init_options_copy+0x22>
 800ce78:	250b      	movs	r5, #11
 800ce7a:	4628      	mov	r0, r5
 800ce7c:	bd70      	pop	{r4, r5, r6, pc}
 800ce7e:	4623      	mov	r3, r4
 800ce80:	462a      	mov	r2, r5
 800ce82:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ce86:	f8d3 c000 	ldr.w	ip, [r3]
 800ce8a:	6858      	ldr	r0, [r3, #4]
 800ce8c:	6899      	ldr	r1, [r3, #8]
 800ce8e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800ce92:	f8c2 e00c 	str.w	lr, [r2, #12]
 800ce96:	3310      	adds	r3, #16
 800ce98:	42b3      	cmp	r3, r6
 800ce9a:	f8c2 c000 	str.w	ip, [r2]
 800ce9e:	6050      	str	r0, [r2, #4]
 800cea0:	6091      	str	r1, [r2, #8]
 800cea2:	f102 0210 	add.w	r2, r2, #16
 800cea6:	d1ee      	bne.n	800ce86 <rmw_init_options_copy+0x2a>
 800cea8:	6819      	ldr	r1, [r3, #0]
 800ceaa:	685b      	ldr	r3, [r3, #4]
 800ceac:	480e      	ldr	r0, [pc, #56]	; (800cee8 <rmw_init_options_copy+0x8c>)
 800ceae:	6053      	str	r3, [r2, #4]
 800ceb0:	6011      	str	r1, [r2, #0]
 800ceb2:	f7ff ff41 	bl	800cd38 <get_memory>
 800ceb6:	b198      	cbz	r0, 800cee0 <rmw_init_options_copy+0x84>
 800ceb8:	6883      	ldr	r3, [r0, #8]
 800ceba:	636b      	str	r3, [r5, #52]	; 0x34
 800cebc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cebe:	f102 0c10 	add.w	ip, r2, #16
 800cec2:	f103 0410 	add.w	r4, r3, #16
 800cec6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ceca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cecc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800ced0:	2500      	movs	r5, #0
 800ced2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ced6:	4628      	mov	r0, r5
 800ced8:	bd70      	pop	{r4, r5, r6, pc}
 800ceda:	250c      	movs	r5, #12
 800cedc:	4628      	mov	r0, r5
 800cede:	bd70      	pop	{r4, r5, r6, pc}
 800cee0:	2501      	movs	r5, #1
 800cee2:	e7ca      	b.n	800ce7a <rmw_init_options_copy+0x1e>
 800cee4:	0801199c 	.word	0x0801199c
 800cee8:	2000d91c 	.word	0x2000d91c

0800ceec <rmw_init_options_fini>:
 800ceec:	2800      	cmp	r0, #0
 800ceee:	d03d      	beq.n	800cf6c <rmw_init_options_fini+0x80>
 800cef0:	b510      	push	{r4, lr}
 800cef2:	4604      	mov	r4, r0
 800cef4:	b08e      	sub	sp, #56	; 0x38
 800cef6:	3020      	adds	r0, #32
 800cef8:	f7fa f9a2 	bl	8007240 <rcutils_allocator_is_valid>
 800cefc:	b360      	cbz	r0, 800cf58 <rmw_init_options_fini+0x6c>
 800cefe:	68a0      	ldr	r0, [r4, #8]
 800cf00:	b120      	cbz	r0, 800cf0c <rmw_init_options_fini+0x20>
 800cf02:	4b1c      	ldr	r3, [pc, #112]	; (800cf74 <rmw_init_options_fini+0x88>)
 800cf04:	6819      	ldr	r1, [r3, #0]
 800cf06:	f7f3 f963 	bl	80001d0 <strcmp>
 800cf0a:	bb68      	cbnz	r0, 800cf68 <rmw_init_options_fini+0x7c>
 800cf0c:	4b1a      	ldr	r3, [pc, #104]	; (800cf78 <rmw_init_options_fini+0x8c>)
 800cf0e:	6819      	ldr	r1, [r3, #0]
 800cf10:	b331      	cbz	r1, 800cf60 <rmw_init_options_fini+0x74>
 800cf12:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cf14:	e001      	b.n	800cf1a <rmw_init_options_fini+0x2e>
 800cf16:	6849      	ldr	r1, [r1, #4]
 800cf18:	b311      	cbz	r1, 800cf60 <rmw_init_options_fini+0x74>
 800cf1a:	688b      	ldr	r3, [r1, #8]
 800cf1c:	429a      	cmp	r2, r3
 800cf1e:	d1fa      	bne.n	800cf16 <rmw_init_options_fini+0x2a>
 800cf20:	4815      	ldr	r0, [pc, #84]	; (800cf78 <rmw_init_options_fini+0x8c>)
 800cf22:	f7ff ff19 	bl	800cd58 <put_memory>
 800cf26:	4668      	mov	r0, sp
 800cf28:	f7ff fdb2 	bl	800ca90 <rmw_get_zero_initialized_init_options>
 800cf2c:	46ee      	mov	lr, sp
 800cf2e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf32:	46a4      	mov	ip, r4
 800cf34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf40:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf48:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800cf4c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800cf50:	2300      	movs	r3, #0
 800cf52:	4618      	mov	r0, r3
 800cf54:	b00e      	add	sp, #56	; 0x38
 800cf56:	bd10      	pop	{r4, pc}
 800cf58:	230b      	movs	r3, #11
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	b00e      	add	sp, #56	; 0x38
 800cf5e:	bd10      	pop	{r4, pc}
 800cf60:	2301      	movs	r3, #1
 800cf62:	4618      	mov	r0, r3
 800cf64:	b00e      	add	sp, #56	; 0x38
 800cf66:	bd10      	pop	{r4, pc}
 800cf68:	230c      	movs	r3, #12
 800cf6a:	e7f2      	b.n	800cf52 <rmw_init_options_fini+0x66>
 800cf6c:	230b      	movs	r3, #11
 800cf6e:	4618      	mov	r0, r3
 800cf70:	4770      	bx	lr
 800cf72:	bf00      	nop
 800cf74:	0801199c 	.word	0x0801199c
 800cf78:	2000d91c 	.word	0x2000d91c

0800cf7c <rmw_init>:
 800cf7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf80:	b083      	sub	sp, #12
 800cf82:	2800      	cmp	r0, #0
 800cf84:	f000 80d3 	beq.w	800d12e <rmw_init+0x1b2>
 800cf88:	460e      	mov	r6, r1
 800cf8a:	2900      	cmp	r1, #0
 800cf8c:	f000 80cf 	beq.w	800d12e <rmw_init+0x1b2>
 800cf90:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cf92:	4605      	mov	r5, r0
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	f000 80ca 	beq.w	800d12e <rmw_init+0x1b2>
 800cf9a:	4b78      	ldr	r3, [pc, #480]	; (800d17c <rmw_init+0x200>)
 800cf9c:	6880      	ldr	r0, [r0, #8]
 800cf9e:	681f      	ldr	r7, [r3, #0]
 800cfa0:	b128      	cbz	r0, 800cfae <rmw_init+0x32>
 800cfa2:	4639      	mov	r1, r7
 800cfa4:	f7f3 f914 	bl	80001d0 <strcmp>
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	f040 80ca 	bne.w	800d142 <rmw_init+0x1c6>
 800cfae:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cfb2:	4c73      	ldr	r4, [pc, #460]	; (800d180 <rmw_init+0x204>)
 800cfb4:	4973      	ldr	r1, [pc, #460]	; (800d184 <rmw_init+0x208>)
 800cfb6:	4874      	ldr	r0, [pc, #464]	; (800d188 <rmw_init+0x20c>)
 800cfb8:	60b7      	str	r7, [r6, #8]
 800cfba:	e9c6 2300 	strd	r2, r3, [r6]
 800cfbe:	68eb      	ldr	r3, [r5, #12]
 800cfc0:	64b3      	str	r3, [r6, #72]	; 0x48
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	f7fa fbda 	bl	800777c <rmw_uxrce_init_session_memory>
 800cfc8:	4620      	mov	r0, r4
 800cfca:	4970      	ldr	r1, [pc, #448]	; (800d18c <rmw_init+0x210>)
 800cfcc:	2204      	movs	r2, #4
 800cfce:	f7fa fc15 	bl	80077fc <rmw_uxrce_init_static_input_buffer_memory>
 800cfd2:	f04f 0800 	mov.w	r8, #0
 800cfd6:	486c      	ldr	r0, [pc, #432]	; (800d188 <rmw_init+0x20c>)
 800cfd8:	f884 800d 	strb.w	r8, [r4, #13]
 800cfdc:	f7ff feac 	bl	800cd38 <get_memory>
 800cfe0:	2800      	cmp	r0, #0
 800cfe2:	f000 80a9 	beq.w	800d138 <rmw_init+0x1bc>
 800cfe6:	6884      	ldr	r4, [r0, #8]
 800cfe8:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800cfea:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800cfec:	f890 c010 	ldrb.w	ip, [r0, #16]
 800cff0:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800cff4:	9101      	str	r1, [sp, #4]
 800cff6:	6a00      	ldr	r0, [r0, #32]
 800cff8:	9000      	str	r0, [sp, #0]
 800cffa:	f104 0910 	add.w	r9, r4, #16
 800cffe:	4661      	mov	r1, ip
 800d000:	4648      	mov	r0, r9
 800d002:	f000 fdbf 	bl	800db84 <uxr_set_custom_transport_callbacks>
 800d006:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 800d00a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d00e:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 800d012:	f504 725e 	add.w	r2, r4, #888	; 0x378
 800d016:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 800d01a:	495d      	ldr	r1, [pc, #372]	; (800d190 <rmw_init+0x214>)
 800d01c:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 800d020:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 800d024:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 800d028:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 800d02c:	4859      	ldr	r0, [pc, #356]	; (800d194 <rmw_init+0x218>)
 800d02e:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 800d032:	2201      	movs	r2, #1
 800d034:	64f4      	str	r4, [r6, #76]	; 0x4c
 800d036:	f7fa fb81 	bl	800773c <rmw_uxrce_init_node_memory>
 800d03a:	4957      	ldr	r1, [pc, #348]	; (800d198 <rmw_init+0x21c>)
 800d03c:	4857      	ldr	r0, [pc, #348]	; (800d19c <rmw_init+0x220>)
 800d03e:	2205      	movs	r2, #5
 800d040:	f7fa fb5c 	bl	80076fc <rmw_uxrce_init_subscription_memory>
 800d044:	4956      	ldr	r1, [pc, #344]	; (800d1a0 <rmw_init+0x224>)
 800d046:	4857      	ldr	r0, [pc, #348]	; (800d1a4 <rmw_init+0x228>)
 800d048:	220a      	movs	r2, #10
 800d04a:	f7fa fb37 	bl	80076bc <rmw_uxrce_init_publisher_memory>
 800d04e:	4956      	ldr	r1, [pc, #344]	; (800d1a8 <rmw_init+0x22c>)
 800d050:	4856      	ldr	r0, [pc, #344]	; (800d1ac <rmw_init+0x230>)
 800d052:	2201      	movs	r2, #1
 800d054:	f7fa faf2 	bl	800763c <rmw_uxrce_init_service_memory>
 800d058:	4955      	ldr	r1, [pc, #340]	; (800d1b0 <rmw_init+0x234>)
 800d05a:	4856      	ldr	r0, [pc, #344]	; (800d1b4 <rmw_init+0x238>)
 800d05c:	2201      	movs	r2, #1
 800d05e:	f7fa fb0d 	bl	800767c <rmw_uxrce_init_client_memory>
 800d062:	4955      	ldr	r1, [pc, #340]	; (800d1b8 <rmw_init+0x23c>)
 800d064:	4855      	ldr	r0, [pc, #340]	; (800d1bc <rmw_init+0x240>)
 800d066:	220f      	movs	r2, #15
 800d068:	f7fa fba8 	bl	80077bc <rmw_uxrce_init_topic_memory>
 800d06c:	4954      	ldr	r1, [pc, #336]	; (800d1c0 <rmw_init+0x244>)
 800d06e:	4855      	ldr	r0, [pc, #340]	; (800d1c4 <rmw_init+0x248>)
 800d070:	2203      	movs	r2, #3
 800d072:	f7fa fbe3 	bl	800783c <rmw_uxrce_init_init_options_impl_memory>
 800d076:	4954      	ldr	r1, [pc, #336]	; (800d1c8 <rmw_init+0x24c>)
 800d078:	4854      	ldr	r0, [pc, #336]	; (800d1cc <rmw_init+0x250>)
 800d07a:	2204      	movs	r2, #4
 800d07c:	f7fa fbfe 	bl	800787c <rmw_uxrce_init_wait_set_memory>
 800d080:	4953      	ldr	r1, [pc, #332]	; (800d1d0 <rmw_init+0x254>)
 800d082:	4854      	ldr	r0, [pc, #336]	; (800d1d4 <rmw_init+0x258>)
 800d084:	2204      	movs	r2, #4
 800d086:	f7fa fc19 	bl	80078bc <rmw_uxrce_init_guard_condition_memory>
 800d08a:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800d08c:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 800d08e:	4642      	mov	r2, r8
 800d090:	f000 fb06 	bl	800d6a0 <rmw_uxrce_transport_init>
 800d094:	4607      	mov	r7, r0
 800d096:	2800      	cmp	r0, #0
 800d098:	d158      	bne.n	800d14c <rmw_init+0x1d0>
 800d09a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800d09c:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 800d0a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d0a2:	f504 7122 	add.w	r1, r4, #648	; 0x288
 800d0a6:	4628      	mov	r0, r5
 800d0a8:	f7fc f84e 	bl	8009148 <uxr_init_session>
 800d0ac:	494a      	ldr	r1, [pc, #296]	; (800d1d8 <rmw_init+0x25c>)
 800d0ae:	4622      	mov	r2, r4
 800d0b0:	4628      	mov	r0, r5
 800d0b2:	f7fc f86d 	bl	8009190 <uxr_set_topic_callback>
 800d0b6:	4949      	ldr	r1, [pc, #292]	; (800d1dc <rmw_init+0x260>)
 800d0b8:	463a      	mov	r2, r7
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	f7fc f864 	bl	8009188 <uxr_set_status_callback>
 800d0c0:	4947      	ldr	r1, [pc, #284]	; (800d1e0 <rmw_init+0x264>)
 800d0c2:	463a      	mov	r2, r7
 800d0c4:	4628      	mov	r0, r5
 800d0c6:	f7fc f867 	bl	8009198 <uxr_set_request_callback>
 800d0ca:	4946      	ldr	r1, [pc, #280]	; (800d1e4 <rmw_init+0x268>)
 800d0cc:	463a      	mov	r2, r7
 800d0ce:	4628      	mov	r0, r5
 800d0d0:	f7fc f866 	bl	80091a0 <uxr_set_reply_callback>
 800d0d4:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 800d0d8:	2304      	movs	r3, #4
 800d0da:	0092      	lsls	r2, r2, #2
 800d0dc:	f504 7165 	add.w	r1, r4, #916	; 0x394
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	f7fc f89b 	bl	800921c <uxr_create_input_reliable_stream>
 800d0e6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 800d0ea:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 800d0ee:	0092      	lsls	r2, r2, #2
 800d0f0:	2304      	movs	r3, #4
 800d0f2:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 800d0f6:	4628      	mov	r0, r5
 800d0f8:	f7fc f868 	bl	80091cc <uxr_create_output_reliable_stream>
 800d0fc:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 800d100:	4628      	mov	r0, r5
 800d102:	f7fc f885 	bl	8009210 <uxr_create_input_best_effort_stream>
 800d106:	f504 519c 	add.w	r1, r4, #4992	; 0x1380
 800d10a:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 800d10e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 800d112:	3114      	adds	r1, #20
 800d114:	4628      	mov	r0, r5
 800d116:	f7fc f847 	bl	80091a8 <uxr_create_output_best_effort_stream>
 800d11a:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 800d11e:	4628      	mov	r0, r5
 800d120:	f7fc fd98 	bl	8009c54 <uxr_create_session>
 800d124:	b1f8      	cbz	r0, 800d166 <rmw_init+0x1ea>
 800d126:	4638      	mov	r0, r7
 800d128:	b003      	add	sp, #12
 800d12a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d12e:	270b      	movs	r7, #11
 800d130:	4638      	mov	r0, r7
 800d132:	b003      	add	sp, #12
 800d134:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d138:	2701      	movs	r7, #1
 800d13a:	4638      	mov	r0, r7
 800d13c:	b003      	add	sp, #12
 800d13e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d142:	270c      	movs	r7, #12
 800d144:	4638      	mov	r0, r7
 800d146:	b003      	add	sp, #12
 800d148:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d14c:	4648      	mov	r0, r9
 800d14e:	f000 fd5b 	bl	800dc08 <uxr_close_custom_transport>
 800d152:	480d      	ldr	r0, [pc, #52]	; (800d188 <rmw_init+0x20c>)
 800d154:	4621      	mov	r1, r4
 800d156:	f7ff fdff 	bl	800cd58 <put_memory>
 800d15a:	4638      	mov	r0, r7
 800d15c:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 800d160:	b003      	add	sp, #12
 800d162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d166:	4648      	mov	r0, r9
 800d168:	f000 fd4e 	bl	800dc08 <uxr_close_custom_transport>
 800d16c:	4806      	ldr	r0, [pc, #24]	; (800d188 <rmw_init+0x20c>)
 800d16e:	4621      	mov	r1, r4
 800d170:	f7ff fdf2 	bl	800cd58 <put_memory>
 800d174:	64f7      	str	r7, [r6, #76]	; 0x4c
 800d176:	2701      	movs	r7, #1
 800d178:	e7d5      	b.n	800d126 <rmw_init+0x1aa>
 800d17a:	bf00      	nop
 800d17c:	0801199c 	.word	0x0801199c
 800d180:	2000d96c 	.word	0x2000d96c
 800d184:	20009c18 	.word	0x20009c18
 800d188:	2000d95c 	.word	0x2000d95c
 800d18c:	2000b1c0 	.word	0x2000b1c0
 800d190:	2000923c 	.word	0x2000923c
 800d194:	2000d92c 	.word	0x2000d92c
 800d198:	2000d2c0 	.word	0x2000d2c0
 800d19c:	2000d97c 	.word	0x2000d97c
 800d1a0:	200092e0 	.word	0x200092e0
 800d1a4:	2000d93c 	.word	0x2000d93c
 800d1a8:	20009b50 	.word	0x20009b50
 800d1ac:	2000d94c 	.word	0x2000d94c
 800d1b0:	20009070 	.word	0x20009070
 800d1b4:	20009060 	.word	0x20009060
 800d1b8:	2000d6f8 	.word	0x2000d6f8
 800d1bc:	2000d98c 	.word	0x2000d98c
 800d1c0:	200091b8 	.word	0x200091b8
 800d1c4:	2000d91c 	.word	0x2000d91c
 800d1c8:	2000d89c 	.word	0x2000d89c
 800d1cc:	2000d99c 	.word	0x2000d99c
 800d1d0:	20009138 	.word	0x20009138
 800d1d4:	2000d90c 	.word	0x2000d90c
 800d1d8:	0800f825 	.word	0x0800f825
 800d1dc:	0800f81d 	.word	0x0800f81d
 800d1e0:	0800f8bd 	.word	0x0800f8bd
 800d1e4:	0800f959 	.word	0x0800f959

0800d1e8 <rmw_context_fini>:
 800d1e8:	4b17      	ldr	r3, [pc, #92]	; (800d248 <rmw_context_fini+0x60>)
 800d1ea:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800d1ec:	b570      	push	{r4, r5, r6, lr}
 800d1ee:	681c      	ldr	r4, [r3, #0]
 800d1f0:	4605      	mov	r5, r0
 800d1f2:	b334      	cbz	r4, 800d242 <rmw_context_fini+0x5a>
 800d1f4:	2600      	movs	r6, #0
 800d1f6:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800d1fa:	6902      	ldr	r2, [r0, #16]
 800d1fc:	428a      	cmp	r2, r1
 800d1fe:	d018      	beq.n	800d232 <rmw_context_fini+0x4a>
 800d200:	2c00      	cmp	r4, #0
 800d202:	d1f8      	bne.n	800d1f6 <rmw_context_fini+0xe>
 800d204:	b189      	cbz	r1, 800d22a <rmw_context_fini+0x42>
 800d206:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 800d20a:	789b      	ldrb	r3, [r3, #2]
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 800d212:	bf14      	ite	ne
 800d214:	210a      	movne	r1, #10
 800d216:	2100      	moveq	r1, #0
 800d218:	f7fc fcf4 	bl	8009c04 <uxr_delete_session_retries>
 800d21c:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 800d21e:	f7fa fb6d 	bl	80078fc <rmw_uxrce_fini_session_memory>
 800d222:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 800d224:	3010      	adds	r0, #16
 800d226:	f000 fcef 	bl	800dc08 <uxr_close_custom_transport>
 800d22a:	2300      	movs	r3, #0
 800d22c:	64eb      	str	r3, [r5, #76]	; 0x4c
 800d22e:	4630      	mov	r0, r6
 800d230:	bd70      	pop	{r4, r5, r6, pc}
 800d232:	3018      	adds	r0, #24
 800d234:	f000 f90e 	bl	800d454 <rmw_destroy_node>
 800d238:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800d23a:	4606      	mov	r6, r0
 800d23c:	2c00      	cmp	r4, #0
 800d23e:	d1da      	bne.n	800d1f6 <rmw_context_fini+0xe>
 800d240:	e7e0      	b.n	800d204 <rmw_context_fini+0x1c>
 800d242:	4626      	mov	r6, r4
 800d244:	e7de      	b.n	800d204 <rmw_context_fini+0x1c>
 800d246:	bf00      	nop
 800d248:	2000d92c 	.word	0x2000d92c

0800d24c <create_topic>:
 800d24c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d250:	4605      	mov	r5, r0
 800d252:	b084      	sub	sp, #16
 800d254:	4822      	ldr	r0, [pc, #136]	; (800d2e0 <create_topic+0x94>)
 800d256:	460f      	mov	r7, r1
 800d258:	4616      	mov	r6, r2
 800d25a:	f7ff fd6d 	bl	800cd38 <get_memory>
 800d25e:	4604      	mov	r4, r0
 800d260:	2800      	cmp	r0, #0
 800d262:	d039      	beq.n	800d2d8 <create_topic+0x8c>
 800d264:	692b      	ldr	r3, [r5, #16]
 800d266:	6884      	ldr	r4, [r0, #8]
 800d268:	f8df 807c 	ldr.w	r8, [pc, #124]	; 800d2e8 <create_topic+0x9c>
 800d26c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d270:	e9c4 6505 	strd	r6, r5, [r4, #20]
 800d274:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 800d278:	1c42      	adds	r2, r0, #1
 800d27a:	2102      	movs	r1, #2
 800d27c:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 800d280:	f7fb fea4 	bl	8008fcc <uxr_object_id>
 800d284:	223c      	movs	r2, #60	; 0x3c
 800d286:	6120      	str	r0, [r4, #16]
 800d288:	4641      	mov	r1, r8
 800d28a:	4638      	mov	r0, r7
 800d28c:	f7fa fc6e 	bl	8007b6c <generate_topic_name>
 800d290:	b1f0      	cbz	r0, 800d2d0 <create_topic+0x84>
 800d292:	4f14      	ldr	r7, [pc, #80]	; (800d2e4 <create_topic+0x98>)
 800d294:	4630      	mov	r0, r6
 800d296:	2264      	movs	r2, #100	; 0x64
 800d298:	4639      	mov	r1, r7
 800d29a:	f7fa fc37 	bl	8007b0c <generate_type_name>
 800d29e:	b1b8      	cbz	r0, 800d2d0 <create_topic+0x84>
 800d2a0:	6928      	ldr	r0, [r5, #16]
 800d2a2:	2306      	movs	r3, #6
 800d2a4:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 800d2a8:	f8cd 8000 	str.w	r8, [sp]
 800d2ac:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800d2b0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d2b4:	6811      	ldr	r1, [r2, #0]
 800d2b6:	696b      	ldr	r3, [r5, #20]
 800d2b8:	6922      	ldr	r2, [r4, #16]
 800d2ba:	f7fb fdab 	bl	8008e14 <uxr_buffer_create_topic_bin>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	6928      	ldr	r0, [r5, #16]
 800d2c2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800d2c6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800d2ca:	f7fa fbe9 	bl	8007aa0 <run_xrce_session>
 800d2ce:	b918      	cbnz	r0, 800d2d8 <create_topic+0x8c>
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	f7fa fb89 	bl	80079e8 <rmw_uxrce_fini_topic_memory>
 800d2d6:	2400      	movs	r4, #0
 800d2d8:	4620      	mov	r0, r4
 800d2da:	b004      	add	sp, #16
 800d2dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2e0:	2000d98c 	.word	0x2000d98c
 800d2e4:	2000da08 	.word	0x2000da08
 800d2e8:	2000d9cc 	.word	0x2000d9cc

0800d2ec <destroy_topic>:
 800d2ec:	b538      	push	{r3, r4, r5, lr}
 800d2ee:	6985      	ldr	r5, [r0, #24]
 800d2f0:	b1d5      	cbz	r5, 800d328 <destroy_topic+0x3c>
 800d2f2:	4604      	mov	r4, r0
 800d2f4:	6928      	ldr	r0, [r5, #16]
 800d2f6:	6922      	ldr	r2, [r4, #16]
 800d2f8:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d2fc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d300:	6819      	ldr	r1, [r3, #0]
 800d302:	f7fb fd09 	bl	8008d18 <uxr_buffer_delete_entity>
 800d306:	4602      	mov	r2, r0
 800d308:	6928      	ldr	r0, [r5, #16]
 800d30a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800d30e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800d312:	f7fa fbc5 	bl	8007aa0 <run_xrce_session>
 800d316:	2800      	cmp	r0, #0
 800d318:	4620      	mov	r0, r4
 800d31a:	bf14      	ite	ne
 800d31c:	2400      	movne	r4, #0
 800d31e:	2402      	moveq	r4, #2
 800d320:	f7fa fb62 	bl	80079e8 <rmw_uxrce_fini_topic_memory>
 800d324:	4620      	mov	r0, r4
 800d326:	bd38      	pop	{r3, r4, r5, pc}
 800d328:	2401      	movs	r4, #1
 800d32a:	4620      	mov	r0, r4
 800d32c:	bd38      	pop	{r3, r4, r5, pc}
 800d32e:	bf00      	nop

0800d330 <create_node>:
 800d330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d334:	b083      	sub	sp, #12
 800d336:	2b00      	cmp	r3, #0
 800d338:	d05f      	beq.n	800d3fa <create_node+0xca>
 800d33a:	4606      	mov	r6, r0
 800d33c:	4835      	ldr	r0, [pc, #212]	; (800d414 <create_node+0xe4>)
 800d33e:	460f      	mov	r7, r1
 800d340:	4690      	mov	r8, r2
 800d342:	461d      	mov	r5, r3
 800d344:	f7ff fcf8 	bl	800cd38 <get_memory>
 800d348:	2800      	cmp	r0, #0
 800d34a:	d056      	beq.n	800d3fa <create_node+0xca>
 800d34c:	6884      	ldr	r4, [r0, #8]
 800d34e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d350:	6123      	str	r3, [r4, #16]
 800d352:	f7ff fd15 	bl	800cd80 <rmw_get_implementation_identifier>
 800d356:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 800d35a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800d35e:	f8c4 9020 	str.w	r9, [r4, #32]
 800d362:	4630      	mov	r0, r6
 800d364:	f7f2 ff3e 	bl	80001e4 <strlen>
 800d368:	1c42      	adds	r2, r0, #1
 800d36a:	2a3c      	cmp	r2, #60	; 0x3c
 800d36c:	f104 0518 	add.w	r5, r4, #24
 800d370:	d840      	bhi.n	800d3f4 <create_node+0xc4>
 800d372:	4648      	mov	r0, r9
 800d374:	4631      	mov	r1, r6
 800d376:	f104 0968 	add.w	r9, r4, #104	; 0x68
 800d37a:	f003 f81f 	bl	80103bc <memcpy>
 800d37e:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 800d382:	4638      	mov	r0, r7
 800d384:	f7f2 ff2e 	bl	80001e4 <strlen>
 800d388:	1c42      	adds	r2, r0, #1
 800d38a:	2a3c      	cmp	r2, #60	; 0x3c
 800d38c:	d832      	bhi.n	800d3f4 <create_node+0xc4>
 800d38e:	4639      	mov	r1, r7
 800d390:	4648      	mov	r0, r9
 800d392:	f003 f813 	bl	80103bc <memcpy>
 800d396:	6923      	ldr	r3, [r4, #16]
 800d398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d39c:	2101      	movs	r1, #1
 800d39e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 800d3a2:	1842      	adds	r2, r0, r1
 800d3a4:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 800d3a8:	f7fb fe10 	bl	8008fcc <uxr_object_id>
 800d3ac:	6160      	str	r0, [r4, #20]
 800d3ae:	783b      	ldrb	r3, [r7, #0]
 800d3b0:	2b2f      	cmp	r3, #47	; 0x2f
 800d3b2:	d127      	bne.n	800d404 <create_node+0xd4>
 800d3b4:	787b      	ldrb	r3, [r7, #1]
 800d3b6:	bb2b      	cbnz	r3, 800d404 <create_node+0xd4>
 800d3b8:	4a17      	ldr	r2, [pc, #92]	; (800d418 <create_node+0xe8>)
 800d3ba:	4818      	ldr	r0, [pc, #96]	; (800d41c <create_node+0xec>)
 800d3bc:	4633      	mov	r3, r6
 800d3be:	213c      	movs	r1, #60	; 0x3c
 800d3c0:	f002 fe84 	bl	80100cc <sniprintf>
 800d3c4:	6920      	ldr	r0, [r4, #16]
 800d3c6:	4915      	ldr	r1, [pc, #84]	; (800d41c <create_node+0xec>)
 800d3c8:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 800d3cc:	9100      	str	r1, [sp, #0]
 800d3ce:	2106      	movs	r1, #6
 800d3d0:	9101      	str	r1, [sp, #4]
 800d3d2:	6811      	ldr	r1, [r2, #0]
 800d3d4:	6962      	ldr	r2, [r4, #20]
 800d3d6:	fa1f f388 	uxth.w	r3, r8
 800d3da:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d3de:	f7fb fce7 	bl	8008db0 <uxr_buffer_create_participant_bin>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	6920      	ldr	r0, [r4, #16]
 800d3e6:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800d3ea:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800d3ee:	f7fa fb57 	bl	8007aa0 <run_xrce_session>
 800d3f2:	b918      	cbnz	r0, 800d3fc <create_node+0xcc>
 800d3f4:	4628      	mov	r0, r5
 800d3f6:	f7fa fa87 	bl	8007908 <rmw_uxrce_fini_node_memory>
 800d3fa:	2500      	movs	r5, #0
 800d3fc:	4628      	mov	r0, r5
 800d3fe:	b003      	add	sp, #12
 800d400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d404:	4a06      	ldr	r2, [pc, #24]	; (800d420 <create_node+0xf0>)
 800d406:	9600      	str	r6, [sp, #0]
 800d408:	463b      	mov	r3, r7
 800d40a:	213c      	movs	r1, #60	; 0x3c
 800d40c:	4803      	ldr	r0, [pc, #12]	; (800d41c <create_node+0xec>)
 800d40e:	f002 fe5d 	bl	80100cc <sniprintf>
 800d412:	e7d7      	b.n	800d3c4 <create_node+0x94>
 800d414:	2000d92c 	.word	0x2000d92c
 800d418:	080113b4 	.word	0x080113b4
 800d41c:	2000da6c 	.word	0x2000da6c
 800d420:	08011544 	.word	0x08011544

0800d424 <rmw_create_node>:
 800d424:	b199      	cbz	r1, 800d44e <rmw_create_node+0x2a>
 800d426:	780b      	ldrb	r3, [r1, #0]
 800d428:	468c      	mov	ip, r1
 800d42a:	b183      	cbz	r3, 800d44e <rmw_create_node+0x2a>
 800d42c:	b410      	push	{r4}
 800d42e:	4614      	mov	r4, r2
 800d430:	b14a      	cbz	r2, 800d446 <rmw_create_node+0x22>
 800d432:	7813      	ldrb	r3, [r2, #0]
 800d434:	b13b      	cbz	r3, 800d446 <rmw_create_node+0x22>
 800d436:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800d438:	4603      	mov	r3, r0
 800d43a:	4621      	mov	r1, r4
 800d43c:	4660      	mov	r0, ip
 800d43e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d442:	f7ff bf75 	b.w	800d330 <create_node>
 800d446:	2000      	movs	r0, #0
 800d448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d44c:	4770      	bx	lr
 800d44e:	2000      	movs	r0, #0
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop

0800d454 <rmw_destroy_node>:
 800d454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d456:	b328      	cbz	r0, 800d4a4 <rmw_destroy_node+0x50>
 800d458:	4607      	mov	r7, r0
 800d45a:	6800      	ldr	r0, [r0, #0]
 800d45c:	b120      	cbz	r0, 800d468 <rmw_destroy_node+0x14>
 800d45e:	4b36      	ldr	r3, [pc, #216]	; (800d538 <rmw_destroy_node+0xe4>)
 800d460:	6819      	ldr	r1, [r3, #0]
 800d462:	f7f2 feb5 	bl	80001d0 <strcmp>
 800d466:	b9e8      	cbnz	r0, 800d4a4 <rmw_destroy_node+0x50>
 800d468:	687d      	ldr	r5, [r7, #4]
 800d46a:	b1dd      	cbz	r5, 800d4a4 <rmw_destroy_node+0x50>
 800d46c:	4b33      	ldr	r3, [pc, #204]	; (800d53c <rmw_destroy_node+0xe8>)
 800d46e:	681c      	ldr	r4, [r3, #0]
 800d470:	2c00      	cmp	r4, #0
 800d472:	d05f      	beq.n	800d534 <rmw_destroy_node+0xe0>
 800d474:	2600      	movs	r6, #0
 800d476:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d47a:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 800d47e:	429d      	cmp	r5, r3
 800d480:	d013      	beq.n	800d4aa <rmw_destroy_node+0x56>
 800d482:	2c00      	cmp	r4, #0
 800d484:	d1f7      	bne.n	800d476 <rmw_destroy_node+0x22>
 800d486:	4b2e      	ldr	r3, [pc, #184]	; (800d540 <rmw_destroy_node+0xec>)
 800d488:	681c      	ldr	r4, [r3, #0]
 800d48a:	b1c4      	cbz	r4, 800d4be <rmw_destroy_node+0x6a>
 800d48c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d490:	6a0b      	ldr	r3, [r1, #32]
 800d492:	429d      	cmp	r5, r3
 800d494:	d1f9      	bne.n	800d48a <rmw_destroy_node+0x36>
 800d496:	317c      	adds	r1, #124	; 0x7c
 800d498:	4638      	mov	r0, r7
 800d49a:	f000 f8a1 	bl	800d5e0 <rmw_destroy_subscription>
 800d49e:	2801      	cmp	r0, #1
 800d4a0:	4606      	mov	r6, r0
 800d4a2:	d1f2      	bne.n	800d48a <rmw_destroy_node+0x36>
 800d4a4:	2601      	movs	r6, #1
 800d4a6:	4630      	mov	r0, r6
 800d4a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4aa:	3184      	adds	r1, #132	; 0x84
 800d4ac:	4638      	mov	r0, r7
 800d4ae:	f7fa f873 	bl	8007598 <rmw_destroy_publisher>
 800d4b2:	2801      	cmp	r0, #1
 800d4b4:	4606      	mov	r6, r0
 800d4b6:	d0f5      	beq.n	800d4a4 <rmw_destroy_node+0x50>
 800d4b8:	2c00      	cmp	r4, #0
 800d4ba:	d1dc      	bne.n	800d476 <rmw_destroy_node+0x22>
 800d4bc:	e7e3      	b.n	800d486 <rmw_destroy_node+0x32>
 800d4be:	4b21      	ldr	r3, [pc, #132]	; (800d544 <rmw_destroy_node+0xf0>)
 800d4c0:	681c      	ldr	r4, [r3, #0]
 800d4c2:	b16c      	cbz	r4, 800d4e0 <rmw_destroy_node+0x8c>
 800d4c4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d4c8:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800d4ca:	429d      	cmp	r5, r3
 800d4cc:	d1f9      	bne.n	800d4c2 <rmw_destroy_node+0x6e>
 800d4ce:	317c      	adds	r1, #124	; 0x7c
 800d4d0:	4638      	mov	r0, r7
 800d4d2:	f000 f841 	bl	800d558 <rmw_destroy_service>
 800d4d6:	2801      	cmp	r0, #1
 800d4d8:	4606      	mov	r6, r0
 800d4da:	d0e3      	beq.n	800d4a4 <rmw_destroy_node+0x50>
 800d4dc:	2c00      	cmp	r4, #0
 800d4de:	d1f1      	bne.n	800d4c4 <rmw_destroy_node+0x70>
 800d4e0:	4b19      	ldr	r3, [pc, #100]	; (800d548 <rmw_destroy_node+0xf4>)
 800d4e2:	681c      	ldr	r4, [r3, #0]
 800d4e4:	b16c      	cbz	r4, 800d502 <rmw_destroy_node+0xae>
 800d4e6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800d4ea:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800d4ec:	429d      	cmp	r5, r3
 800d4ee:	d1f9      	bne.n	800d4e4 <rmw_destroy_node+0x90>
 800d4f0:	317c      	adds	r1, #124	; 0x7c
 800d4f2:	4638      	mov	r0, r7
 800d4f4:	f002 fa7a 	bl	800f9ec <rmw_destroy_client>
 800d4f8:	2801      	cmp	r0, #1
 800d4fa:	4606      	mov	r6, r0
 800d4fc:	d0d2      	beq.n	800d4a4 <rmw_destroy_node+0x50>
 800d4fe:	2c00      	cmp	r4, #0
 800d500:	d1f1      	bne.n	800d4e6 <rmw_destroy_node+0x92>
 800d502:	6928      	ldr	r0, [r5, #16]
 800d504:	696a      	ldr	r2, [r5, #20]
 800d506:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d50a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d50e:	6819      	ldr	r1, [r3, #0]
 800d510:	f7fb fc02 	bl	8008d18 <uxr_buffer_delete_entity>
 800d514:	4602      	mov	r2, r0
 800d516:	6928      	ldr	r0, [r5, #16]
 800d518:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800d51c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800d520:	f7fa fabe 	bl	8007aa0 <run_xrce_session>
 800d524:	2800      	cmp	r0, #0
 800d526:	bf08      	it	eq
 800d528:	2602      	moveq	r6, #2
 800d52a:	4638      	mov	r0, r7
 800d52c:	f7fa f9ec 	bl	8007908 <rmw_uxrce_fini_node_memory>
 800d530:	4630      	mov	r0, r6
 800d532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d534:	4626      	mov	r6, r4
 800d536:	e7a6      	b.n	800d486 <rmw_destroy_node+0x32>
 800d538:	0801199c 	.word	0x0801199c
 800d53c:	2000d93c 	.word	0x2000d93c
 800d540:	2000d97c 	.word	0x2000d97c
 800d544:	2000d94c 	.word	0x2000d94c
 800d548:	20009060 	.word	0x20009060

0800d54c <rmw_node_get_graph_guard_condition>:
 800d54c:	6843      	ldr	r3, [r0, #4]
 800d54e:	6918      	ldr	r0, [r3, #16]
 800d550:	f500 705a 	add.w	r0, r0, #872	; 0x368
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop

0800d558 <rmw_destroy_service>:
 800d558:	b570      	push	{r4, r5, r6, lr}
 800d55a:	b128      	cbz	r0, 800d568 <rmw_destroy_service+0x10>
 800d55c:	4604      	mov	r4, r0
 800d55e:	6800      	ldr	r0, [r0, #0]
 800d560:	460d      	mov	r5, r1
 800d562:	f7fa fb1d 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800d566:	b910      	cbnz	r0, 800d56e <rmw_destroy_service+0x16>
 800d568:	2401      	movs	r4, #1
 800d56a:	4620      	mov	r0, r4
 800d56c:	bd70      	pop	{r4, r5, r6, pc}
 800d56e:	6863      	ldr	r3, [r4, #4]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d0f9      	beq.n	800d568 <rmw_destroy_service+0x10>
 800d574:	2d00      	cmp	r5, #0
 800d576:	d0f7      	beq.n	800d568 <rmw_destroy_service+0x10>
 800d578:	6828      	ldr	r0, [r5, #0]
 800d57a:	f7fa fb11 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800d57e:	2800      	cmp	r0, #0
 800d580:	d0f2      	beq.n	800d568 <rmw_destroy_service+0x10>
 800d582:	686e      	ldr	r6, [r5, #4]
 800d584:	2e00      	cmp	r6, #0
 800d586:	d0ef      	beq.n	800d568 <rmw_destroy_service+0x10>
 800d588:	6864      	ldr	r4, [r4, #4]
 800d58a:	6932      	ldr	r2, [r6, #16]
 800d58c:	6920      	ldr	r0, [r4, #16]
 800d58e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d592:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d596:	6819      	ldr	r1, [r3, #0]
 800d598:	f001 f882 	bl	800e6a0 <uxr_buffer_cancel_data>
 800d59c:	4602      	mov	r2, r0
 800d59e:	6920      	ldr	r0, [r4, #16]
 800d5a0:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800d5a4:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800d5a8:	f7fa fa7a 	bl	8007aa0 <run_xrce_session>
 800d5ac:	6920      	ldr	r0, [r4, #16]
 800d5ae:	6932      	ldr	r2, [r6, #16]
 800d5b0:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d5b4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d5b8:	6819      	ldr	r1, [r3, #0]
 800d5ba:	f7fb fbad 	bl	8008d18 <uxr_buffer_delete_entity>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	6920      	ldr	r0, [r4, #16]
 800d5c2:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800d5c6:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800d5ca:	f7fa fa69 	bl	8007aa0 <run_xrce_session>
 800d5ce:	2800      	cmp	r0, #0
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	bf14      	ite	ne
 800d5d4:	2400      	movne	r4, #0
 800d5d6:	2402      	moveq	r4, #2
 800d5d8:	f7fa f9da 	bl	8007990 <rmw_uxrce_fini_service_memory>
 800d5dc:	e7c5      	b.n	800d56a <rmw_destroy_service+0x12>
 800d5de:	bf00      	nop

0800d5e0 <rmw_destroy_subscription>:
 800d5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e2:	b128      	cbz	r0, 800d5f0 <rmw_destroy_subscription+0x10>
 800d5e4:	4604      	mov	r4, r0
 800d5e6:	6800      	ldr	r0, [r0, #0]
 800d5e8:	460d      	mov	r5, r1
 800d5ea:	f7fa fad9 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800d5ee:	b910      	cbnz	r0, 800d5f6 <rmw_destroy_subscription+0x16>
 800d5f0:	2401      	movs	r4, #1
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5f6:	6863      	ldr	r3, [r4, #4]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d0f9      	beq.n	800d5f0 <rmw_destroy_subscription+0x10>
 800d5fc:	2d00      	cmp	r5, #0
 800d5fe:	d0f7      	beq.n	800d5f0 <rmw_destroy_subscription+0x10>
 800d600:	6828      	ldr	r0, [r5, #0]
 800d602:	f7fa facd 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800d606:	2800      	cmp	r0, #0
 800d608:	d0f2      	beq.n	800d5f0 <rmw_destroy_subscription+0x10>
 800d60a:	686c      	ldr	r4, [r5, #4]
 800d60c:	2c00      	cmp	r4, #0
 800d60e:	d0ef      	beq.n	800d5f0 <rmw_destroy_subscription+0x10>
 800d610:	6a26      	ldr	r6, [r4, #32]
 800d612:	6962      	ldr	r2, [r4, #20]
 800d614:	6930      	ldr	r0, [r6, #16]
 800d616:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d61a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d61e:	6819      	ldr	r1, [r3, #0]
 800d620:	f001 f83e 	bl	800e6a0 <uxr_buffer_cancel_data>
 800d624:	4602      	mov	r2, r0
 800d626:	6930      	ldr	r0, [r6, #16]
 800d628:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800d62c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800d630:	f7fa fa36 	bl	8007aa0 <run_xrce_session>
 800d634:	69e0      	ldr	r0, [r4, #28]
 800d636:	f7ff fe59 	bl	800d2ec <destroy_topic>
 800d63a:	6a23      	ldr	r3, [r4, #32]
 800d63c:	6962      	ldr	r2, [r4, #20]
 800d63e:	6918      	ldr	r0, [r3, #16]
 800d640:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800d644:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d648:	6819      	ldr	r1, [r3, #0]
 800d64a:	f7fb fb65 	bl	8008d18 <uxr_buffer_delete_entity>
 800d64e:	6a23      	ldr	r3, [r4, #32]
 800d650:	6922      	ldr	r2, [r4, #16]
 800d652:	691b      	ldr	r3, [r3, #16]
 800d654:	f8d3 1388 	ldr.w	r1, [r3, #904]	; 0x388
 800d658:	4604      	mov	r4, r0
 800d65a:	6809      	ldr	r1, [r1, #0]
 800d65c:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 800d660:	f7fb fb5a 	bl	8008d18 <uxr_buffer_delete_entity>
 800d664:	6937      	ldr	r7, [r6, #16]
 800d666:	4622      	mov	r2, r4
 800d668:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 800d66c:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 800d670:	4604      	mov	r4, r0
 800d672:	4638      	mov	r0, r7
 800d674:	f7fa fa14 	bl	8007aa0 <run_xrce_session>
 800d678:	6936      	ldr	r6, [r6, #16]
 800d67a:	4622      	mov	r2, r4
 800d67c:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 800d680:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 800d684:	4604      	mov	r4, r0
 800d686:	4630      	mov	r0, r6
 800d688:	f7fa fa0a 	bl	8007aa0 <run_xrce_session>
 800d68c:	b12c      	cbz	r4, 800d69a <rmw_destroy_subscription+0xba>
 800d68e:	b120      	cbz	r0, 800d69a <rmw_destroy_subscription+0xba>
 800d690:	2400      	movs	r4, #0
 800d692:	4628      	mov	r0, r5
 800d694:	f7fa f966 	bl	8007964 <rmw_uxrce_fini_subscription_memory>
 800d698:	e7ab      	b.n	800d5f2 <rmw_destroy_subscription+0x12>
 800d69a:	2402      	movs	r4, #2
 800d69c:	e7f9      	b.n	800d692 <rmw_destroy_subscription+0xb2>
 800d69e:	bf00      	nop

0800d6a0 <rmw_uxrce_transport_init>:
 800d6a0:	b508      	push	{r3, lr}
 800d6a2:	b108      	cbz	r0, 800d6a8 <rmw_uxrce_transport_init+0x8>
 800d6a4:	f100 0210 	add.w	r2, r0, #16
 800d6a8:	b139      	cbz	r1, 800d6ba <rmw_uxrce_transport_init+0x1a>
 800d6aa:	6949      	ldr	r1, [r1, #20]
 800d6ac:	4610      	mov	r0, r2
 800d6ae:	f000 fa77 	bl	800dba0 <uxr_init_custom_transport>
 800d6b2:	f080 0001 	eor.w	r0, r0, #1
 800d6b6:	b2c0      	uxtb	r0, r0
 800d6b8:	bd08      	pop	{r3, pc}
 800d6ba:	4b04      	ldr	r3, [pc, #16]	; (800d6cc <rmw_uxrce_transport_init+0x2c>)
 800d6bc:	4610      	mov	r0, r2
 800d6be:	6859      	ldr	r1, [r3, #4]
 800d6c0:	f000 fa6e 	bl	800dba0 <uxr_init_custom_transport>
 800d6c4:	f080 0001 	eor.w	r0, r0, #1
 800d6c8:	b2c0      	uxtb	r0, r0
 800d6ca:	bd08      	pop	{r3, pc}
 800d6cc:	20009044 	.word	0x20009044

0800d6d0 <rmw_uros_epoch_nanos>:
 800d6d0:	4b05      	ldr	r3, [pc, #20]	; (800d6e8 <rmw_uros_epoch_nanos+0x18>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	b123      	cbz	r3, 800d6e0 <rmw_uros_epoch_nanos+0x10>
 800d6d6:	6898      	ldr	r0, [r3, #8]
 800d6d8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800d6dc:	f7fb bdba 	b.w	8009254 <uxr_epoch_nanos>
 800d6e0:	2000      	movs	r0, #0
 800d6e2:	2100      	movs	r1, #0
 800d6e4:	4770      	bx	lr
 800d6e6:	bf00      	nop
 800d6e8:	2000d95c 	.word	0x2000d95c

0800d6ec <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800d6ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f0:	6805      	ldr	r5, [r0, #0]
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	460e      	mov	r6, r1
 800d6f8:	f7f2 fd6a 	bl	80001d0 <strcmp>
 800d6fc:	b1c8      	cbz	r0, 800d732 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800d6fe:	4b11      	ldr	r3, [pc, #68]	; (800d744 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	429d      	cmp	r5, r3
 800d704:	d112      	bne.n	800d72c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800d706:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800d70a:	f8d8 4000 	ldr.w	r4, [r8]
 800d70e:	b16c      	cbz	r4, 800d72c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800d710:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800d714:	2700      	movs	r7, #0
 800d716:	3d04      	subs	r5, #4
 800d718:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800d71c:	4631      	mov	r1, r6
 800d71e:	f7f2 fd57 	bl	80001d0 <strcmp>
 800d722:	00bb      	lsls	r3, r7, #2
 800d724:	b140      	cbz	r0, 800d738 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800d726:	3701      	adds	r7, #1
 800d728:	42bc      	cmp	r4, r7
 800d72a:	d1f5      	bne.n	800d718 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800d72c:	2000      	movs	r0, #0
 800d72e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d732:	4620      	mov	r0, r4
 800d734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d738:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d73c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d740:	58d3      	ldr	r3, [r2, r3]
 800d742:	4718      	bx	r3
 800d744:	200000ac 	.word	0x200000ac

0800d748 <std_msgs__msg__Int32__init>:
 800d748:	3800      	subs	r0, #0
 800d74a:	bf18      	it	ne
 800d74c:	2001      	movne	r0, #1
 800d74e:	4770      	bx	lr

0800d750 <std_msgs__msg__Int32__fini>:
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop

0800d754 <ucdr_serialize_endian_array_char>:
 800d754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d758:	4619      	mov	r1, r3
 800d75a:	461f      	mov	r7, r3
 800d75c:	4605      	mov	r5, r0
 800d75e:	4690      	mov	r8, r2
 800d760:	f7fb fa16 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d764:	b9e0      	cbnz	r0, 800d7a0 <ucdr_serialize_endian_array_char+0x4c>
 800d766:	463e      	mov	r6, r7
 800d768:	e009      	b.n	800d77e <ucdr_serialize_endian_array_char+0x2a>
 800d76a:	68a8      	ldr	r0, [r5, #8]
 800d76c:	f002 fe26 	bl	80103bc <memcpy>
 800d770:	68ab      	ldr	r3, [r5, #8]
 800d772:	6928      	ldr	r0, [r5, #16]
 800d774:	4423      	add	r3, r4
 800d776:	4420      	add	r0, r4
 800d778:	1b36      	subs	r6, r6, r4
 800d77a:	60ab      	str	r3, [r5, #8]
 800d77c:	6128      	str	r0, [r5, #16]
 800d77e:	4631      	mov	r1, r6
 800d780:	2201      	movs	r2, #1
 800d782:	4628      	mov	r0, r5
 800d784:	f7fb fa8c 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d788:	1bb9      	subs	r1, r7, r6
 800d78a:	4441      	add	r1, r8
 800d78c:	4604      	mov	r4, r0
 800d78e:	4602      	mov	r2, r0
 800d790:	2800      	cmp	r0, #0
 800d792:	d1ea      	bne.n	800d76a <ucdr_serialize_endian_array_char+0x16>
 800d794:	2301      	movs	r3, #1
 800d796:	7da8      	ldrb	r0, [r5, #22]
 800d798:	756b      	strb	r3, [r5, #21]
 800d79a:	4058      	eors	r0, r3
 800d79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7a0:	463a      	mov	r2, r7
 800d7a2:	68a8      	ldr	r0, [r5, #8]
 800d7a4:	4641      	mov	r1, r8
 800d7a6:	f002 fe09 	bl	80103bc <memcpy>
 800d7aa:	68aa      	ldr	r2, [r5, #8]
 800d7ac:	692b      	ldr	r3, [r5, #16]
 800d7ae:	443a      	add	r2, r7
 800d7b0:	443b      	add	r3, r7
 800d7b2:	60aa      	str	r2, [r5, #8]
 800d7b4:	612b      	str	r3, [r5, #16]
 800d7b6:	e7ed      	b.n	800d794 <ucdr_serialize_endian_array_char+0x40>

0800d7b8 <ucdr_deserialize_endian_array_char>:
 800d7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7bc:	4619      	mov	r1, r3
 800d7be:	461f      	mov	r7, r3
 800d7c0:	4605      	mov	r5, r0
 800d7c2:	4690      	mov	r8, r2
 800d7c4:	f7fb f9e4 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d7c8:	b9e0      	cbnz	r0, 800d804 <ucdr_deserialize_endian_array_char+0x4c>
 800d7ca:	463e      	mov	r6, r7
 800d7cc:	e009      	b.n	800d7e2 <ucdr_deserialize_endian_array_char+0x2a>
 800d7ce:	68a9      	ldr	r1, [r5, #8]
 800d7d0:	f002 fdf4 	bl	80103bc <memcpy>
 800d7d4:	68ab      	ldr	r3, [r5, #8]
 800d7d6:	6928      	ldr	r0, [r5, #16]
 800d7d8:	4423      	add	r3, r4
 800d7da:	4420      	add	r0, r4
 800d7dc:	1b36      	subs	r6, r6, r4
 800d7de:	60ab      	str	r3, [r5, #8]
 800d7e0:	6128      	str	r0, [r5, #16]
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	4631      	mov	r1, r6
 800d7e6:	4628      	mov	r0, r5
 800d7e8:	f7fb fa5a 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d7ec:	4604      	mov	r4, r0
 800d7ee:	1bb8      	subs	r0, r7, r6
 800d7f0:	4440      	add	r0, r8
 800d7f2:	4622      	mov	r2, r4
 800d7f4:	2c00      	cmp	r4, #0
 800d7f6:	d1ea      	bne.n	800d7ce <ucdr_deserialize_endian_array_char+0x16>
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	7da8      	ldrb	r0, [r5, #22]
 800d7fc:	756b      	strb	r3, [r5, #21]
 800d7fe:	4058      	eors	r0, r3
 800d800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d804:	463a      	mov	r2, r7
 800d806:	68a9      	ldr	r1, [r5, #8]
 800d808:	4640      	mov	r0, r8
 800d80a:	f002 fdd7 	bl	80103bc <memcpy>
 800d80e:	68aa      	ldr	r2, [r5, #8]
 800d810:	692b      	ldr	r3, [r5, #16]
 800d812:	443a      	add	r2, r7
 800d814:	443b      	add	r3, r7
 800d816:	60aa      	str	r2, [r5, #8]
 800d818:	612b      	str	r3, [r5, #16]
 800d81a:	e7ed      	b.n	800d7f8 <ucdr_deserialize_endian_array_char+0x40>

0800d81c <ucdr_serialize_array_uint8_t>:
 800d81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d820:	4688      	mov	r8, r1
 800d822:	4611      	mov	r1, r2
 800d824:	4617      	mov	r7, r2
 800d826:	4605      	mov	r5, r0
 800d828:	f7fb f9b2 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d82c:	b9e0      	cbnz	r0, 800d868 <ucdr_serialize_array_uint8_t+0x4c>
 800d82e:	463e      	mov	r6, r7
 800d830:	e009      	b.n	800d846 <ucdr_serialize_array_uint8_t+0x2a>
 800d832:	68a8      	ldr	r0, [r5, #8]
 800d834:	f002 fdc2 	bl	80103bc <memcpy>
 800d838:	68aa      	ldr	r2, [r5, #8]
 800d83a:	692b      	ldr	r3, [r5, #16]
 800d83c:	4422      	add	r2, r4
 800d83e:	4423      	add	r3, r4
 800d840:	1b36      	subs	r6, r6, r4
 800d842:	60aa      	str	r2, [r5, #8]
 800d844:	612b      	str	r3, [r5, #16]
 800d846:	4631      	mov	r1, r6
 800d848:	2201      	movs	r2, #1
 800d84a:	4628      	mov	r0, r5
 800d84c:	f7fb fa28 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d850:	1bb9      	subs	r1, r7, r6
 800d852:	4441      	add	r1, r8
 800d854:	4604      	mov	r4, r0
 800d856:	4602      	mov	r2, r0
 800d858:	2800      	cmp	r0, #0
 800d85a:	d1ea      	bne.n	800d832 <ucdr_serialize_array_uint8_t+0x16>
 800d85c:	2301      	movs	r3, #1
 800d85e:	7da8      	ldrb	r0, [r5, #22]
 800d860:	756b      	strb	r3, [r5, #21]
 800d862:	4058      	eors	r0, r3
 800d864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d868:	463a      	mov	r2, r7
 800d86a:	68a8      	ldr	r0, [r5, #8]
 800d86c:	4641      	mov	r1, r8
 800d86e:	f002 fda5 	bl	80103bc <memcpy>
 800d872:	68aa      	ldr	r2, [r5, #8]
 800d874:	692b      	ldr	r3, [r5, #16]
 800d876:	443a      	add	r2, r7
 800d878:	443b      	add	r3, r7
 800d87a:	60aa      	str	r2, [r5, #8]
 800d87c:	612b      	str	r3, [r5, #16]
 800d87e:	e7ed      	b.n	800d85c <ucdr_serialize_array_uint8_t+0x40>

0800d880 <ucdr_serialize_endian_array_uint8_t>:
 800d880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d884:	4619      	mov	r1, r3
 800d886:	461f      	mov	r7, r3
 800d888:	4605      	mov	r5, r0
 800d88a:	4690      	mov	r8, r2
 800d88c:	f7fb f980 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d890:	b9e0      	cbnz	r0, 800d8cc <ucdr_serialize_endian_array_uint8_t+0x4c>
 800d892:	463e      	mov	r6, r7
 800d894:	e009      	b.n	800d8aa <ucdr_serialize_endian_array_uint8_t+0x2a>
 800d896:	68a8      	ldr	r0, [r5, #8]
 800d898:	f002 fd90 	bl	80103bc <memcpy>
 800d89c:	68ab      	ldr	r3, [r5, #8]
 800d89e:	6928      	ldr	r0, [r5, #16]
 800d8a0:	4423      	add	r3, r4
 800d8a2:	4420      	add	r0, r4
 800d8a4:	1b36      	subs	r6, r6, r4
 800d8a6:	60ab      	str	r3, [r5, #8]
 800d8a8:	6128      	str	r0, [r5, #16]
 800d8aa:	4631      	mov	r1, r6
 800d8ac:	2201      	movs	r2, #1
 800d8ae:	4628      	mov	r0, r5
 800d8b0:	f7fb f9f6 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d8b4:	1bb9      	subs	r1, r7, r6
 800d8b6:	4441      	add	r1, r8
 800d8b8:	4604      	mov	r4, r0
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	d1ea      	bne.n	800d896 <ucdr_serialize_endian_array_uint8_t+0x16>
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	7da8      	ldrb	r0, [r5, #22]
 800d8c4:	756b      	strb	r3, [r5, #21]
 800d8c6:	4058      	eors	r0, r3
 800d8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8cc:	463a      	mov	r2, r7
 800d8ce:	68a8      	ldr	r0, [r5, #8]
 800d8d0:	4641      	mov	r1, r8
 800d8d2:	f002 fd73 	bl	80103bc <memcpy>
 800d8d6:	68aa      	ldr	r2, [r5, #8]
 800d8d8:	692b      	ldr	r3, [r5, #16]
 800d8da:	443a      	add	r2, r7
 800d8dc:	443b      	add	r3, r7
 800d8de:	60aa      	str	r2, [r5, #8]
 800d8e0:	612b      	str	r3, [r5, #16]
 800d8e2:	e7ed      	b.n	800d8c0 <ucdr_serialize_endian_array_uint8_t+0x40>

0800d8e4 <ucdr_deserialize_array_uint8_t>:
 800d8e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8e8:	4688      	mov	r8, r1
 800d8ea:	4611      	mov	r1, r2
 800d8ec:	4617      	mov	r7, r2
 800d8ee:	4605      	mov	r5, r0
 800d8f0:	f7fb f94e 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d8f4:	b9e0      	cbnz	r0, 800d930 <ucdr_deserialize_array_uint8_t+0x4c>
 800d8f6:	463e      	mov	r6, r7
 800d8f8:	e009      	b.n	800d90e <ucdr_deserialize_array_uint8_t+0x2a>
 800d8fa:	68a9      	ldr	r1, [r5, #8]
 800d8fc:	f002 fd5e 	bl	80103bc <memcpy>
 800d900:	68aa      	ldr	r2, [r5, #8]
 800d902:	692b      	ldr	r3, [r5, #16]
 800d904:	4422      	add	r2, r4
 800d906:	4423      	add	r3, r4
 800d908:	1b36      	subs	r6, r6, r4
 800d90a:	60aa      	str	r2, [r5, #8]
 800d90c:	612b      	str	r3, [r5, #16]
 800d90e:	2201      	movs	r2, #1
 800d910:	4631      	mov	r1, r6
 800d912:	4628      	mov	r0, r5
 800d914:	f7fb f9c4 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d918:	4604      	mov	r4, r0
 800d91a:	1bb8      	subs	r0, r7, r6
 800d91c:	4440      	add	r0, r8
 800d91e:	4622      	mov	r2, r4
 800d920:	2c00      	cmp	r4, #0
 800d922:	d1ea      	bne.n	800d8fa <ucdr_deserialize_array_uint8_t+0x16>
 800d924:	2301      	movs	r3, #1
 800d926:	7da8      	ldrb	r0, [r5, #22]
 800d928:	756b      	strb	r3, [r5, #21]
 800d92a:	4058      	eors	r0, r3
 800d92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d930:	463a      	mov	r2, r7
 800d932:	68a9      	ldr	r1, [r5, #8]
 800d934:	4640      	mov	r0, r8
 800d936:	f002 fd41 	bl	80103bc <memcpy>
 800d93a:	68aa      	ldr	r2, [r5, #8]
 800d93c:	692b      	ldr	r3, [r5, #16]
 800d93e:	443a      	add	r2, r7
 800d940:	443b      	add	r3, r7
 800d942:	60aa      	str	r2, [r5, #8]
 800d944:	612b      	str	r3, [r5, #16]
 800d946:	e7ed      	b.n	800d924 <ucdr_deserialize_array_uint8_t+0x40>

0800d948 <ucdr_deserialize_endian_array_uint8_t>:
 800d948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d94c:	4619      	mov	r1, r3
 800d94e:	461f      	mov	r7, r3
 800d950:	4605      	mov	r5, r0
 800d952:	4690      	mov	r8, r2
 800d954:	f7fb f91c 	bl	8008b90 <ucdr_check_buffer_available_for>
 800d958:	b9e0      	cbnz	r0, 800d994 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 800d95a:	463e      	mov	r6, r7
 800d95c:	e009      	b.n	800d972 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 800d95e:	68a9      	ldr	r1, [r5, #8]
 800d960:	f002 fd2c 	bl	80103bc <memcpy>
 800d964:	68ab      	ldr	r3, [r5, #8]
 800d966:	6928      	ldr	r0, [r5, #16]
 800d968:	4423      	add	r3, r4
 800d96a:	4420      	add	r0, r4
 800d96c:	1b36      	subs	r6, r6, r4
 800d96e:	60ab      	str	r3, [r5, #8]
 800d970:	6128      	str	r0, [r5, #16]
 800d972:	2201      	movs	r2, #1
 800d974:	4631      	mov	r1, r6
 800d976:	4628      	mov	r0, r5
 800d978:	f7fb f992 	bl	8008ca0 <ucdr_check_final_buffer_behavior_array>
 800d97c:	4604      	mov	r4, r0
 800d97e:	1bb8      	subs	r0, r7, r6
 800d980:	4440      	add	r0, r8
 800d982:	4622      	mov	r2, r4
 800d984:	2c00      	cmp	r4, #0
 800d986:	d1ea      	bne.n	800d95e <ucdr_deserialize_endian_array_uint8_t+0x16>
 800d988:	2301      	movs	r3, #1
 800d98a:	7da8      	ldrb	r0, [r5, #22]
 800d98c:	756b      	strb	r3, [r5, #21]
 800d98e:	4058      	eors	r0, r3
 800d990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d994:	463a      	mov	r2, r7
 800d996:	68a9      	ldr	r1, [r5, #8]
 800d998:	4640      	mov	r0, r8
 800d99a:	f002 fd0f 	bl	80103bc <memcpy>
 800d99e:	68aa      	ldr	r2, [r5, #8]
 800d9a0:	692b      	ldr	r3, [r5, #16]
 800d9a2:	443a      	add	r2, r7
 800d9a4:	443b      	add	r3, r7
 800d9a6:	60aa      	str	r2, [r5, #8]
 800d9a8:	612b      	str	r3, [r5, #16]
 800d9aa:	e7ed      	b.n	800d988 <ucdr_deserialize_endian_array_uint8_t+0x40>

0800d9ac <ucdr_serialize_sequence_char>:
 800d9ac:	b570      	push	{r4, r5, r6, lr}
 800d9ae:	4615      	mov	r5, r2
 800d9b0:	460e      	mov	r6, r1
 800d9b2:	7d01      	ldrb	r1, [r0, #20]
 800d9b4:	4604      	mov	r4, r0
 800d9b6:	f7fa fc41 	bl	800823c <ucdr_serialize_endian_uint32_t>
 800d9ba:	b90d      	cbnz	r5, 800d9c0 <ucdr_serialize_sequence_char+0x14>
 800d9bc:	2001      	movs	r0, #1
 800d9be:	bd70      	pop	{r4, r5, r6, pc}
 800d9c0:	7d21      	ldrb	r1, [r4, #20]
 800d9c2:	462b      	mov	r3, r5
 800d9c4:	4632      	mov	r2, r6
 800d9c6:	4620      	mov	r0, r4
 800d9c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d9cc:	f7ff bec2 	b.w	800d754 <ucdr_serialize_endian_array_char>

0800d9d0 <ucdr_deserialize_sequence_char>:
 800d9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9d4:	461d      	mov	r5, r3
 800d9d6:	4616      	mov	r6, r2
 800d9d8:	460f      	mov	r7, r1
 800d9da:	461a      	mov	r2, r3
 800d9dc:	7d01      	ldrb	r1, [r0, #20]
 800d9de:	4604      	mov	r4, r0
 800d9e0:	f7fa fd54 	bl	800848c <ucdr_deserialize_endian_uint32_t>
 800d9e4:	682b      	ldr	r3, [r5, #0]
 800d9e6:	429e      	cmp	r6, r3
 800d9e8:	bf3c      	itt	cc
 800d9ea:	2201      	movcc	r2, #1
 800d9ec:	75a2      	strbcc	r2, [r4, #22]
 800d9ee:	b913      	cbnz	r3, 800d9f6 <ucdr_deserialize_sequence_char+0x26>
 800d9f0:	2001      	movs	r0, #1
 800d9f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f6:	7d21      	ldrb	r1, [r4, #20]
 800d9f8:	463a      	mov	r2, r7
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da00:	f7ff beda 	b.w	800d7b8 <ucdr_deserialize_endian_array_char>

0800da04 <ucdr_serialize_sequence_uint8_t>:
 800da04:	b570      	push	{r4, r5, r6, lr}
 800da06:	4615      	mov	r5, r2
 800da08:	460e      	mov	r6, r1
 800da0a:	7d01      	ldrb	r1, [r0, #20]
 800da0c:	4604      	mov	r4, r0
 800da0e:	f7fa fc15 	bl	800823c <ucdr_serialize_endian_uint32_t>
 800da12:	b90d      	cbnz	r5, 800da18 <ucdr_serialize_sequence_uint8_t+0x14>
 800da14:	2001      	movs	r0, #1
 800da16:	bd70      	pop	{r4, r5, r6, pc}
 800da18:	7d21      	ldrb	r1, [r4, #20]
 800da1a:	462b      	mov	r3, r5
 800da1c:	4632      	mov	r2, r6
 800da1e:	4620      	mov	r0, r4
 800da20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800da24:	f7ff bf2c 	b.w	800d880 <ucdr_serialize_endian_array_uint8_t>

0800da28 <ucdr_deserialize_sequence_uint8_t>:
 800da28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da2c:	461d      	mov	r5, r3
 800da2e:	4616      	mov	r6, r2
 800da30:	460f      	mov	r7, r1
 800da32:	461a      	mov	r2, r3
 800da34:	7d01      	ldrb	r1, [r0, #20]
 800da36:	4604      	mov	r4, r0
 800da38:	f7fa fd28 	bl	800848c <ucdr_deserialize_endian_uint32_t>
 800da3c:	682b      	ldr	r3, [r5, #0]
 800da3e:	429e      	cmp	r6, r3
 800da40:	bf3c      	itt	cc
 800da42:	2201      	movcc	r2, #1
 800da44:	75a2      	strbcc	r2, [r4, #22]
 800da46:	b913      	cbnz	r3, 800da4e <ucdr_deserialize_sequence_uint8_t+0x26>
 800da48:	2001      	movs	r0, #1
 800da4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da4e:	7d21      	ldrb	r1, [r4, #20]
 800da50:	463a      	mov	r2, r7
 800da52:	4620      	mov	r0, r4
 800da54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da58:	f7ff bf76 	b.w	800d948 <ucdr_deserialize_endian_array_uint8_t>

0800da5c <ucdr_serialize_string>:
 800da5c:	b510      	push	{r4, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	4604      	mov	r4, r0
 800da62:	4608      	mov	r0, r1
 800da64:	9101      	str	r1, [sp, #4]
 800da66:	f7f2 fbbd 	bl	80001e4 <strlen>
 800da6a:	9901      	ldr	r1, [sp, #4]
 800da6c:	1c42      	adds	r2, r0, #1
 800da6e:	4620      	mov	r0, r4
 800da70:	b002      	add	sp, #8
 800da72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da76:	f7ff bf99 	b.w	800d9ac <ucdr_serialize_sequence_char>
 800da7a:	bf00      	nop

0800da7c <ucdr_deserialize_string>:
 800da7c:	b500      	push	{lr}
 800da7e:	b083      	sub	sp, #12
 800da80:	ab01      	add	r3, sp, #4
 800da82:	f7ff ffa5 	bl	800d9d0 <ucdr_deserialize_sequence_char>
 800da86:	b003      	add	sp, #12
 800da88:	f85d fb04 	ldr.w	pc, [sp], #4

0800da8c <get_custom_error>:
 800da8c:	4b01      	ldr	r3, [pc, #4]	; (800da94 <get_custom_error+0x8>)
 800da8e:	7818      	ldrb	r0, [r3, #0]
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	2000daa8 	.word	0x2000daa8

0800da98 <recv_custom_msg>:
 800da98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9c:	4693      	mov	fp, r2
 800da9e:	b089      	sub	sp, #36	; 0x24
 800daa0:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 800daa4:	9305      	str	r3, [sp, #20]
 800daa6:	468a      	mov	sl, r1
 800daa8:	2100      	movs	r1, #0
 800daaa:	4604      	mov	r4, r0
 800daac:	f88d 101e 	strb.w	r1, [sp, #30]
 800dab0:	b322      	cbz	r2, 800dafc <recv_custom_msg+0x64>
 800dab2:	f200 2902 	addw	r9, r0, #514	; 0x202
 800dab6:	f10d 081f 	add.w	r8, sp, #31
 800daba:	af05      	add	r7, sp, #20
 800dabc:	f10d 061e 	add.w	r6, sp, #30
 800dac0:	f44f 7500 	mov.w	r5, #512	; 0x200
 800dac4:	e002      	b.n	800dacc <recv_custom_msg+0x34>
 800dac6:	9b05      	ldr	r3, [sp, #20]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	dd0f      	ble.n	800daec <recv_custom_msg+0x54>
 800dacc:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 800dad0:	4623      	mov	r3, r4
 800dad2:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800dad6:	e9cd 5600 	strd	r5, r6, [sp]
 800dada:	4622      	mov	r2, r4
 800dadc:	4648      	mov	r0, r9
 800dade:	f001 f8f3 	bl	800ecc8 <uxr_read_framed_msg>
 800dae2:	2800      	cmp	r0, #0
 800dae4:	d0ef      	beq.n	800dac6 <recv_custom_msg+0x2e>
 800dae6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800daea:	b1b3      	cbz	r3, 800db1a <recv_custom_msg+0x82>
 800daec:	4b0f      	ldr	r3, [pc, #60]	; (800db2c <recv_custom_msg+0x94>)
 800daee:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800daf2:	701a      	strb	r2, [r3, #0]
 800daf4:	2000      	movs	r0, #0
 800daf6:	b009      	add	sp, #36	; 0x24
 800daf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dafc:	f10d 021f 	add.w	r2, sp, #31
 800db00:	9200      	str	r2, [sp, #0]
 800db02:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 800db06:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db0a:	4601      	mov	r1, r0
 800db0c:	47a8      	blx	r5
 800db0e:	2800      	cmp	r0, #0
 800db10:	d0ec      	beq.n	800daec <recv_custom_msg+0x54>
 800db12:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d1e8      	bne.n	800daec <recv_custom_msg+0x54>
 800db1a:	f8cb 0000 	str.w	r0, [fp]
 800db1e:	2001      	movs	r0, #1
 800db20:	f8ca 4000 	str.w	r4, [sl]
 800db24:	b009      	add	sp, #36	; 0x24
 800db26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db2a:	bf00      	nop
 800db2c:	2000daa8 	.word	0x2000daa8

0800db30 <send_custom_msg>:
 800db30:	b530      	push	{r4, r5, lr}
 800db32:	f890 4200 	ldrb.w	r4, [r0, #512]	; 0x200
 800db36:	b087      	sub	sp, #28
 800db38:	4615      	mov	r5, r2
 800db3a:	b974      	cbnz	r4, 800db5a <send_custom_msg+0x2a>
 800db3c:	f8d0 4270 	ldr.w	r4, [r0, #624]	; 0x270
 800db40:	f10d 0317 	add.w	r3, sp, #23
 800db44:	47a0      	blx	r4
 800db46:	b108      	cbz	r0, 800db4c <send_custom_msg+0x1c>
 800db48:	42a8      	cmp	r0, r5
 800db4a:	d015      	beq.n	800db78 <send_custom_msg+0x48>
 800db4c:	4b0c      	ldr	r3, [pc, #48]	; (800db80 <send_custom_msg+0x50>)
 800db4e:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800db52:	701a      	strb	r2, [r3, #0]
 800db54:	2000      	movs	r0, #0
 800db56:	b007      	add	sp, #28
 800db58:	bd30      	pop	{r4, r5, pc}
 800db5a:	460b      	mov	r3, r1
 800db5c:	2200      	movs	r2, #0
 800db5e:	f10d 0117 	add.w	r1, sp, #23
 800db62:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800db66:	4602      	mov	r2, r0
 800db68:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 800db6c:	9500      	str	r5, [sp, #0]
 800db6e:	f200 2002 	addw	r0, r0, #514	; 0x202
 800db72:	f000 feb1 	bl	800e8d8 <uxr_write_framed_msg>
 800db76:	e7e6      	b.n	800db46 <send_custom_msg+0x16>
 800db78:	2001      	movs	r0, #1
 800db7a:	b007      	add	sp, #28
 800db7c:	bd30      	pop	{r4, r5, pc}
 800db7e:	bf00      	nop
 800db80:	2000daa8 	.word	0x2000daa8

0800db84 <uxr_set_custom_transport_callbacks>:
 800db84:	b410      	push	{r4}
 800db86:	9c01      	ldr	r4, [sp, #4]
 800db88:	f8c0 4270 	str.w	r4, [r0, #624]	; 0x270
 800db8c:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 800db90:	9b02      	ldr	r3, [sp, #8]
 800db92:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 800db96:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db9a:	f8c0 3274 	str.w	r3, [r0, #628]	; 0x274
 800db9e:	4770      	bx	lr

0800dba0 <uxr_init_custom_transport>:
 800dba0:	b538      	push	{r3, r4, r5, lr}
 800dba2:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 800dba6:	b303      	cbz	r3, 800dbea <uxr_init_custom_transport+0x4a>
 800dba8:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 800dbac:	4604      	mov	r4, r0
 800dbae:	b1e2      	cbz	r2, 800dbea <uxr_init_custom_transport+0x4a>
 800dbb0:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 800dbb4:	b1ca      	cbz	r2, 800dbea <uxr_init_custom_transport+0x4a>
 800dbb6:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 800dbba:	b1b2      	cbz	r2, 800dbea <uxr_init_custom_transport+0x4a>
 800dbbc:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 800dbc0:	4798      	blx	r3
 800dbc2:	4605      	mov	r5, r0
 800dbc4:	b188      	cbz	r0, 800dbea <uxr_init_custom_transport+0x4a>
 800dbc6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 800dbca:	b98b      	cbnz	r3, 800dbf0 <uxr_init_custom_transport+0x50>
 800dbcc:	490b      	ldr	r1, [pc, #44]	; (800dbfc <uxr_init_custom_transport+0x5c>)
 800dbce:	4b0c      	ldr	r3, [pc, #48]	; (800dc00 <uxr_init_custom_transport+0x60>)
 800dbd0:	4a0c      	ldr	r2, [pc, #48]	; (800dc04 <uxr_init_custom_transport+0x64>)
 800dbd2:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 800dbd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dbda:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 800dbde:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 800dbe2:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 800dbe6:	4628      	mov	r0, r5
 800dbe8:	bd38      	pop	{r3, r4, r5, pc}
 800dbea:	2500      	movs	r5, #0
 800dbec:	4628      	mov	r0, r5
 800dbee:	bd38      	pop	{r3, r4, r5, pc}
 800dbf0:	2100      	movs	r1, #0
 800dbf2:	f204 2002 	addw	r0, r4, #514	; 0x202
 800dbf6:	f000 fe69 	bl	800e8cc <uxr_init_framing_io>
 800dbfa:	e7e7      	b.n	800dbcc <uxr_init_custom_transport+0x2c>
 800dbfc:	0800db31 	.word	0x0800db31
 800dc00:	0800da99 	.word	0x0800da99
 800dc04:	0800da8d 	.word	0x0800da8d

0800dc08 <uxr_close_custom_transport>:
 800dc08:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 800dc0c:	4718      	bx	r3
 800dc0e:	bf00      	nop

0800dc10 <uxr_init_input_best_effort_stream>:
 800dc10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc14:	8003      	strh	r3, [r0, #0]
 800dc16:	4770      	bx	lr

0800dc18 <uxr_reset_input_best_effort_stream>:
 800dc18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc1c:	8003      	strh	r3, [r0, #0]
 800dc1e:	4770      	bx	lr

0800dc20 <uxr_receive_best_effort_message>:
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	4604      	mov	r4, r0
 800dc24:	8800      	ldrh	r0, [r0, #0]
 800dc26:	460d      	mov	r5, r1
 800dc28:	f000 fe38 	bl	800e89c <uxr_seq_num_cmp>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 800dc34:	bfb8      	it	lt
 800dc36:	8025      	strhlt	r5, [r4, #0]
 800dc38:	bd38      	pop	{r3, r4, r5, pc}
 800dc3a:	bf00      	nop

0800dc3c <on_full_input_buffer>:
 800dc3c:	b570      	push	{r4, r5, r6, lr}
 800dc3e:	4605      	mov	r5, r0
 800dc40:	460c      	mov	r4, r1
 800dc42:	682b      	ldr	r3, [r5, #0]
 800dc44:	6809      	ldr	r1, [r1, #0]
 800dc46:	8920      	ldrh	r0, [r4, #8]
 800dc48:	6862      	ldr	r2, [r4, #4]
 800dc4a:	fbb2 f2f0 	udiv	r2, r2, r0
 800dc4e:	eba3 0c01 	sub.w	ip, r3, r1
 800dc52:	fbbc fcf2 	udiv	ip, ip, r2
 800dc56:	f10c 0c01 	add.w	ip, ip, #1
 800dc5a:	fa1f f38c 	uxth.w	r3, ip
 800dc5e:	fbb3 f6f0 	udiv	r6, r3, r0
 800dc62:	fb00 3316 	mls	r3, r0, r6, r3
 800dc66:	b29b      	uxth	r3, r3
 800dc68:	fb02 f303 	mul.w	r3, r2, r3
 800dc6c:	1d18      	adds	r0, r3, #4
 800dc6e:	4408      	add	r0, r1
 800dc70:	7d26      	ldrb	r6, [r4, #20]
 800dc72:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800dc76:	b116      	cbz	r6, 800dc7e <on_full_input_buffer+0x42>
 800dc78:	2600      	movs	r6, #0
 800dc7a:	f840 6c04 	str.w	r6, [r0, #-4]
 800dc7e:	2a03      	cmp	r2, #3
 800dc80:	d801      	bhi.n	800dc86 <on_full_input_buffer+0x4a>
 800dc82:	2001      	movs	r0, #1
 800dc84:	bd70      	pop	{r4, r5, r6, pc}
 800dc86:	3308      	adds	r3, #8
 800dc88:	4419      	add	r1, r3
 800dc8a:	4628      	mov	r0, r5
 800dc8c:	692b      	ldr	r3, [r5, #16]
 800dc8e:	3a04      	subs	r2, #4
 800dc90:	f7fa ffca 	bl	8008c28 <ucdr_init_buffer_origin>
 800dc94:	4628      	mov	r0, r5
 800dc96:	4903      	ldr	r1, [pc, #12]	; (800dca4 <on_full_input_buffer+0x68>)
 800dc98:	4622      	mov	r2, r4
 800dc9a:	f7fa ffa1 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800dc9e:	2000      	movs	r0, #0
 800dca0:	bd70      	pop	{r4, r5, r6, pc}
 800dca2:	bf00      	nop
 800dca4:	0800dc3d 	.word	0x0800dc3d

0800dca8 <uxr_init_input_reliable_stream>:
 800dca8:	b500      	push	{lr}
 800dcaa:	e9c0 1200 	strd	r1, r2, [r0]
 800dcae:	f04f 0e00 	mov.w	lr, #0
 800dcb2:	9a01      	ldr	r2, [sp, #4]
 800dcb4:	8103      	strh	r3, [r0, #8]
 800dcb6:	6102      	str	r2, [r0, #16]
 800dcb8:	f880 e014 	strb.w	lr, [r0, #20]
 800dcbc:	b1d3      	cbz	r3, 800dcf4 <uxr_init_input_reliable_stream+0x4c>
 800dcbe:	f8c1 e000 	str.w	lr, [r1]
 800dcc2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800dcc6:	f1bc 0f01 	cmp.w	ip, #1
 800dcca:	d913      	bls.n	800dcf4 <uxr_init_input_reliable_stream+0x4c>
 800dccc:	2301      	movs	r3, #1
 800dcce:	fbb3 f1fc 	udiv	r1, r3, ip
 800dcd2:	fb0c 3111 	mls	r1, ip, r1, r3
 800dcd6:	b289      	uxth	r1, r1
 800dcd8:	6842      	ldr	r2, [r0, #4]
 800dcda:	fbb2 f2fc 	udiv	r2, r2, ip
 800dcde:	fb01 f202 	mul.w	r2, r1, r2
 800dce2:	6801      	ldr	r1, [r0, #0]
 800dce4:	f841 e002 	str.w	lr, [r1, r2]
 800dce8:	3301      	adds	r3, #1
 800dcea:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	459c      	cmp	ip, r3
 800dcf2:	d8ec      	bhi.n	800dcce <uxr_init_input_reliable_stream+0x26>
 800dcf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dcf8:	60c3      	str	r3, [r0, #12]
 800dcfa:	f85d fb04 	ldr.w	pc, [sp], #4
 800dcfe:	bf00      	nop

0800dd00 <uxr_reset_input_reliable_stream>:
 800dd00:	8901      	ldrh	r1, [r0, #8]
 800dd02:	b1e9      	cbz	r1, 800dd40 <uxr_reset_input_reliable_stream+0x40>
 800dd04:	f04f 0c00 	mov.w	ip, #0
 800dd08:	b500      	push	{lr}
 800dd0a:	4663      	mov	r3, ip
 800dd0c:	46e6      	mov	lr, ip
 800dd0e:	fbb3 f2f1 	udiv	r2, r3, r1
 800dd12:	fb01 3312 	mls	r3, r1, r2, r3
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	6842      	ldr	r2, [r0, #4]
 800dd1a:	fbb2 f2f1 	udiv	r2, r2, r1
 800dd1e:	fb02 f303 	mul.w	r3, r2, r3
 800dd22:	6802      	ldr	r2, [r0, #0]
 800dd24:	f842 e003 	str.w	lr, [r2, r3]
 800dd28:	f10c 0c01 	add.w	ip, ip, #1
 800dd2c:	8901      	ldrh	r1, [r0, #8]
 800dd2e:	fa1f f38c 	uxth.w	r3, ip
 800dd32:	4299      	cmp	r1, r3
 800dd34:	d8eb      	bhi.n	800dd0e <uxr_reset_input_reliable_stream+0xe>
 800dd36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dd3a:	60c3      	str	r3, [r0, #12]
 800dd3c:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dd44:	60c3      	str	r3, [r0, #12]
 800dd46:	4770      	bx	lr

0800dd48 <uxr_receive_reliable_message>:
 800dd48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd4c:	4604      	mov	r4, r0
 800dd4e:	460d      	mov	r5, r1
 800dd50:	8901      	ldrh	r1, [r0, #8]
 800dd52:	8980      	ldrh	r0, [r0, #12]
 800dd54:	4690      	mov	r8, r2
 800dd56:	461f      	mov	r7, r3
 800dd58:	f000 fd98 	bl	800e88c <uxr_seq_num_add>
 800dd5c:	4629      	mov	r1, r5
 800dd5e:	4606      	mov	r6, r0
 800dd60:	89a0      	ldrh	r0, [r4, #12]
 800dd62:	f000 fd9b 	bl	800e89c <uxr_seq_num_cmp>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	db0a      	blt.n	800dd80 <uxr_receive_reliable_message+0x38>
 800dd6a:	2600      	movs	r6, #0
 800dd6c:	89e0      	ldrh	r0, [r4, #14]
 800dd6e:	4629      	mov	r1, r5
 800dd70:	f000 fd94 	bl	800e89c <uxr_seq_num_cmp>
 800dd74:	2800      	cmp	r0, #0
 800dd76:	da00      	bge.n	800dd7a <uxr_receive_reliable_message+0x32>
 800dd78:	81e5      	strh	r5, [r4, #14]
 800dd7a:	4630      	mov	r0, r6
 800dd7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd80:	4630      	mov	r0, r6
 800dd82:	4629      	mov	r1, r5
 800dd84:	f000 fd8a 	bl	800e89c <uxr_seq_num_cmp>
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	dbee      	blt.n	800dd6a <uxr_receive_reliable_message+0x22>
 800dd8c:	6923      	ldr	r3, [r4, #16]
 800dd8e:	4640      	mov	r0, r8
 800dd90:	4798      	blx	r3
 800dd92:	2101      	movs	r1, #1
 800dd94:	4681      	mov	r9, r0
 800dd96:	89a0      	ldrh	r0, [r4, #12]
 800dd98:	f000 fd78 	bl	800e88c <uxr_seq_num_add>
 800dd9c:	f1b9 0f00 	cmp.w	r9, #0
 800dda0:	d101      	bne.n	800dda6 <uxr_receive_reliable_message+0x5e>
 800dda2:	4285      	cmp	r5, r0
 800dda4:	d047      	beq.n	800de36 <uxr_receive_reliable_message+0xee>
 800dda6:	8922      	ldrh	r2, [r4, #8]
 800dda8:	fbb5 f0f2 	udiv	r0, r5, r2
 800ddac:	fb02 5010 	mls	r0, r2, r0, r5
 800ddb0:	b280      	uxth	r0, r0
 800ddb2:	6863      	ldr	r3, [r4, #4]
 800ddb4:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddb8:	fb00 f303 	mul.w	r3, r0, r3
 800ddbc:	6820      	ldr	r0, [r4, #0]
 800ddbe:	3304      	adds	r3, #4
 800ddc0:	4418      	add	r0, r3
 800ddc2:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d1cf      	bne.n	800dd6a <uxr_receive_reliable_message+0x22>
 800ddca:	4641      	mov	r1, r8
 800ddcc:	463a      	mov	r2, r7
 800ddce:	f002 faf5 	bl	80103bc <memcpy>
 800ddd2:	8921      	ldrh	r1, [r4, #8]
 800ddd4:	fbb5 f2f1 	udiv	r2, r5, r1
 800ddd8:	fb01 5212 	mls	r2, r1, r2, r5
 800dddc:	b292      	uxth	r2, r2
 800ddde:	6863      	ldr	r3, [r4, #4]
 800dde0:	fbb3 f3f1 	udiv	r3, r3, r1
 800dde4:	fb02 f303 	mul.w	r3, r2, r3
 800dde8:	6822      	ldr	r2, [r4, #0]
 800ddea:	50d7      	str	r7, [r2, r3]
 800ddec:	9a08      	ldr	r2, [sp, #32]
 800ddee:	2301      	movs	r3, #1
 800ddf0:	7013      	strb	r3, [r2, #0]
 800ddf2:	f1b9 0f00 	cmp.w	r9, #0
 800ddf6:	d0b8      	beq.n	800dd6a <uxr_receive_reliable_message+0x22>
 800ddf8:	89a6      	ldrh	r6, [r4, #12]
 800ddfa:	4630      	mov	r0, r6
 800ddfc:	2101      	movs	r1, #1
 800ddfe:	f000 fd45 	bl	800e88c <uxr_seq_num_add>
 800de02:	8922      	ldrh	r2, [r4, #8]
 800de04:	6863      	ldr	r3, [r4, #4]
 800de06:	fbb3 f3f2 	udiv	r3, r3, r2
 800de0a:	4606      	mov	r6, r0
 800de0c:	fbb0 f0f2 	udiv	r0, r0, r2
 800de10:	fb02 6010 	mls	r0, r2, r0, r6
 800de14:	b280      	uxth	r0, r0
 800de16:	fb00 f303 	mul.w	r3, r0, r3
 800de1a:	6820      	ldr	r0, [r4, #0]
 800de1c:	3304      	adds	r3, #4
 800de1e:	4418      	add	r0, r3
 800de20:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d0a0      	beq.n	800dd6a <uxr_receive_reliable_message+0x22>
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	4798      	blx	r3
 800de2c:	2802      	cmp	r0, #2
 800de2e:	d008      	beq.n	800de42 <uxr_receive_reliable_message+0xfa>
 800de30:	2801      	cmp	r0, #1
 800de32:	d0e2      	beq.n	800ddfa <uxr_receive_reliable_message+0xb2>
 800de34:	e799      	b.n	800dd6a <uxr_receive_reliable_message+0x22>
 800de36:	9b08      	ldr	r3, [sp, #32]
 800de38:	81a5      	strh	r5, [r4, #12]
 800de3a:	2601      	movs	r6, #1
 800de3c:	f883 9000 	strb.w	r9, [r3]
 800de40:	e794      	b.n	800dd6c <uxr_receive_reliable_message+0x24>
 800de42:	2601      	movs	r6, #1
 800de44:	e792      	b.n	800dd6c <uxr_receive_reliable_message+0x24>
 800de46:	bf00      	nop

0800de48 <uxr_next_input_reliable_buffer_available>:
 800de48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de4c:	4604      	mov	r4, r0
 800de4e:	460f      	mov	r7, r1
 800de50:	8980      	ldrh	r0, [r0, #12]
 800de52:	2101      	movs	r1, #1
 800de54:	4690      	mov	r8, r2
 800de56:	f000 fd19 	bl	800e88c <uxr_seq_num_add>
 800de5a:	8922      	ldrh	r2, [r4, #8]
 800de5c:	fbb0 f6f2 	udiv	r6, r0, r2
 800de60:	fb02 0616 	mls	r6, r2, r6, r0
 800de64:	b2b6      	uxth	r6, r6
 800de66:	6863      	ldr	r3, [r4, #4]
 800de68:	fbb3 f3f2 	udiv	r3, r3, r2
 800de6c:	fb06 f303 	mul.w	r3, r6, r3
 800de70:	6826      	ldr	r6, [r4, #0]
 800de72:	3304      	adds	r3, #4
 800de74:	441e      	add	r6, r3
 800de76:	f856 9c04 	ldr.w	r9, [r6, #-4]
 800de7a:	f1b9 0f00 	cmp.w	r9, #0
 800de7e:	d023      	beq.n	800dec8 <uxr_next_input_reliable_buffer_available+0x80>
 800de80:	6923      	ldr	r3, [r4, #16]
 800de82:	4605      	mov	r5, r0
 800de84:	4630      	mov	r0, r6
 800de86:	4798      	blx	r3
 800de88:	4682      	mov	sl, r0
 800de8a:	b300      	cbz	r0, 800dece <uxr_next_input_reliable_buffer_available+0x86>
 800de8c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 800de90:	2101      	movs	r1, #1
 800de92:	4650      	mov	r0, sl
 800de94:	f000 fcfa 	bl	800e88c <uxr_seq_num_add>
 800de98:	8921      	ldrh	r1, [r4, #8]
 800de9a:	fbb0 f2f1 	udiv	r2, r0, r1
 800de9e:	4682      	mov	sl, r0
 800dea0:	fb01 0212 	mls	r2, r1, r2, r0
 800dea4:	e9d4 0300 	ldrd	r0, r3, [r4]
 800dea8:	b292      	uxth	r2, r2
 800deaa:	fbb3 f3f1 	udiv	r3, r3, r1
 800deae:	fb02 f303 	mul.w	r3, r2, r3
 800deb2:	3304      	adds	r3, #4
 800deb4:	4418      	add	r0, r3
 800deb6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800deba:	b12b      	cbz	r3, 800dec8 <uxr_next_input_reliable_buffer_available+0x80>
 800debc:	6923      	ldr	r3, [r4, #16]
 800debe:	4798      	blx	r3
 800dec0:	2802      	cmp	r0, #2
 800dec2:	d01b      	beq.n	800defc <uxr_next_input_reliable_buffer_available+0xb4>
 800dec4:	2801      	cmp	r0, #1
 800dec6:	d0e3      	beq.n	800de90 <uxr_next_input_reliable_buffer_available+0x48>
 800dec8:	2000      	movs	r0, #0
 800deca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dece:	464a      	mov	r2, r9
 800ded0:	4631      	mov	r1, r6
 800ded2:	4638      	mov	r0, r7
 800ded4:	f7fa feb0 	bl	8008c38 <ucdr_init_buffer>
 800ded8:	8921      	ldrh	r1, [r4, #8]
 800deda:	fbb5 f2f1 	udiv	r2, r5, r1
 800dede:	fb01 5212 	mls	r2, r1, r2, r5
 800dee2:	b292      	uxth	r2, r2
 800dee4:	6863      	ldr	r3, [r4, #4]
 800dee6:	fbb3 f3f1 	udiv	r3, r3, r1
 800deea:	fb02 f303 	mul.w	r3, r2, r3
 800deee:	6822      	ldr	r2, [r4, #0]
 800def0:	f842 a003 	str.w	sl, [r2, r3]
 800def4:	2001      	movs	r0, #1
 800def6:	81a5      	strh	r5, [r4, #12]
 800def8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800defc:	8920      	ldrh	r0, [r4, #8]
 800defe:	fbb5 f3f0 	udiv	r3, r5, r0
 800df02:	fb00 5513 	mls	r5, r0, r3, r5
 800df06:	b2ad      	uxth	r5, r5
 800df08:	6863      	ldr	r3, [r4, #4]
 800df0a:	fbb3 f3f0 	udiv	r3, r3, r0
 800df0e:	fb03 f505 	mul.w	r5, r3, r5
 800df12:	6823      	ldr	r3, [r4, #0]
 800df14:	2000      	movs	r0, #0
 800df16:	5158      	str	r0, [r3, r5]
 800df18:	eb06 0108 	add.w	r1, r6, r8
 800df1c:	eba9 0208 	sub.w	r2, r9, r8
 800df20:	4638      	mov	r0, r7
 800df22:	f7fa fe89 	bl	8008c38 <ucdr_init_buffer>
 800df26:	4638      	mov	r0, r7
 800df28:	4903      	ldr	r1, [pc, #12]	; (800df38 <uxr_next_input_reliable_buffer_available+0xf0>)
 800df2a:	4622      	mov	r2, r4
 800df2c:	f7fa fe58 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800df30:	f8a4 a00c 	strh.w	sl, [r4, #12]
 800df34:	2001      	movs	r0, #1
 800df36:	e7c8      	b.n	800deca <uxr_next_input_reliable_buffer_available+0x82>
 800df38:	0800dc3d 	.word	0x0800dc3d

0800df3c <uxr_process_heartbeat>:
 800df3c:	b538      	push	{r3, r4, r5, lr}
 800df3e:	4611      	mov	r1, r2
 800df40:	4604      	mov	r4, r0
 800df42:	89c0      	ldrh	r0, [r0, #14]
 800df44:	4615      	mov	r5, r2
 800df46:	f000 fca9 	bl	800e89c <uxr_seq_num_cmp>
 800df4a:	2800      	cmp	r0, #0
 800df4c:	bfb8      	it	lt
 800df4e:	81e5      	strhlt	r5, [r4, #14]
 800df50:	bd38      	pop	{r3, r4, r5, pc}
 800df52:	bf00      	nop

0800df54 <uxr_compute_acknack>:
 800df54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df58:	8903      	ldrh	r3, [r0, #8]
 800df5a:	8985      	ldrh	r5, [r0, #12]
 800df5c:	4604      	mov	r4, r0
 800df5e:	460e      	mov	r6, r1
 800df60:	b1d3      	cbz	r3, 800df98 <uxr_compute_acknack+0x44>
 800df62:	4628      	mov	r0, r5
 800df64:	2701      	movs	r7, #1
 800df66:	e003      	b.n	800df70 <uxr_compute_acknack+0x1c>
 800df68:	4567      	cmp	r7, ip
 800df6a:	d215      	bcs.n	800df98 <uxr_compute_acknack+0x44>
 800df6c:	89a0      	ldrh	r0, [r4, #12]
 800df6e:	3701      	adds	r7, #1
 800df70:	b2b9      	uxth	r1, r7
 800df72:	f000 fc8b 	bl	800e88c <uxr_seq_num_add>
 800df76:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800df7a:	fbb0 f3fc 	udiv	r3, r0, ip
 800df7e:	fb0c 0313 	mls	r3, ip, r3, r0
 800df82:	b29a      	uxth	r2, r3
 800df84:	e9d4 1300 	ldrd	r1, r3, [r4]
 800df88:	fbb3 f3fc 	udiv	r3, r3, ip
 800df8c:	fb02 f303 	mul.w	r3, r2, r3
 800df90:	58cb      	ldr	r3, [r1, r3]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d1e8      	bne.n	800df68 <uxr_compute_acknack+0x14>
 800df96:	4605      	mov	r5, r0
 800df98:	8035      	strh	r5, [r6, #0]
 800df9a:	2101      	movs	r1, #1
 800df9c:	4628      	mov	r0, r5
 800df9e:	89e7      	ldrh	r7, [r4, #14]
 800dfa0:	f000 fc78 	bl	800e894 <uxr_seq_num_sub>
 800dfa4:	4601      	mov	r1, r0
 800dfa6:	4638      	mov	r0, r7
 800dfa8:	f000 fc74 	bl	800e894 <uxr_seq_num_sub>
 800dfac:	4605      	mov	r5, r0
 800dfae:	b318      	cbz	r0, 800dff8 <uxr_compute_acknack+0xa4>
 800dfb0:	f04f 0900 	mov.w	r9, #0
 800dfb4:	464f      	mov	r7, r9
 800dfb6:	f04f 0801 	mov.w	r8, #1
 800dfba:	fa1f f189 	uxth.w	r1, r9
 800dfbe:	8830      	ldrh	r0, [r6, #0]
 800dfc0:	f000 fc64 	bl	800e88c <uxr_seq_num_add>
 800dfc4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800dfc8:	fbb0 f3fc 	udiv	r3, r0, ip
 800dfcc:	e9d4 1200 	ldrd	r1, r2, [r4]
 800dfd0:	fb03 001c 	mls	r0, r3, ip, r0
 800dfd4:	b283      	uxth	r3, r0
 800dfd6:	fbb2 f2fc 	udiv	r2, r2, ip
 800dfda:	fb02 f303 	mul.w	r3, r2, r3
 800dfde:	fa08 f209 	lsl.w	r2, r8, r9
 800dfe2:	58cb      	ldr	r3, [r1, r3]
 800dfe4:	f109 0901 	add.w	r9, r9, #1
 800dfe8:	b90b      	cbnz	r3, 800dfee <uxr_compute_acknack+0x9a>
 800dfea:	4317      	orrs	r7, r2
 800dfec:	b2bf      	uxth	r7, r7
 800dfee:	454d      	cmp	r5, r9
 800dff0:	d1e3      	bne.n	800dfba <uxr_compute_acknack+0x66>
 800dff2:	4638      	mov	r0, r7
 800dff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dff8:	4607      	mov	r7, r0
 800dffa:	4638      	mov	r0, r7
 800dffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800e000 <uxr_init_output_best_effort_stream>:
 800e000:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800e004:	e9c0 3201 	strd	r3, r2, [r0, #4]
 800e008:	6001      	str	r1, [r0, #0]
 800e00a:	7303      	strb	r3, [r0, #12]
 800e00c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 800e010:	4770      	bx	lr
 800e012:	bf00      	nop

0800e014 <uxr_reset_output_best_effort_stream>:
 800e014:	7b02      	ldrb	r2, [r0, #12]
 800e016:	6042      	str	r2, [r0, #4]
 800e018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e01c:	81c3      	strh	r3, [r0, #14]
 800e01e:	4770      	bx	lr

0800e020 <uxr_prepare_best_effort_buffer_to_write>:
 800e020:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e022:	4604      	mov	r4, r0
 800e024:	b083      	sub	sp, #12
 800e026:	6840      	ldr	r0, [r0, #4]
 800e028:	460d      	mov	r5, r1
 800e02a:	4616      	mov	r6, r2
 800e02c:	f7fc f9ce 	bl	800a3cc <uxr_submessage_padding>
 800e030:	6863      	ldr	r3, [r4, #4]
 800e032:	4418      	add	r0, r3
 800e034:	68a3      	ldr	r3, [r4, #8]
 800e036:	1942      	adds	r2, r0, r5
 800e038:	4293      	cmp	r3, r2
 800e03a:	bf2c      	ite	cs
 800e03c:	2701      	movcs	r7, #1
 800e03e:	2700      	movcc	r7, #0
 800e040:	d202      	bcs.n	800e048 <uxr_prepare_best_effort_buffer_to_write+0x28>
 800e042:	4638      	mov	r0, r7
 800e044:	b003      	add	sp, #12
 800e046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e048:	9000      	str	r0, [sp, #0]
 800e04a:	6821      	ldr	r1, [r4, #0]
 800e04c:	4630      	mov	r0, r6
 800e04e:	2300      	movs	r3, #0
 800e050:	f7fa fde0 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800e054:	6861      	ldr	r1, [r4, #4]
 800e056:	4638      	mov	r0, r7
 800e058:	4429      	add	r1, r5
 800e05a:	6061      	str	r1, [r4, #4]
 800e05c:	b003      	add	sp, #12
 800e05e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e060 <uxr_prepare_best_effort_buffer_to_send>:
 800e060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e064:	4604      	mov	r4, r0
 800e066:	461d      	mov	r5, r3
 800e068:	6840      	ldr	r0, [r0, #4]
 800e06a:	7b23      	ldrb	r3, [r4, #12]
 800e06c:	4298      	cmp	r0, r3
 800e06e:	bf8c      	ite	hi
 800e070:	2601      	movhi	r6, #1
 800e072:	2600      	movls	r6, #0
 800e074:	d802      	bhi.n	800e07c <uxr_prepare_best_effort_buffer_to_send+0x1c>
 800e076:	4630      	mov	r0, r6
 800e078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e07c:	4688      	mov	r8, r1
 800e07e:	89e0      	ldrh	r0, [r4, #14]
 800e080:	2101      	movs	r1, #1
 800e082:	4617      	mov	r7, r2
 800e084:	f000 fc02 	bl	800e88c <uxr_seq_num_add>
 800e088:	6823      	ldr	r3, [r4, #0]
 800e08a:	81e0      	strh	r0, [r4, #14]
 800e08c:	8028      	strh	r0, [r5, #0]
 800e08e:	f8c8 3000 	str.w	r3, [r8]
 800e092:	6863      	ldr	r3, [r4, #4]
 800e094:	603b      	str	r3, [r7, #0]
 800e096:	7b23      	ldrb	r3, [r4, #12]
 800e098:	6063      	str	r3, [r4, #4]
 800e09a:	4630      	mov	r0, r6
 800e09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e0a0 <on_full_output_buffer>:
 800e0a0:	b538      	push	{r3, r4, r5, lr}
 800e0a2:	6802      	ldr	r2, [r0, #0]
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	6809      	ldr	r1, [r1, #0]
 800e0a8:	8923      	ldrh	r3, [r4, #8]
 800e0aa:	eba2 0c01 	sub.w	ip, r2, r1
 800e0ae:	6862      	ldr	r2, [r4, #4]
 800e0b0:	fbb2 f2f3 	udiv	r2, r2, r3
 800e0b4:	fbbc fcf2 	udiv	ip, ip, r2
 800e0b8:	f10c 0c01 	add.w	ip, ip, #1
 800e0bc:	fa1f fc8c 	uxth.w	ip, ip
 800e0c0:	fbbc fef3 	udiv	lr, ip, r3
 800e0c4:	fb03 c31e 	mls	r3, r3, lr, ip
 800e0c8:	b29b      	uxth	r3, r3
 800e0ca:	fb02 f303 	mul.w	r3, r2, r3
 800e0ce:	f894 c00c 	ldrb.w	ip, [r4, #12]
 800e0d2:	58ca      	ldr	r2, [r1, r3]
 800e0d4:	4463      	add	r3, ip
 800e0d6:	eba2 020c 	sub.w	r2, r2, ip
 800e0da:	3308      	adds	r3, #8
 800e0dc:	4605      	mov	r5, r0
 800e0de:	4419      	add	r1, r3
 800e0e0:	3a04      	subs	r2, #4
 800e0e2:	6903      	ldr	r3, [r0, #16]
 800e0e4:	f7fa fda0 	bl	8008c28 <ucdr_init_buffer_origin>
 800e0e8:	4628      	mov	r0, r5
 800e0ea:	4903      	ldr	r1, [pc, #12]	; (800e0f8 <on_full_output_buffer+0x58>)
 800e0ec:	4622      	mov	r2, r4
 800e0ee:	f7fa fd77 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	bd38      	pop	{r3, r4, r5, pc}
 800e0f6:	bf00      	nop
 800e0f8:	0800e0a1 	.word	0x0800e0a1

0800e0fc <uxr_init_output_reliable_stream>:
 800e0fc:	b410      	push	{r4}
 800e0fe:	f89d c004 	ldrb.w	ip, [sp, #4]
 800e102:	8103      	strh	r3, [r0, #8]
 800e104:	e9c0 1200 	strd	r1, r2, [r0]
 800e108:	f880 c00c 	strb.w	ip, [r0, #12]
 800e10c:	b1d3      	cbz	r3, 800e144 <uxr_init_output_reliable_stream+0x48>
 800e10e:	f8c1 c000 	str.w	ip, [r1]
 800e112:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e116:	f1bc 0f01 	cmp.w	ip, #1
 800e11a:	d913      	bls.n	800e144 <uxr_init_output_reliable_stream+0x48>
 800e11c:	2301      	movs	r3, #1
 800e11e:	fbb3 f1fc 	udiv	r1, r3, ip
 800e122:	fb0c 3111 	mls	r1, ip, r1, r3
 800e126:	b289      	uxth	r1, r1
 800e128:	6842      	ldr	r2, [r0, #4]
 800e12a:	6804      	ldr	r4, [r0, #0]
 800e12c:	fbb2 f2fc 	udiv	r2, r2, ip
 800e130:	fb01 f202 	mul.w	r2, r1, r2
 800e134:	7b01      	ldrb	r1, [r0, #12]
 800e136:	50a1      	str	r1, [r4, r2]
 800e138:	3301      	adds	r3, #1
 800e13a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800e13e:	b29b      	uxth	r3, r3
 800e140:	459c      	cmp	ip, r3
 800e142:	d8ec      	bhi.n	800e11e <uxr_init_output_reliable_stream+0x22>
 800e144:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e148:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e14c:	e9c0 2306 	strd	r2, r3, [r0, #24]
 800e150:	4905      	ldr	r1, [pc, #20]	; (800e168 <uxr_init_output_reliable_stream+0x6c>)
 800e152:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e156:	f8c0 100e 	str.w	r1, [r0, #14]
 800e15a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e15e:	2300      	movs	r3, #0
 800e160:	8242      	strh	r2, [r0, #18]
 800e162:	8403      	strh	r3, [r0, #32]
 800e164:	4770      	bx	lr
 800e166:	bf00      	nop
 800e168:	ffff0000 	.word	0xffff0000

0800e16c <uxr_reset_output_reliable_stream>:
 800e16c:	8901      	ldrh	r1, [r0, #8]
 800e16e:	b1b1      	cbz	r1, 800e19e <uxr_reset_output_reliable_stream+0x32>
 800e170:	f04f 0c00 	mov.w	ip, #0
 800e174:	4663      	mov	r3, ip
 800e176:	fbb3 f2f1 	udiv	r2, r3, r1
 800e17a:	fb01 3312 	mls	r3, r1, r2, r3
 800e17e:	b29b      	uxth	r3, r3
 800e180:	6842      	ldr	r2, [r0, #4]
 800e182:	fbb2 f2f1 	udiv	r2, r2, r1
 800e186:	6801      	ldr	r1, [r0, #0]
 800e188:	fb02 f303 	mul.w	r3, r2, r3
 800e18c:	7b02      	ldrb	r2, [r0, #12]
 800e18e:	50ca      	str	r2, [r1, r3]
 800e190:	f10c 0c01 	add.w	ip, ip, #1
 800e194:	8901      	ldrh	r1, [r0, #8]
 800e196:	fa1f f38c 	uxth.w	r3, ip
 800e19a:	4299      	cmp	r1, r3
 800e19c:	d8eb      	bhi.n	800e176 <uxr_reset_output_reliable_stream+0xa>
 800e19e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e1a2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e1a6:	e9c0 2306 	strd	r2, r3, [r0, #24]
 800e1aa:	4904      	ldr	r1, [pc, #16]	; (800e1bc <uxr_reset_output_reliable_stream+0x50>)
 800e1ac:	f8c0 100e 	str.w	r1, [r0, #14]
 800e1b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	8242      	strh	r2, [r0, #18]
 800e1b8:	8403      	strh	r3, [r0, #32]
 800e1ba:	4770      	bx	lr
 800e1bc:	ffff0000 	.word	0xffff0000

0800e1c0 <uxr_prepare_reliable_buffer_to_write>:
 800e1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c4:	4604      	mov	r4, r0
 800e1c6:	b091      	sub	sp, #68	; 0x44
 800e1c8:	8900      	ldrh	r0, [r0, #8]
 800e1ca:	89e6      	ldrh	r6, [r4, #14]
 800e1cc:	6823      	ldr	r3, [r4, #0]
 800e1ce:	9204      	str	r2, [sp, #16]
 800e1d0:	fbb6 f2f0 	udiv	r2, r6, r0
 800e1d4:	fb00 6212 	mls	r2, r0, r2, r6
 800e1d8:	b292      	uxth	r2, r2
 800e1da:	6865      	ldr	r5, [r4, #4]
 800e1dc:	fbb5 f5f0 	udiv	r5, r5, r0
 800e1e0:	fb05 3202 	mla	r2, r5, r2, r3
 800e1e4:	3204      	adds	r2, #4
 800e1e6:	f852 8c04 	ldr.w	r8, [r2, #-4]
 800e1ea:	f894 900c 	ldrb.w	r9, [r4, #12]
 800e1ee:	9203      	str	r2, [sp, #12]
 800e1f0:	468b      	mov	fp, r1
 800e1f2:	1f2f      	subs	r7, r5, #4
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	f000 814c 	beq.w	800e492 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 800e1fa:	f04f 0c00 	mov.w	ip, #0
 800e1fe:	46e2      	mov	sl, ip
 800e200:	4661      	mov	r1, ip
 800e202:	fbb1 f2f0 	udiv	r2, r1, r0
 800e206:	fb00 1212 	mls	r2, r0, r2, r1
 800e20a:	b292      	uxth	r2, r2
 800e20c:	fb05 f202 	mul.w	r2, r5, r2
 800e210:	f10c 0c01 	add.w	ip, ip, #1
 800e214:	589a      	ldr	r2, [r3, r2]
 800e216:	454a      	cmp	r2, r9
 800e218:	bf08      	it	eq
 800e21a:	f10a 0a01 	addeq.w	sl, sl, #1
 800e21e:	fa1f f18c 	uxth.w	r1, ip
 800e222:	bf08      	it	eq
 800e224:	fa1f fa8a 	uxtheq.w	sl, sl
 800e228:	4281      	cmp	r1, r0
 800e22a:	d3ea      	bcc.n	800e202 <uxr_prepare_reliable_buffer_to_write+0x42>
 800e22c:	4640      	mov	r0, r8
 800e22e:	2104      	movs	r1, #4
 800e230:	f8cd a014 	str.w	sl, [sp, #20]
 800e234:	f7fa fd04 	bl	8008c40 <ucdr_alignment>
 800e238:	4480      	add	r8, r0
 800e23a:	eb08 020b 	add.w	r2, r8, fp
 800e23e:	42ba      	cmp	r2, r7
 800e240:	f240 80cd 	bls.w	800e3de <uxr_prepare_reliable_buffer_to_write+0x21e>
 800e244:	7b22      	ldrb	r2, [r4, #12]
 800e246:	445a      	add	r2, fp
 800e248:	42ba      	cmp	r2, r7
 800e24a:	f240 80b5 	bls.w	800e3b8 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 800e24e:	f5c9 437f 	rsb	r3, r9, #65280	; 0xff00
 800e252:	33fc      	adds	r3, #252	; 0xfc
 800e254:	b2ba      	uxth	r2, r7
 800e256:	4413      	add	r3, r2
 800e258:	b29b      	uxth	r3, r3
 800e25a:	fb0a f903 	mul.w	r9, sl, r3
 800e25e:	45d9      	cmp	r9, fp
 800e260:	9305      	str	r3, [sp, #20]
 800e262:	9306      	str	r3, [sp, #24]
 800e264:	f0c0 80b7 	bcc.w	800e3d6 <uxr_prepare_reliable_buffer_to_write+0x216>
 800e268:	f108 0304 	add.w	r3, r8, #4
 800e26c:	42bb      	cmp	r3, r7
 800e26e:	f080 80db 	bcs.w	800e428 <uxr_prepare_reliable_buffer_to_write+0x268>
 800e272:	f1a2 0904 	sub.w	r9, r2, #4
 800e276:	eba9 0908 	sub.w	r9, r9, r8
 800e27a:	9b05      	ldr	r3, [sp, #20]
 800e27c:	fa1f f989 	uxth.w	r9, r9
 800e280:	ebab 0b09 	sub.w	fp, fp, r9
 800e284:	fbbb f2f3 	udiv	r2, fp, r3
 800e288:	fb03 b312 	mls	r3, r3, r2, fp
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	f000 80c8 	beq.w	800e422 <uxr_prepare_reliable_buffer_to_write+0x262>
 800e292:	3201      	adds	r2, #1
 800e294:	b292      	uxth	r2, r2
 800e296:	9306      	str	r3, [sp, #24]
 800e298:	4552      	cmp	r2, sl
 800e29a:	f200 809c 	bhi.w	800e3d6 <uxr_prepare_reliable_buffer_to_write+0x216>
 800e29e:	f10d 0b20 	add.w	fp, sp, #32
 800e2a2:	2a00      	cmp	r2, #0
 800e2a4:	d042      	beq.n	800e32c <uxr_prepare_reliable_buffer_to_write+0x16c>
 800e2a6:	f8cd 801c 	str.w	r8, [sp, #28]
 800e2aa:	f04f 0a00 	mov.w	sl, #0
 800e2ae:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e2b2:	9505      	str	r5, [sp, #20]
 800e2b4:	f10d 0b20 	add.w	fp, sp, #32
 800e2b8:	4615      	mov	r5, r2
 800e2ba:	e000      	b.n	800e2be <uxr_prepare_reliable_buffer_to_write+0xfe>
 800e2bc:	46c1      	mov	r9, r8
 800e2be:	8920      	ldrh	r0, [r4, #8]
 800e2c0:	fbb6 f2f0 	udiv	r2, r6, r0
 800e2c4:	fb00 6112 	mls	r1, r0, r2, r6
 800e2c8:	b28a      	uxth	r2, r1
 800e2ca:	6863      	ldr	r3, [r4, #4]
 800e2cc:	fbb3 f1f0 	udiv	r1, r3, r0
 800e2d0:	6823      	ldr	r3, [r4, #0]
 800e2d2:	fb02 f101 	mul.w	r1, r2, r1
 800e2d6:	3104      	adds	r1, #4
 800e2d8:	4419      	add	r1, r3
 800e2da:	4658      	mov	r0, fp
 800e2dc:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800e2e0:	9200      	str	r2, [sp, #0]
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	463a      	mov	r2, r7
 800e2e6:	f7fa fc95 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800e2ea:	464a      	mov	r2, r9
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	210d      	movs	r1, #13
 800e2f0:	4658      	mov	r0, fp
 800e2f2:	f7fc f82b 	bl	800a34c <uxr_buffer_submessage_header>
 800e2f6:	8921      	ldrh	r1, [r4, #8]
 800e2f8:	fbb6 f2f1 	udiv	r2, r6, r1
 800e2fc:	fb01 6212 	mls	r2, r1, r2, r6
 800e300:	b292      	uxth	r2, r2
 800e302:	6863      	ldr	r3, [r4, #4]
 800e304:	fbb3 f3f1 	udiv	r3, r3, r1
 800e308:	fb02 f303 	mul.w	r3, r2, r3
 800e30c:	6822      	ldr	r2, [r4, #0]
 800e30e:	4630      	mov	r0, r6
 800e310:	50d7      	str	r7, [r2, r3]
 800e312:	2101      	movs	r1, #1
 800e314:	f000 faba 	bl	800e88c <uxr_seq_num_add>
 800e318:	f10a 0a01 	add.w	sl, sl, #1
 800e31c:	fa1f f38a 	uxth.w	r3, sl
 800e320:	429d      	cmp	r5, r3
 800e322:	4606      	mov	r6, r0
 800e324:	d8ca      	bhi.n	800e2bc <uxr_prepare_reliable_buffer_to_write+0xfc>
 800e326:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e32a:	9d05      	ldr	r5, [sp, #20]
 800e32c:	8920      	ldrh	r0, [r4, #8]
 800e32e:	fbb6 f3f0 	udiv	r3, r6, r0
 800e332:	fb00 6313 	mls	r3, r0, r3, r6
 800e336:	b299      	uxth	r1, r3
 800e338:	6863      	ldr	r3, [r4, #4]
 800e33a:	fbb3 f3f0 	udiv	r3, r3, r0
 800e33e:	fb01 f303 	mul.w	r3, r1, r3
 800e342:	6821      	ldr	r1, [r4, #0]
 800e344:	3304      	adds	r3, #4
 800e346:	4419      	add	r1, r3
 800e348:	463a      	mov	r2, r7
 800e34a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800e34e:	9000      	str	r0, [sp, #0]
 800e350:	2300      	movs	r3, #0
 800e352:	4658      	mov	r0, fp
 800e354:	f7fa fc5e 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800e358:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800e35c:	4658      	mov	r0, fp
 800e35e:	fa1f f289 	uxth.w	r2, r9
 800e362:	2302      	movs	r3, #2
 800e364:	210d      	movs	r1, #13
 800e366:	f7fb fff1 	bl	800a34c <uxr_buffer_submessage_header>
 800e36a:	9b03      	ldr	r3, [sp, #12]
 800e36c:	8927      	ldrh	r7, [r4, #8]
 800e36e:	7b20      	ldrb	r0, [r4, #12]
 800e370:	f108 0104 	add.w	r1, r8, #4
 800e374:	440b      	add	r3, r1
 800e376:	4619      	mov	r1, r3
 800e378:	fbb6 f3f7 	udiv	r3, r6, r7
 800e37c:	fb07 6313 	mls	r3, r7, r3, r6
 800e380:	f1a5 0208 	sub.w	r2, r5, #8
 800e384:	b29d      	uxth	r5, r3
 800e386:	3004      	adds	r0, #4
 800e388:	6863      	ldr	r3, [r4, #4]
 800e38a:	fbb3 f3f7 	udiv	r3, r3, r7
 800e38e:	fb05 f303 	mul.w	r3, r5, r3
 800e392:	6825      	ldr	r5, [r4, #0]
 800e394:	4448      	add	r0, r9
 800e396:	50e8      	str	r0, [r5, r3]
 800e398:	9d04      	ldr	r5, [sp, #16]
 800e39a:	eba2 0208 	sub.w	r2, r2, r8
 800e39e:	4628      	mov	r0, r5
 800e3a0:	f7fa fc4a 	bl	8008c38 <ucdr_init_buffer>
 800e3a4:	4628      	mov	r0, r5
 800e3a6:	493c      	ldr	r1, [pc, #240]	; (800e498 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 800e3a8:	4622      	mov	r2, r4
 800e3aa:	f7fa fc19 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800e3ae:	2001      	movs	r0, #1
 800e3b0:	81e6      	strh	r6, [r4, #14]
 800e3b2:	b011      	add	sp, #68	; 0x44
 800e3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b8:	2101      	movs	r1, #1
 800e3ba:	89e0      	ldrh	r0, [r4, #14]
 800e3bc:	f000 fa66 	bl	800e88c <uxr_seq_num_add>
 800e3c0:	8921      	ldrh	r1, [r4, #8]
 800e3c2:	4605      	mov	r5, r0
 800e3c4:	8a60      	ldrh	r0, [r4, #18]
 800e3c6:	f000 fa61 	bl	800e88c <uxr_seq_num_add>
 800e3ca:	4601      	mov	r1, r0
 800e3cc:	4628      	mov	r0, r5
 800e3ce:	f000 fa65 	bl	800e89c <uxr_seq_num_cmp>
 800e3d2:	2800      	cmp	r0, #0
 800e3d4:	dd42      	ble.n	800e45c <uxr_prepare_reliable_buffer_to_write+0x29c>
 800e3d6:	2000      	movs	r0, #0
 800e3d8:	b011      	add	sp, #68	; 0x44
 800e3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3de:	8921      	ldrh	r1, [r4, #8]
 800e3e0:	8a60      	ldrh	r0, [r4, #18]
 800e3e2:	9205      	str	r2, [sp, #20]
 800e3e4:	f000 fa52 	bl	800e88c <uxr_seq_num_add>
 800e3e8:	4601      	mov	r1, r0
 800e3ea:	4630      	mov	r0, r6
 800e3ec:	f000 fa56 	bl	800e89c <uxr_seq_num_cmp>
 800e3f0:	2800      	cmp	r0, #0
 800e3f2:	9a05      	ldr	r2, [sp, #20]
 800e3f4:	dcef      	bgt.n	800e3d6 <uxr_prepare_reliable_buffer_to_write+0x216>
 800e3f6:	8927      	ldrh	r7, [r4, #8]
 800e3f8:	fbb6 f3f7 	udiv	r3, r6, r7
 800e3fc:	fb07 6313 	mls	r3, r7, r3, r6
 800e400:	b29d      	uxth	r5, r3
 800e402:	6863      	ldr	r3, [r4, #4]
 800e404:	6824      	ldr	r4, [r4, #0]
 800e406:	fbb3 f3f7 	udiv	r3, r3, r7
 800e40a:	fb05 f303 	mul.w	r3, r5, r3
 800e40e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 800e412:	50e2      	str	r2, [r4, r3]
 800e414:	2300      	movs	r3, #0
 800e416:	f8cd 8000 	str.w	r8, [sp]
 800e41a:	f7fa fbfb 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800e41e:	2001      	movs	r0, #1
 800e420:	e7da      	b.n	800e3d8 <uxr_prepare_reliable_buffer_to_write+0x218>
 800e422:	b293      	uxth	r3, r2
 800e424:	461a      	mov	r2, r3
 800e426:	e737      	b.n	800e298 <uxr_prepare_reliable_buffer_to_write+0xd8>
 800e428:	4630      	mov	r0, r6
 800e42a:	2101      	movs	r1, #1
 800e42c:	9207      	str	r2, [sp, #28]
 800e42e:	f000 fa2d 	bl	800e88c <uxr_seq_num_add>
 800e432:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800e436:	fbb0 f1fc 	udiv	r1, r0, ip
 800e43a:	fb0c 0111 	mls	r1, ip, r1, r0
 800e43e:	4606      	mov	r6, r0
 800e440:	b288      	uxth	r0, r1
 800e442:	6863      	ldr	r3, [r4, #4]
 800e444:	fbb3 f1fc 	udiv	r1, r3, ip
 800e448:	6823      	ldr	r3, [r4, #0]
 800e44a:	9a07      	ldr	r2, [sp, #28]
 800e44c:	fb00 f101 	mul.w	r1, r0, r1
 800e450:	3104      	adds	r1, #4
 800e452:	440b      	add	r3, r1
 800e454:	9303      	str	r3, [sp, #12]
 800e456:	f853 8c04 	ldr.w	r8, [r3, #-4]
 800e45a:	e70a      	b.n	800e272 <uxr_prepare_reliable_buffer_to_write+0xb2>
 800e45c:	8921      	ldrh	r1, [r4, #8]
 800e45e:	fbb5 f3f1 	udiv	r3, r5, r1
 800e462:	fb01 5313 	mls	r3, r1, r3, r5
 800e466:	b29a      	uxth	r2, r3
 800e468:	6863      	ldr	r3, [r4, #4]
 800e46a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e46e:	6821      	ldr	r1, [r4, #0]
 800e470:	9804      	ldr	r0, [sp, #16]
 800e472:	fb02 f303 	mul.w	r3, r2, r3
 800e476:	3304      	adds	r3, #4
 800e478:	7b22      	ldrb	r2, [r4, #12]
 800e47a:	4419      	add	r1, r3
 800e47c:	445a      	add	r2, fp
 800e47e:	f841 2c04 	str.w	r2, [r1, #-4]
 800e482:	7b23      	ldrb	r3, [r4, #12]
 800e484:	9300      	str	r3, [sp, #0]
 800e486:	2300      	movs	r3, #0
 800e488:	f7fa fbc4 	bl	8008c14 <ucdr_init_buffer_origin_offset>
 800e48c:	81e5      	strh	r5, [r4, #14]
 800e48e:	2001      	movs	r0, #1
 800e490:	e7a2      	b.n	800e3d8 <uxr_prepare_reliable_buffer_to_write+0x218>
 800e492:	4682      	mov	sl, r0
 800e494:	e6ca      	b.n	800e22c <uxr_prepare_reliable_buffer_to_write+0x6c>
 800e496:	bf00      	nop
 800e498:	0800e0a1 	.word	0x0800e0a1

0800e49c <uxr_prepare_next_reliable_buffer_to_send>:
 800e49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e49e:	4604      	mov	r4, r0
 800e4a0:	460f      	mov	r7, r1
 800e4a2:	8a00      	ldrh	r0, [r0, #16]
 800e4a4:	2101      	movs	r1, #1
 800e4a6:	4616      	mov	r6, r2
 800e4a8:	461d      	mov	r5, r3
 800e4aa:	f000 f9ef 	bl	800e88c <uxr_seq_num_add>
 800e4ae:	8028      	strh	r0, [r5, #0]
 800e4b0:	8922      	ldrh	r2, [r4, #8]
 800e4b2:	fbb0 f3f2 	udiv	r3, r0, r2
 800e4b6:	fb02 0c13 	mls	ip, r2, r3, r0
 800e4ba:	fa1f fc8c 	uxth.w	ip, ip
 800e4be:	6863      	ldr	r3, [r4, #4]
 800e4c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800e4c4:	fb0c fc03 	mul.w	ip, ip, r3
 800e4c8:	6823      	ldr	r3, [r4, #0]
 800e4ca:	89e1      	ldrh	r1, [r4, #14]
 800e4cc:	f10c 0c04 	add.w	ip, ip, #4
 800e4d0:	4463      	add	r3, ip
 800e4d2:	603b      	str	r3, [r7, #0]
 800e4d4:	6823      	ldr	r3, [r4, #0]
 800e4d6:	449c      	add	ip, r3
 800e4d8:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 800e4dc:	6033      	str	r3, [r6, #0]
 800e4de:	f000 f9dd 	bl	800e89c <uxr_seq_num_cmp>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	dd01      	ble.n	800e4ea <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 800e4e6:	2000      	movs	r0, #0
 800e4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4ea:	7b23      	ldrb	r3, [r4, #12]
 800e4ec:	6832      	ldr	r2, [r6, #0]
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d9f9      	bls.n	800e4e6 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 800e4f2:	8a61      	ldrh	r1, [r4, #18]
 800e4f4:	8a20      	ldrh	r0, [r4, #16]
 800e4f6:	f000 f9cd 	bl	800e894 <uxr_seq_num_sub>
 800e4fa:	8923      	ldrh	r3, [r4, #8]
 800e4fc:	4283      	cmp	r3, r0
 800e4fe:	d0f2      	beq.n	800e4e6 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 800e500:	8828      	ldrh	r0, [r5, #0]
 800e502:	89e3      	ldrh	r3, [r4, #14]
 800e504:	8220      	strh	r0, [r4, #16]
 800e506:	4298      	cmp	r0, r3
 800e508:	d001      	beq.n	800e50e <uxr_prepare_next_reliable_buffer_to_send+0x72>
 800e50a:	2001      	movs	r0, #1
 800e50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e50e:	2101      	movs	r1, #1
 800e510:	f000 f9bc 	bl	800e88c <uxr_seq_num_add>
 800e514:	81e0      	strh	r0, [r4, #14]
 800e516:	2001      	movs	r0, #1
 800e518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e51a:	bf00      	nop

0800e51c <uxr_update_output_stream_heartbeat_timestamp>:
 800e51c:	b570      	push	{r4, r5, r6, lr}
 800e51e:	8a01      	ldrh	r1, [r0, #16]
 800e520:	4604      	mov	r4, r0
 800e522:	8a40      	ldrh	r0, [r0, #18]
 800e524:	4615      	mov	r5, r2
 800e526:	461e      	mov	r6, r3
 800e528:	f000 f9b8 	bl	800e89c <uxr_seq_num_cmp>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	db07      	blt.n	800e540 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 800e530:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e534:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e538:	e9c4 2306 	strd	r2, r3, [r4, #24]
 800e53c:	2000      	movs	r0, #0
 800e53e:	bd70      	pop	{r4, r5, r6, pc}
 800e540:	f894 0020 	ldrb.w	r0, [r4, #32]
 800e544:	b940      	cbnz	r0, 800e558 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 800e546:	2301      	movs	r3, #1
 800e548:	f884 3020 	strb.w	r3, [r4, #32]
 800e54c:	3564      	adds	r5, #100	; 0x64
 800e54e:	f146 0600 	adc.w	r6, r6, #0
 800e552:	e9c4 5606 	strd	r5, r6, [r4, #24]
 800e556:	bd70      	pop	{r4, r5, r6, pc}
 800e558:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800e55c:	4295      	cmp	r5, r2
 800e55e:	eb76 0303 	sbcs.w	r3, r6, r3
 800e562:	bfa5      	ittet	ge
 800e564:	3001      	addge	r0, #1
 800e566:	f884 0020 	strbge.w	r0, [r4, #32]
 800e56a:	2000      	movlt	r0, #0
 800e56c:	2001      	movge	r0, #1
 800e56e:	e7ed      	b.n	800e54c <uxr_update_output_stream_heartbeat_timestamp+0x30>

0800e570 <uxr_begin_output_nack_buffer_it>:
 800e570:	8a40      	ldrh	r0, [r0, #18]
 800e572:	4770      	bx	lr

0800e574 <uxr_next_reliable_nack_buffer_to_send>:
 800e574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e578:	f890 8021 	ldrb.w	r8, [r0, #33]	; 0x21
 800e57c:	b082      	sub	sp, #8
 800e57e:	f1b8 0f00 	cmp.w	r8, #0
 800e582:	d011      	beq.n	800e5a8 <uxr_next_reliable_nack_buffer_to_send+0x34>
 800e584:	4604      	mov	r4, r0
 800e586:	8818      	ldrh	r0, [r3, #0]
 800e588:	460e      	mov	r6, r1
 800e58a:	4617      	mov	r7, r2
 800e58c:	461d      	mov	r5, r3
 800e58e:	2101      	movs	r1, #1
 800e590:	f000 f97c 	bl	800e88c <uxr_seq_num_add>
 800e594:	8028      	strh	r0, [r5, #0]
 800e596:	8a21      	ldrh	r1, [r4, #16]
 800e598:	f000 f980 	bl	800e89c <uxr_seq_num_cmp>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	dd07      	ble.n	800e5b0 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 800e5a0:	f04f 0800 	mov.w	r8, #0
 800e5a4:	f884 8021 	strb.w	r8, [r4, #33]	; 0x21
 800e5a8:	4640      	mov	r0, r8
 800e5aa:	b002      	add	sp, #8
 800e5ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b0:	8921      	ldrh	r1, [r4, #8]
 800e5b2:	8828      	ldrh	r0, [r5, #0]
 800e5b4:	6823      	ldr	r3, [r4, #0]
 800e5b6:	fbb0 f2f1 	udiv	r2, r0, r1
 800e5ba:	fb01 0c12 	mls	ip, r1, r2, r0
 800e5be:	fa1f f28c 	uxth.w	r2, ip
 800e5c2:	9301      	str	r3, [sp, #4]
 800e5c4:	6863      	ldr	r3, [r4, #4]
 800e5c6:	fbb3 fcf1 	udiv	ip, r3, r1
 800e5ca:	9b01      	ldr	r3, [sp, #4]
 800e5cc:	fb02 fc0c 	mul.w	ip, r2, ip
 800e5d0:	f10c 0c04 	add.w	ip, ip, #4
 800e5d4:	4463      	add	r3, ip
 800e5d6:	6033      	str	r3, [r6, #0]
 800e5d8:	6823      	ldr	r3, [r4, #0]
 800e5da:	4463      	add	r3, ip
 800e5dc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800e5e0:	603b      	str	r3, [r7, #0]
 800e5e2:	7b22      	ldrb	r2, [r4, #12]
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	d0d2      	beq.n	800e58e <uxr_next_reliable_nack_buffer_to_send+0x1a>
 800e5e8:	4640      	mov	r0, r8
 800e5ea:	b002      	add	sp, #8
 800e5ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e5f0 <uxr_process_acknack>:
 800e5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f2:	4604      	mov	r4, r0
 800e5f4:	460e      	mov	r6, r1
 800e5f6:	4610      	mov	r0, r2
 800e5f8:	2101      	movs	r1, #1
 800e5fa:	f000 f94b 	bl	800e894 <uxr_seq_num_sub>
 800e5fe:	8a61      	ldrh	r1, [r4, #18]
 800e600:	f000 f948 	bl	800e894 <uxr_seq_num_sub>
 800e604:	b1c0      	cbz	r0, 800e638 <uxr_process_acknack+0x48>
 800e606:	4605      	mov	r5, r0
 800e608:	2700      	movs	r7, #0
 800e60a:	2101      	movs	r1, #1
 800e60c:	8a60      	ldrh	r0, [r4, #18]
 800e60e:	f000 f93d 	bl	800e88c <uxr_seq_num_add>
 800e612:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800e616:	fbb0 f1fc 	udiv	r1, r0, ip
 800e61a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e61e:	fb0c 0111 	mls	r1, ip, r1, r0
 800e622:	b289      	uxth	r1, r1
 800e624:	3701      	adds	r7, #1
 800e626:	fbb3 f3fc 	udiv	r3, r3, ip
 800e62a:	fb01 f303 	mul.w	r3, r1, r3
 800e62e:	42bd      	cmp	r5, r7
 800e630:	7b21      	ldrb	r1, [r4, #12]
 800e632:	8260      	strh	r0, [r4, #18]
 800e634:	50d1      	str	r1, [r2, r3]
 800e636:	d1e8      	bne.n	800e60a <uxr_process_acknack+0x1a>
 800e638:	3e00      	subs	r6, #0
 800e63a:	f04f 0300 	mov.w	r3, #0
 800e63e:	bf18      	it	ne
 800e640:	2601      	movne	r6, #1
 800e642:	f884 3020 	strb.w	r3, [r4, #32]
 800e646:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 800e64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e64c <uxr_is_output_up_to_date>:
 800e64c:	8a01      	ldrh	r1, [r0, #16]
 800e64e:	8a40      	ldrh	r0, [r0, #18]
 800e650:	b508      	push	{r3, lr}
 800e652:	f000 f923 	bl	800e89c <uxr_seq_num_cmp>
 800e656:	fab0 f080 	clz	r0, r0
 800e65a:	0940      	lsrs	r0, r0, #5
 800e65c:	bd08      	pop	{r3, pc}
 800e65e:	bf00      	nop

0800e660 <get_available_free_slots>:
 800e660:	8902      	ldrh	r2, [r0, #8]
 800e662:	b1da      	cbz	r2, 800e69c <get_available_free_slots+0x3c>
 800e664:	b530      	push	{r4, r5, lr}
 800e666:	2100      	movs	r1, #0
 800e668:	6843      	ldr	r3, [r0, #4]
 800e66a:	6805      	ldr	r5, [r0, #0]
 800e66c:	7b04      	ldrb	r4, [r0, #12]
 800e66e:	fbb3 fef2 	udiv	lr, r3, r2
 800e672:	4608      	mov	r0, r1
 800e674:	460b      	mov	r3, r1
 800e676:	fbb3 fcf2 	udiv	ip, r3, r2
 800e67a:	fb02 331c 	mls	r3, r2, ip, r3
 800e67e:	b29b      	uxth	r3, r3
 800e680:	fb0e f303 	mul.w	r3, lr, r3
 800e684:	3101      	adds	r1, #1
 800e686:	f855 c003 	ldr.w	ip, [r5, r3]
 800e68a:	4564      	cmp	r4, ip
 800e68c:	bf08      	it	eq
 800e68e:	3001      	addeq	r0, #1
 800e690:	b28b      	uxth	r3, r1
 800e692:	bf08      	it	eq
 800e694:	b280      	uxtheq	r0, r0
 800e696:	4293      	cmp	r3, r2
 800e698:	d3ed      	bcc.n	800e676 <get_available_free_slots+0x16>
 800e69a:	bd30      	pop	{r4, r5, pc}
 800e69c:	4610      	mov	r0, r2
 800e69e:	4770      	bx	lr

0800e6a0 <uxr_buffer_cancel_data>:
 800e6a0:	b510      	push	{r4, lr}
 800e6a2:	b094      	sub	sp, #80	; 0x50
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	9202      	str	r2, [sp, #8]
 800e6a8:	9205      	str	r2, [sp, #20]
 800e6aa:	9301      	str	r3, [sp, #4]
 800e6ac:	2201      	movs	r2, #1
 800e6ae:	f8ad 301c 	strh.w	r3, [sp, #28]
 800e6b2:	f88d 301e 	strb.w	r3, [sp, #30]
 800e6b6:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 800e6ba:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 800e6be:	2308      	movs	r3, #8
 800e6c0:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 800e6c4:	9300      	str	r3, [sp, #0]
 800e6c6:	2210      	movs	r2, #16
 800e6c8:	ab0c      	add	r3, sp, #48	; 0x30
 800e6ca:	4604      	mov	r4, r0
 800e6cc:	9103      	str	r1, [sp, #12]
 800e6ce:	f7fb fb9f 	bl	8009e10 <uxr_prepare_stream_to_write_submessage>
 800e6d2:	b918      	cbnz	r0, 800e6dc <uxr_buffer_cancel_data+0x3c>
 800e6d4:	4604      	mov	r4, r0
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	b014      	add	sp, #80	; 0x50
 800e6da:	bd10      	pop	{r4, pc}
 800e6dc:	9905      	ldr	r1, [sp, #20]
 800e6de:	aa06      	add	r2, sp, #24
 800e6e0:	4620      	mov	r0, r4
 800e6e2:	f7fb fccb 	bl	800a07c <uxr_init_base_object_request>
 800e6e6:	a906      	add	r1, sp, #24
 800e6e8:	4604      	mov	r4, r0
 800e6ea:	a80c      	add	r0, sp, #48	; 0x30
 800e6ec:	f7fc feda 	bl	800b4a4 <uxr_serialize_READ_DATA_Payload>
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	b014      	add	sp, #80	; 0x50
 800e6f4:	bd10      	pop	{r4, pc}
 800e6f6:	bf00      	nop

0800e6f8 <read_submessage_format>:
 800e6f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6fc:	b095      	sub	sp, #84	; 0x54
 800e6fe:	f8bd 6078 	ldrh.w	r6, [sp, #120]	; 0x78
 800e702:	b113      	cbz	r3, 800e70a <read_submessage_format+0x12>
 800e704:	b015      	add	sp, #84	; 0x54
 800e706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e70a:	460c      	mov	r4, r1
 800e70c:	4615      	mov	r5, r2
 800e70e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800e712:	4607      	mov	r7, r0
 800e714:	981c      	ldr	r0, [sp, #112]	; 0x70
 800e716:	9004      	str	r0, [sp, #16]
 800e718:	981d      	ldr	r0, [sp, #116]	; 0x74
 800e71a:	9005      	str	r0, [sp, #20]
 800e71c:	1a52      	subs	r2, r2, r1
 800e71e:	a80c      	add	r0, sp, #48	; 0x30
 800e720:	4699      	mov	r9, r3
 800e722:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 800e726:	f7fa fa87 	bl	8008c38 <ucdr_init_buffer>
 800e72a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800e72e:	a80c      	add	r0, sp, #48	; 0x30
 800e730:	f7fa fa56 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800e734:	69e2      	ldr	r2, [r4, #28]
 800e736:	b19a      	cbz	r2, 800e760 <read_submessage_format+0x68>
 800e738:	f1b8 0f07 	cmp.w	r8, #7
 800e73c:	f882 9014 	strb.w	r9, [r2, #20]
 800e740:	d040      	beq.n	800e7c4 <read_submessage_format+0xcc>
 800e742:	f1b8 0f08 	cmp.w	r8, #8
 800e746:	d02e      	beq.n	800e7a6 <read_submessage_format+0xae>
 800e748:	f1b8 0f06 	cmp.w	r8, #6
 800e74c:	d011      	beq.n	800e772 <read_submessage_format+0x7a>
 800e74e:	2301      	movs	r3, #1
 800e750:	7513      	strb	r3, [r2, #20]
 800e752:	4629      	mov	r1, r5
 800e754:	4620      	mov	r0, r4
 800e756:	f7fa fabf 	bl	8008cd8 <ucdr_advance_buffer>
 800e75a:	b015      	add	sp, #84	; 0x54
 800e75c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e760:	f1b8 0f07 	cmp.w	r8, #7
 800e764:	d02e      	beq.n	800e7c4 <read_submessage_format+0xcc>
 800e766:	f1b8 0f08 	cmp.w	r8, #8
 800e76a:	d01c      	beq.n	800e7a6 <read_submessage_format+0xae>
 800e76c:	f1b8 0f06 	cmp.w	r8, #6
 800e770:	d1ef      	bne.n	800e752 <read_submessage_format+0x5a>
 800e772:	f8d7 8088 	ldr.w	r8, [r7, #136]	; 0x88
 800e776:	f1b8 0f00 	cmp.w	r8, #0
 800e77a:	d011      	beq.n	800e7a0 <read_submessage_format+0xa8>
 800e77c:	ab0c      	add	r3, sp, #48	; 0x30
 800e77e:	e9cd 3500 	strd	r3, r5, [sp]
 800e782:	2306      	movs	r3, #6
 800e784:	f88d 3016 	strb.w	r3, [sp, #22]
 800e788:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e78c:	9302      	str	r3, [sp, #8]
 800e78e:	4632      	mov	r2, r6
 800e790:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 800e794:	4638      	mov	r0, r7
 800e796:	47c0      	blx	r8
 800e798:	2301      	movs	r3, #1
 800e79a:	69e2      	ldr	r2, [r4, #28]
 800e79c:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 800e7a0:	2a00      	cmp	r2, #0
 800e7a2:	d1d4      	bne.n	800e74e <read_submessage_format+0x56>
 800e7a4:	e7d5      	b.n	800e752 <read_submessage_format+0x5a>
 800e7a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d0f8      	beq.n	800e7a0 <read_submessage_format+0xa8>
 800e7ae:	a906      	add	r1, sp, #24
 800e7b0:	a80c      	add	r0, sp, #48	; 0x30
 800e7b2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 800e7b6:	f7fc ff15 	bl	800b5e4 <uxr_deserialize_SampleIdentity>
 800e7ba:	b9a0      	cbnz	r0, 800e7e6 <read_submessage_format+0xee>
 800e7bc:	69e2      	ldr	r2, [r4, #28]
 800e7be:	2a00      	cmp	r2, #0
 800e7c0:	d1c5      	bne.n	800e74e <read_submessage_format+0x56>
 800e7c2:	e7c6      	b.n	800e752 <read_submessage_format+0x5a>
 800e7c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e7c8:	b13b      	cbz	r3, 800e7da <read_submessage_format+0xe2>
 800e7ca:	a906      	add	r1, sp, #24
 800e7cc:	a80c      	add	r0, sp, #48	; 0x30
 800e7ce:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 800e7d2:	f7fc fc01 	bl	800afd8 <uxr_deserialize_BaseObjectRequest>
 800e7d6:	bb60      	cbnz	r0, 800e832 <read_submessage_format+0x13a>
 800e7d8:	69e2      	ldr	r2, [r4, #28]
 800e7da:	68a3      	ldr	r3, [r4, #8]
 800e7dc:	442b      	add	r3, r5
 800e7de:	60a3      	str	r3, [r4, #8]
 800e7e0:	2a00      	cmp	r2, #0
 800e7e2:	d1b4      	bne.n	800e74e <read_submessage_format+0x56>
 800e7e4:	e7b5      	b.n	800e752 <read_submessage_format+0x5a>
 800e7e6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800e7ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e7ec:	1a52      	subs	r2, r2, r1
 800e7ee:	eba8 0803 	sub.w	r8, r8, r3
 800e7f2:	a80c      	add	r0, sp, #48	; 0x30
 800e7f4:	f7fa fa20 	bl	8008c38 <ucdr_init_buffer>
 800e7f8:	44a8      	add	r8, r5
 800e7fa:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800e7fe:	a80c      	add	r0, sp, #48	; 0x30
 800e800:	f7fa f9ee 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800e804:	fa1f f888 	uxth.w	r8, r8
 800e808:	ab0c      	add	r3, sp, #48	; 0x30
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	f8cd 8004 	str.w	r8, [sp, #4]
 800e810:	2108      	movs	r1, #8
 800e812:	f88d 1016 	strb.w	r1, [sp, #22]
 800e816:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800e81a:	9102      	str	r1, [sp, #8]
 800e81c:	ab06      	add	r3, sp, #24
 800e81e:	4632      	mov	r2, r6
 800e820:	9905      	ldr	r1, [sp, #20]
 800e822:	f8d7 60a4 	ldr.w	r6, [r7, #164]	; 0xa4
 800e826:	4638      	mov	r0, r7
 800e828:	47b0      	blx	r6
 800e82a:	2301      	movs	r3, #1
 800e82c:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 800e830:	e7c4      	b.n	800e7bc <read_submessage_format+0xc4>
 800e832:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800e836:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e838:	1a52      	subs	r2, r2, r1
 800e83a:	a80c      	add	r0, sp, #48	; 0x30
 800e83c:	eba8 0803 	sub.w	r8, r8, r3
 800e840:	f7fa f9fa 	bl	8008c38 <ucdr_init_buffer>
 800e844:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 800e848:	a80c      	add	r0, sp, #48	; 0x30
 800e84a:	f7fa f9c9 	bl	8008be0 <ucdr_set_on_full_buffer_callback>
 800e84e:	ab0c      	add	r3, sp, #48	; 0x30
 800e850:	9300      	str	r3, [sp, #0]
 800e852:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800e856:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800e85a:	44a8      	add	r8, r5
 800e85c:	fa1f f888 	uxth.w	r8, r8
 800e860:	f8cd 8004 	str.w	r8, [sp, #4]
 800e864:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800e868:	2107      	movs	r1, #7
 800e86a:	f88d 1016 	strb.w	r1, [sp, #22]
 800e86e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800e872:	9102      	str	r1, [sp, #8]
 800e874:	4632      	mov	r2, r6
 800e876:	b29b      	uxth	r3, r3
 800e878:	f8d7 60ac 	ldr.w	r6, [r7, #172]	; 0xac
 800e87c:	9905      	ldr	r1, [sp, #20]
 800e87e:	4638      	mov	r0, r7
 800e880:	47b0      	blx	r6
 800e882:	2301      	movs	r3, #1
 800e884:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 800e888:	e7a6      	b.n	800e7d8 <read_submessage_format+0xe0>
 800e88a:	bf00      	nop

0800e88c <uxr_seq_num_add>:
 800e88c:	4408      	add	r0, r1
 800e88e:	b280      	uxth	r0, r0
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop

0800e894 <uxr_seq_num_sub>:
 800e894:	1a40      	subs	r0, r0, r1
 800e896:	b280      	uxth	r0, r0
 800e898:	4770      	bx	lr
 800e89a:	bf00      	nop

0800e89c <uxr_seq_num_cmp>:
 800e89c:	4288      	cmp	r0, r1
 800e89e:	d011      	beq.n	800e8c4 <uxr_seq_num_cmp+0x28>
 800e8a0:	d309      	bcc.n	800e8b6 <uxr_seq_num_cmp+0x1a>
 800e8a2:	4288      	cmp	r0, r1
 800e8a4:	d910      	bls.n	800e8c8 <uxr_seq_num_cmp+0x2c>
 800e8a6:	1a40      	subs	r0, r0, r1
 800e8a8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e8ac:	bfd4      	ite	le
 800e8ae:	2001      	movle	r0, #1
 800e8b0:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 800e8b4:	4770      	bx	lr
 800e8b6:	1a0b      	subs	r3, r1, r0
 800e8b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8bc:	daf1      	bge.n	800e8a2 <uxr_seq_num_cmp+0x6>
 800e8be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8c2:	4770      	bx	lr
 800e8c4:	2000      	movs	r0, #0
 800e8c6:	4770      	bx	lr
 800e8c8:	2001      	movs	r0, #1
 800e8ca:	4770      	bx	lr

0800e8cc <uxr_init_framing_io>:
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	7041      	strb	r1, [r0, #1]
 800e8d0:	7003      	strb	r3, [r0, #0]
 800e8d2:	8583      	strh	r3, [r0, #44]	; 0x2c
 800e8d4:	4770      	bx	lr
 800e8d6:	bf00      	nop

0800e8d8 <uxr_write_framed_msg>:
 800e8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8dc:	4617      	mov	r7, r2
 800e8de:	7842      	ldrb	r2, [r0, #1]
 800e8e0:	b083      	sub	sp, #12
 800e8e2:	460e      	mov	r6, r1
 800e8e4:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 800e8e8:	469a      	mov	sl, r3
 800e8ea:	2901      	cmp	r1, #1
 800e8ec:	f04f 037e 	mov.w	r3, #126	; 0x7e
 800e8f0:	4604      	mov	r4, r0
 800e8f2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 800e8f6:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800e8fa:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 800e8fe:	f240 8137 	bls.w	800eb70 <uxr_write_framed_msg+0x298>
 800e902:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 800e906:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 800e90a:	2901      	cmp	r1, #1
 800e90c:	f04f 0202 	mov.w	r2, #2
 800e910:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800e914:	f240 808f 	bls.w	800ea36 <uxr_write_framed_msg+0x15e>
 800e918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e91a:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 800e91e:	b2dd      	uxtb	r5, r3
 800e920:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 800e924:	2203      	movs	r2, #3
 800e926:	2901      	cmp	r1, #1
 800e928:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800e92c:	f240 809a 	bls.w	800ea64 <uxr_write_framed_msg+0x18c>
 800e930:	18a1      	adds	r1, r4, r2
 800e932:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e934:	f881 5038 	strb.w	r5, [r1, #56]	; 0x38
 800e938:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800e93c:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 800e940:	3201      	adds	r2, #1
 800e942:	2801      	cmp	r0, #1
 800e944:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800e948:	f240 80a0 	bls.w	800ea8c <uxr_write_framed_msg+0x1b4>
 800e94c:	18a0      	adds	r0, r4, r2
 800e94e:	3201      	adds	r2, #1
 800e950:	b2d2      	uxtb	r2, r2
 800e952:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 800e956:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	f000 80a9 	beq.w	800eab2 <uxr_write_framed_msg+0x1da>
 800e960:	f04f 0900 	mov.w	r9, #0
 800e964:	46c8      	mov	r8, r9
 800e966:	f81a 3008 	ldrb.w	r3, [sl, r8]
 800e96a:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 800e96e:	2901      	cmp	r1, #1
 800e970:	f240 80c3 	bls.w	800eafa <uxr_write_framed_msg+0x222>
 800e974:	2a29      	cmp	r2, #41	; 0x29
 800e976:	f200 809f 	bhi.w	800eab8 <uxr_write_framed_msg+0x1e0>
 800e97a:	18a1      	adds	r1, r4, r2
 800e97c:	3201      	adds	r2, #1
 800e97e:	b2d2      	uxtb	r2, r2
 800e980:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 800e984:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800e988:	ea89 0303 	eor.w	r3, r9, r3
 800e98c:	498c      	ldr	r1, [pc, #560]	; (800ebc0 <uxr_write_framed_msg+0x2e8>)
 800e98e:	b2db      	uxtb	r3, r3
 800e990:	f108 0801 	add.w	r8, r8, #1
 800e994:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e998:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 800e99c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e99e:	4543      	cmp	r3, r8
 800e9a0:	d8e1      	bhi.n	800e966 <uxr_write_framed_msg+0x8e>
 800e9a2:	ea4f 2319 	mov.w	r3, r9, lsr #8
 800e9a6:	fa5f f889 	uxtb.w	r8, r9
 800e9aa:	9301      	str	r3, [sp, #4]
 800e9ac:	f04f 0900 	mov.w	r9, #0
 800e9b0:	f1a8 0a7d 	sub.w	sl, r8, #125	; 0x7d
 800e9b4:	fa5f f18a 	uxtb.w	r1, sl
 800e9b8:	2901      	cmp	r1, #1
 800e9ba:	d921      	bls.n	800ea00 <uxr_write_framed_msg+0x128>
 800e9bc:	2a29      	cmp	r2, #41	; 0x29
 800e9be:	f240 80af 	bls.w	800eb20 <uxr_write_framed_msg+0x248>
 800e9c2:	2500      	movs	r5, #0
 800e9c4:	e000      	b.n	800e9c8 <uxr_write_framed_msg+0xf0>
 800e9c6:	b160      	cbz	r0, 800e9e2 <uxr_write_framed_msg+0x10a>
 800e9c8:	f105 0138 	add.w	r1, r5, #56	; 0x38
 800e9cc:	1b52      	subs	r2, r2, r5
 800e9ce:	465b      	mov	r3, fp
 800e9d0:	4421      	add	r1, r4
 800e9d2:	4638      	mov	r0, r7
 800e9d4:	47b0      	blx	r6
 800e9d6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 800e9da:	4405      	add	r5, r0
 800e9dc:	4295      	cmp	r5, r2
 800e9de:	d3f2      	bcc.n	800e9c6 <uxr_write_framed_msg+0xee>
 800e9e0:	d003      	beq.n	800e9ea <uxr_write_framed_msg+0x112>
 800e9e2:	2000      	movs	r0, #0
 800e9e4:	b003      	add	sp, #12
 800e9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ea:	fa5f f18a 	uxtb.w	r1, sl
 800e9ee:	f04f 0300 	mov.w	r3, #0
 800e9f2:	2901      	cmp	r1, #1
 800e9f4:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 800e9f8:	f04f 0200 	mov.w	r2, #0
 800e9fc:	f200 8090 	bhi.w	800eb20 <uxr_write_framed_msg+0x248>
 800ea00:	1c51      	adds	r1, r2, #1
 800ea02:	b2c9      	uxtb	r1, r1
 800ea04:	2929      	cmp	r1, #41	; 0x29
 800ea06:	d8dc      	bhi.n	800e9c2 <uxr_write_framed_msg+0xea>
 800ea08:	18a5      	adds	r5, r4, r2
 800ea0a:	4421      	add	r1, r4
 800ea0c:	3202      	adds	r2, #2
 800ea0e:	f088 0820 	eor.w	r8, r8, #32
 800ea12:	4648      	mov	r0, r9
 800ea14:	f04f 037d 	mov.w	r3, #125	; 0x7d
 800ea18:	b2d2      	uxtb	r2, r2
 800ea1a:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
 800ea1e:	f04f 0901 	mov.w	r9, #1
 800ea22:	f881 8038 	strb.w	r8, [r1, #56]	; 0x38
 800ea26:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	f040 8085 	bne.w	800eb3a <uxr_write_framed_msg+0x262>
 800ea30:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea34:	e7bc      	b.n	800e9b0 <uxr_write_framed_msg+0xd8>
 800ea36:	4611      	mov	r1, r2
 800ea38:	f04f 0c03 	mov.w	ip, #3
 800ea3c:	2204      	movs	r2, #4
 800ea3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea40:	4421      	add	r1, r4
 800ea42:	b2dd      	uxtb	r5, r3
 800ea44:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 800ea48:	f881 e038 	strb.w	lr, [r1, #56]	; 0x38
 800ea4c:	44a4      	add	ip, r4
 800ea4e:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 800ea52:	f080 0020 	eor.w	r0, r0, #32
 800ea56:	2901      	cmp	r1, #1
 800ea58:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 800ea5c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800ea60:	f63f af66 	bhi.w	800e930 <uxr_write_framed_msg+0x58>
 800ea64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea66:	18a0      	adds	r0, r4, r2
 800ea68:	f085 0520 	eor.w	r5, r5, #32
 800ea6c:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 800ea70:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800ea74:	f880 c038 	strb.w	ip, [r0, #56]	; 0x38
 800ea78:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 800ea7c:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 800ea80:	3202      	adds	r2, #2
 800ea82:	2801      	cmp	r0, #1
 800ea84:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800ea88:	f63f af60 	bhi.w	800e94c <uxr_write_framed_msg+0x74>
 800ea8c:	1c50      	adds	r0, r2, #1
 800ea8e:	18a5      	adds	r5, r4, r2
 800ea90:	fa54 f080 	uxtab	r0, r4, r0
 800ea94:	3202      	adds	r2, #2
 800ea96:	f081 0120 	eor.w	r1, r1, #32
 800ea9a:	b2d2      	uxtb	r2, r2
 800ea9c:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 800eaa0:	f885 c038 	strb.w	ip, [r5, #56]	; 0x38
 800eaa4:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 800eaa8:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	f47f af57 	bne.w	800e960 <uxr_write_framed_msg+0x88>
 800eab2:	9301      	str	r3, [sp, #4]
 800eab4:	4698      	mov	r8, r3
 800eab6:	e779      	b.n	800e9ac <uxr_write_framed_msg+0xd4>
 800eab8:	2500      	movs	r5, #0
 800eaba:	e001      	b.n	800eac0 <uxr_write_framed_msg+0x1e8>
 800eabc:	2800      	cmp	r0, #0
 800eabe:	d090      	beq.n	800e9e2 <uxr_write_framed_msg+0x10a>
 800eac0:	f105 0138 	add.w	r1, r5, #56	; 0x38
 800eac4:	1b52      	subs	r2, r2, r5
 800eac6:	465b      	mov	r3, fp
 800eac8:	4421      	add	r1, r4
 800eaca:	4638      	mov	r0, r7
 800eacc:	47b0      	blx	r6
 800eace:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 800ead2:	4405      	add	r5, r0
 800ead4:	4295      	cmp	r5, r2
 800ead6:	d3f1      	bcc.n	800eabc <uxr_write_framed_msg+0x1e4>
 800ead8:	d183      	bne.n	800e9e2 <uxr_write_framed_msg+0x10a>
 800eada:	f04f 0300 	mov.w	r3, #0
 800eade:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 800eae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eae4:	4543      	cmp	r3, r8
 800eae6:	d964      	bls.n	800ebb2 <uxr_write_framed_msg+0x2da>
 800eae8:	f81a 3008 	ldrb.w	r3, [sl, r8]
 800eaec:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 800eaf0:	2901      	cmp	r1, #1
 800eaf2:	f04f 0200 	mov.w	r2, #0
 800eaf6:	f63f af3d 	bhi.w	800e974 <uxr_write_framed_msg+0x9c>
 800eafa:	1c51      	adds	r1, r2, #1
 800eafc:	b2c9      	uxtb	r1, r1
 800eafe:	2929      	cmp	r1, #41	; 0x29
 800eb00:	d8da      	bhi.n	800eab8 <uxr_write_framed_msg+0x1e0>
 800eb02:	18a0      	adds	r0, r4, r2
 800eb04:	4421      	add	r1, r4
 800eb06:	f04f 057d 	mov.w	r5, #125	; 0x7d
 800eb0a:	3202      	adds	r2, #2
 800eb0c:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
 800eb10:	b2d2      	uxtb	r2, r2
 800eb12:	f083 0020 	eor.w	r0, r3, #32
 800eb16:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 800eb1a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800eb1e:	e733      	b.n	800e988 <uxr_write_framed_msg+0xb0>
 800eb20:	18a1      	adds	r1, r4, r2
 800eb22:	3201      	adds	r2, #1
 800eb24:	4648      	mov	r0, r9
 800eb26:	b2d2      	uxtb	r2, r2
 800eb28:	f881 8038 	strb.w	r8, [r1, #56]	; 0x38
 800eb2c:	f04f 0901 	mov.w	r9, #1
 800eb30:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800eb34:	2800      	cmp	r0, #0
 800eb36:	f43f af7b 	beq.w	800ea30 <uxr_write_framed_msg+0x158>
 800eb3a:	2500      	movs	r5, #0
 800eb3c:	e002      	b.n	800eb44 <uxr_write_framed_msg+0x26c>
 800eb3e:	2800      	cmp	r0, #0
 800eb40:	f43f af4f 	beq.w	800e9e2 <uxr_write_framed_msg+0x10a>
 800eb44:	f105 0138 	add.w	r1, r5, #56	; 0x38
 800eb48:	1b52      	subs	r2, r2, r5
 800eb4a:	465b      	mov	r3, fp
 800eb4c:	4421      	add	r1, r4
 800eb4e:	4638      	mov	r0, r7
 800eb50:	47b0      	blx	r6
 800eb52:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 800eb56:	4405      	add	r5, r0
 800eb58:	4295      	cmp	r5, r2
 800eb5a:	d3f0      	bcc.n	800eb3e <uxr_write_framed_msg+0x266>
 800eb5c:	f47f af41 	bne.w	800e9e2 <uxr_write_framed_msg+0x10a>
 800eb60:	2300      	movs	r3, #0
 800eb62:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 800eb66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb68:	b298      	uxth	r0, r3
 800eb6a:	b003      	add	sp, #12
 800eb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb70:	217d      	movs	r1, #125	; 0x7d
 800eb72:	f082 0220 	eor.w	r2, r2, #32
 800eb76:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 800eb7a:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 800eb7e:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 800eb82:	2901      	cmp	r1, #1
 800eb84:	f04f 0203 	mov.w	r2, #3
 800eb88:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800eb8c:	d804      	bhi.n	800eb98 <uxr_write_framed_msg+0x2c0>
 800eb8e:	4611      	mov	r1, r2
 800eb90:	f04f 0c04 	mov.w	ip, #4
 800eb94:	2205      	movs	r2, #5
 800eb96:	e752      	b.n	800ea3e <uxr_write_framed_msg+0x166>
 800eb98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb9a:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 800eb9e:	b2dd      	uxtb	r5, r3
 800eba0:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 800eba4:	2204      	movs	r2, #4
 800eba6:	2901      	cmp	r1, #1
 800eba8:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 800ebac:	f63f aec0 	bhi.w	800e930 <uxr_write_framed_msg+0x58>
 800ebb0:	e758      	b.n	800ea64 <uxr_write_framed_msg+0x18c>
 800ebb2:	ea4f 2319 	mov.w	r3, r9, lsr #8
 800ebb6:	fa5f f889 	uxtb.w	r8, r9
 800ebba:	9301      	str	r3, [sp, #4]
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	e6f5      	b.n	800e9ac <uxr_write_framed_msg+0xd4>
 800ebc0:	080119b8 	.word	0x080119b8

0800ebc4 <uxr_framing_read_transport>:
 800ebc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebc8:	4604      	mov	r4, r0
 800ebca:	b083      	sub	sp, #12
 800ebcc:	461f      	mov	r7, r3
 800ebce:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800ebd2:	4689      	mov	r9, r1
 800ebd4:	4692      	mov	sl, r2
 800ebd6:	f7fb fbff 	bl	800a3d8 <uxr_millis>
 800ebda:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800ebde:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 800ebe2:	42b3      	cmp	r3, r6
 800ebe4:	4680      	mov	r8, r0
 800ebe6:	d061      	beq.n	800ecac <uxr_framing_read_transport+0xe8>
 800ebe8:	d81c      	bhi.n	800ec24 <uxr_framing_read_transport+0x60>
 800ebea:	1e75      	subs	r5, r6, #1
 800ebec:	1aed      	subs	r5, r5, r3
 800ebee:	b2ed      	uxtb	r5, r5
 800ebf0:	2600      	movs	r6, #0
 800ebf2:	455d      	cmp	r5, fp
 800ebf4:	d81f      	bhi.n	800ec36 <uxr_framing_read_transport+0x72>
 800ebf6:	19ab      	adds	r3, r5, r6
 800ebf8:	455b      	cmp	r3, fp
 800ebfa:	bf84      	itt	hi
 800ebfc:	ebab 0605 	subhi.w	r6, fp, r5
 800ec00:	b2f6      	uxtbhi	r6, r6
 800ec02:	b9ed      	cbnz	r5, 800ec40 <uxr_framing_read_transport+0x7c>
 800ec04:	f04f 0b00 	mov.w	fp, #0
 800ec08:	f7fb fbe6 	bl	800a3d8 <uxr_millis>
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	eba0 0808 	sub.w	r8, r0, r8
 800ec12:	eba3 0308 	sub.w	r3, r3, r8
 800ec16:	4658      	mov	r0, fp
 800ec18:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec1c:	603b      	str	r3, [r7, #0]
 800ec1e:	b003      	add	sp, #12
 800ec20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec24:	2e00      	cmp	r6, #0
 800ec26:	d049      	beq.n	800ecbc <uxr_framing_read_transport+0xf8>
 800ec28:	f1c3 052a 	rsb	r5, r3, #42	; 0x2a
 800ec2c:	b2ed      	uxtb	r5, r5
 800ec2e:	3e01      	subs	r6, #1
 800ec30:	455d      	cmp	r5, fp
 800ec32:	b2f6      	uxtb	r6, r6
 800ec34:	d9df      	bls.n	800ebf6 <uxr_framing_read_transport+0x32>
 800ec36:	fa5f f58b 	uxtb.w	r5, fp
 800ec3a:	2600      	movs	r6, #0
 800ec3c:	2d00      	cmp	r5, #0
 800ec3e:	d0e1      	beq.n	800ec04 <uxr_framing_read_transport+0x40>
 800ec40:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800ec44:	3102      	adds	r1, #2
 800ec46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec48:	9300      	str	r3, [sp, #0]
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	4421      	add	r1, r4
 800ec4e:	462a      	mov	r2, r5
 800ec50:	4650      	mov	r0, sl
 800ec52:	47c8      	blx	r9
 800ec54:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800ec58:	4a1a      	ldr	r2, [pc, #104]	; (800ecc4 <uxr_framing_read_transport+0x100>)
 800ec5a:	4403      	add	r3, r0
 800ec5c:	0859      	lsrs	r1, r3, #1
 800ec5e:	fba2 2101 	umull	r2, r1, r2, r1
 800ec62:	0889      	lsrs	r1, r1, #2
 800ec64:	222a      	movs	r2, #42	; 0x2a
 800ec66:	fb02 3111 	mls	r1, r2, r1, r3
 800ec6a:	4683      	mov	fp, r0
 800ec6c:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 800ec70:	2800      	cmp	r0, #0
 800ec72:	d0c7      	beq.n	800ec04 <uxr_framing_read_transport+0x40>
 800ec74:	42a8      	cmp	r0, r5
 800ec76:	d1c7      	bne.n	800ec08 <uxr_framing_read_transport+0x44>
 800ec78:	2e00      	cmp	r6, #0
 800ec7a:	d0c5      	beq.n	800ec08 <uxr_framing_read_transport+0x44>
 800ec7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec7e:	9300      	str	r3, [sp, #0]
 800ec80:	3102      	adds	r1, #2
 800ec82:	4632      	mov	r2, r6
 800ec84:	4421      	add	r1, r4
 800ec86:	2300      	movs	r3, #0
 800ec88:	4650      	mov	r0, sl
 800ec8a:	47c8      	blx	r9
 800ec8c:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800ec90:	4a0c      	ldr	r2, [pc, #48]	; (800ecc4 <uxr_framing_read_transport+0x100>)
 800ec92:	180b      	adds	r3, r1, r0
 800ec94:	0859      	lsrs	r1, r3, #1
 800ec96:	fba2 1201 	umull	r1, r2, r2, r1
 800ec9a:	0892      	lsrs	r2, r2, #2
 800ec9c:	212a      	movs	r1, #42	; 0x2a
 800ec9e:	fb01 3312 	mls	r3, r1, r2, r3
 800eca2:	eb00 0b05 	add.w	fp, r0, r5
 800eca6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 800ecaa:	e7ad      	b.n	800ec08 <uxr_framing_read_transport+0x44>
 800ecac:	2600      	movs	r6, #0
 800ecae:	f1bb 0f28 	cmp.w	fp, #40	; 0x28
 800ecb2:	85a6      	strh	r6, [r4, #44]	; 0x2c
 800ecb4:	d9bf      	bls.n	800ec36 <uxr_framing_read_transport+0x72>
 800ecb6:	2102      	movs	r1, #2
 800ecb8:	2529      	movs	r5, #41	; 0x29
 800ecba:	e7c4      	b.n	800ec46 <uxr_framing_read_transport+0x82>
 800ecbc:	f1c3 0529 	rsb	r5, r3, #41	; 0x29
 800ecc0:	b2ed      	uxtb	r5, r5
 800ecc2:	e796      	b.n	800ebf2 <uxr_framing_read_transport+0x2e>
 800ecc4:	30c30c31 	.word	0x30c30c31

0800ecc8 <uxr_read_framed_msg>:
 800ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eccc:	461e      	mov	r6, r3
 800ecce:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 800ecd2:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800ecd6:	429d      	cmp	r5, r3
 800ecd8:	b083      	sub	sp, #12
 800ecda:	4604      	mov	r4, r0
 800ecdc:	4688      	mov	r8, r1
 800ecde:	4691      	mov	r9, r2
 800ece0:	f000 8188 	beq.w	800eff4 <uxr_read_framed_msg+0x32c>
 800ece4:	7823      	ldrb	r3, [r4, #0]
 800ece6:	4dc1      	ldr	r5, [pc, #772]	; (800efec <uxr_read_framed_msg+0x324>)
 800ece8:	4fc1      	ldr	r7, [pc, #772]	; (800eff0 <uxr_read_framed_msg+0x328>)
 800ecea:	2b07      	cmp	r3, #7
 800ecec:	d8fd      	bhi.n	800ecea <uxr_read_framed_msg+0x22>
 800ecee:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ecf2:	0115      	.short	0x0115
 800ecf4:	00d600f6 	.word	0x00d600f6
 800ecf8:	009000b9 	.word	0x009000b9
 800ecfc:	0030004d 	.word	0x0030004d
 800ed00:	0008      	.short	0x0008
 800ed02:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800ed06:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ed0a:	4299      	cmp	r1, r3
 800ed0c:	f000 814a 	beq.w	800efa4 <uxr_read_framed_msg+0x2dc>
 800ed10:	18e2      	adds	r2, r4, r3
 800ed12:	7892      	ldrb	r2, [r2, #2]
 800ed14:	2a7d      	cmp	r2, #125	; 0x7d
 800ed16:	f000 8199 	beq.w	800f04c <uxr_read_framed_msg+0x384>
 800ed1a:	3301      	adds	r3, #1
 800ed1c:	0858      	lsrs	r0, r3, #1
 800ed1e:	fba5 1000 	umull	r1, r0, r5, r0
 800ed22:	0880      	lsrs	r0, r0, #2
 800ed24:	212a      	movs	r1, #42	; 0x2a
 800ed26:	fb01 3310 	mls	r3, r1, r0, r3
 800ed2a:	2a7e      	cmp	r2, #126	; 0x7e
 800ed2c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800ed30:	f000 8252 	beq.w	800f1d8 <uxr_read_framed_msg+0x510>
 800ed34:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 800ed36:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 800ed38:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800ed3c:	b29b      	uxth	r3, r3
 800ed3e:	2200      	movs	r2, #0
 800ed40:	4299      	cmp	r1, r3
 800ed42:	86a3      	strh	r3, [r4, #52]	; 0x34
 800ed44:	7022      	strb	r2, [r4, #0]
 800ed46:	f000 8179 	beq.w	800f03c <uxr_read_framed_msg+0x374>
 800ed4a:	2000      	movs	r0, #0
 800ed4c:	b003      	add	sp, #12
 800ed4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed52:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800ed56:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ed5a:	4299      	cmp	r1, r3
 800ed5c:	f000 8131 	beq.w	800efc2 <uxr_read_framed_msg+0x2fa>
 800ed60:	18e2      	adds	r2, r4, r3
 800ed62:	7890      	ldrb	r0, [r2, #2]
 800ed64:	287d      	cmp	r0, #125	; 0x7d
 800ed66:	f000 8190 	beq.w	800f08a <uxr_read_framed_msg+0x3c2>
 800ed6a:	3301      	adds	r3, #1
 800ed6c:	085a      	lsrs	r2, r3, #1
 800ed6e:	fba5 1202 	umull	r1, r2, r5, r2
 800ed72:	0892      	lsrs	r2, r2, #2
 800ed74:	212a      	movs	r1, #42	; 0x2a
 800ed76:	fb01 3312 	mls	r3, r1, r2, r3
 800ed7a:	287e      	cmp	r0, #126	; 0x7e
 800ed7c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800ed80:	f000 821a 	beq.w	800f1b8 <uxr_read_framed_msg+0x4f0>
 800ed84:	2307      	movs	r3, #7
 800ed86:	86a0      	strh	r0, [r4, #52]	; 0x34
 800ed88:	7023      	strb	r3, [r4, #0]
 800ed8a:	e7ae      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800ed8c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800ed8e:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 800ed92:	459e      	cmp	lr, r3
 800ed94:	d938      	bls.n	800ee08 <uxr_read_framed_msg+0x140>
 800ed96:	ee07 8a90 	vmov	s15, r8
 800ed9a:	212a      	movs	r1, #42	; 0x2a
 800ed9c:	e020      	b.n	800ede0 <uxr_read_framed_msg+0x118>
 800ed9e:	f89b c002 	ldrb.w	ip, [fp, #2]
 800eda2:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 800eda6:	f000 80d4 	beq.w	800ef52 <uxr_read_framed_msg+0x28a>
 800edaa:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 800edae:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 800edb2:	f000 8219 	beq.w	800f1e8 <uxr_read_framed_msg+0x520>
 800edb6:	f806 c003 	strb.w	ip, [r6, r3]
 800edba:	f8b4 a036 	ldrh.w	sl, [r4, #54]	; 0x36
 800edbe:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800edc0:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 800edc4:	ea8a 000c 	eor.w	r0, sl, ip
 800edc8:	b2c0      	uxtb	r0, r0
 800edca:	3301      	adds	r3, #1
 800edcc:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 800edd0:	b29b      	uxth	r3, r3
 800edd2:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 800edd6:	4573      	cmp	r3, lr
 800edd8:	8663      	strh	r3, [r4, #50]	; 0x32
 800edda:	86e2      	strh	r2, [r4, #54]	; 0x36
 800eddc:	f080 8120 	bcs.w	800f020 <uxr_read_framed_msg+0x358>
 800ede0:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 800ede4:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 800ede8:	f100 0c01 	add.w	ip, r0, #1
 800edec:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800edf0:	fba5 8202 	umull	r8, r2, r5, r2
 800edf4:	0892      	lsrs	r2, r2, #2
 800edf6:	4582      	cmp	sl, r0
 800edf8:	eb04 0b00 	add.w	fp, r4, r0
 800edfc:	fb01 c212 	mls	r2, r1, r2, ip
 800ee00:	d1cd      	bne.n	800ed9e <uxr_read_framed_msg+0xd6>
 800ee02:	ee17 8a90 	vmov	r8, s15
 800ee06:	459e      	cmp	lr, r3
 800ee08:	f040 8111 	bne.w	800f02e <uxr_read_framed_msg+0x366>
 800ee0c:	2306      	movs	r3, #6
 800ee0e:	7023      	strb	r3, [r4, #0]
 800ee10:	e76b      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800ee12:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 800ee16:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ee1a:	4298      	cmp	r0, r3
 800ee1c:	f000 80c2 	beq.w	800efa4 <uxr_read_framed_msg+0x2dc>
 800ee20:	18e2      	adds	r2, r4, r3
 800ee22:	7891      	ldrb	r1, [r2, #2]
 800ee24:	297d      	cmp	r1, #125	; 0x7d
 800ee26:	f000 814c 	beq.w	800f0c2 <uxr_read_framed_msg+0x3fa>
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	085a      	lsrs	r2, r3, #1
 800ee2e:	fba5 0202 	umull	r0, r2, r5, r2
 800ee32:	0892      	lsrs	r2, r2, #2
 800ee34:	202a      	movs	r0, #42	; 0x2a
 800ee36:	fb00 3312 	mls	r3, r0, r2, r3
 800ee3a:	297e      	cmp	r1, #126	; 0x7e
 800ee3c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800ee40:	f000 81ca 	beq.w	800f1d8 <uxr_read_framed_msg+0x510>
 800ee44:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800ee46:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800ee4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ee4c:	b29b      	uxth	r3, r3
 800ee4e:	2000      	movs	r0, #0
 800ee50:	428b      	cmp	r3, r1
 800ee52:	8623      	strh	r3, [r4, #48]	; 0x30
 800ee54:	8660      	strh	r0, [r4, #50]	; 0x32
 800ee56:	86e0      	strh	r0, [r4, #54]	; 0x36
 800ee58:	f240 80df 	bls.w	800f01a <uxr_read_framed_msg+0x352>
 800ee5c:	7020      	strb	r0, [r4, #0]
 800ee5e:	b003      	add	sp, #12
 800ee60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee64:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800ee68:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ee6c:	4299      	cmp	r1, r3
 800ee6e:	f000 80a8 	beq.w	800efc2 <uxr_read_framed_msg+0x2fa>
 800ee72:	18e2      	adds	r2, r4, r3
 800ee74:	7890      	ldrb	r0, [r2, #2]
 800ee76:	287d      	cmp	r0, #125	; 0x7d
 800ee78:	f000 8164 	beq.w	800f144 <uxr_read_framed_msg+0x47c>
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	085a      	lsrs	r2, r3, #1
 800ee80:	fba5 1202 	umull	r1, r2, r5, r2
 800ee84:	0892      	lsrs	r2, r2, #2
 800ee86:	212a      	movs	r1, #42	; 0x2a
 800ee88:	fb01 3312 	mls	r3, r1, r2, r3
 800ee8c:	287e      	cmp	r0, #126	; 0x7e
 800ee8e:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800ee92:	f000 8191 	beq.w	800f1b8 <uxr_read_framed_msg+0x4f0>
 800ee96:	2304      	movs	r3, #4
 800ee98:	8620      	strh	r0, [r4, #48]	; 0x30
 800ee9a:	7023      	strb	r3, [r4, #0]
 800ee9c:	e725      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800ee9e:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 800eea2:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 800eea6:	4290      	cmp	r0, r2
 800eea8:	f000 80b3 	beq.w	800f012 <uxr_read_framed_msg+0x34a>
 800eeac:	18a3      	adds	r3, r4, r2
 800eeae:	7899      	ldrb	r1, [r3, #2]
 800eeb0:	297d      	cmp	r1, #125	; 0x7d
 800eeb2:	f000 8164 	beq.w	800f17e <uxr_read_framed_msg+0x4b6>
 800eeb6:	3201      	adds	r2, #1
 800eeb8:	0850      	lsrs	r0, r2, #1
 800eeba:	fba5 3000 	umull	r3, r0, r5, r0
 800eebe:	0880      	lsrs	r0, r0, #2
 800eec0:	232a      	movs	r3, #42	; 0x2a
 800eec2:	fb03 2210 	mls	r2, r3, r0, r2
 800eec6:	297e      	cmp	r1, #126	; 0x7e
 800eec8:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 800eecc:	f000 8188 	beq.w	800f1e0 <uxr_read_framed_msg+0x518>
 800eed0:	7863      	ldrb	r3, [r4, #1]
 800eed2:	428b      	cmp	r3, r1
 800eed4:	bf0c      	ite	eq
 800eed6:	2303      	moveq	r3, #3
 800eed8:	2300      	movne	r3, #0
 800eeda:	7023      	strb	r3, [r4, #0]
 800eedc:	e705      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800eede:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800eee2:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800eee6:	2200      	movs	r2, #0
 800eee8:	4299      	cmp	r1, r3
 800eeea:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 800eeee:	d06c      	beq.n	800efca <uxr_read_framed_msg+0x302>
 800eef0:	18e2      	adds	r2, r4, r3
 800eef2:	7890      	ldrb	r0, [r2, #2]
 800eef4:	287d      	cmp	r0, #125	; 0x7d
 800eef6:	f000 8101 	beq.w	800f0fc <uxr_read_framed_msg+0x434>
 800eefa:	3301      	adds	r3, #1
 800eefc:	085a      	lsrs	r2, r3, #1
 800eefe:	fba5 1202 	umull	r1, r2, r5, r2
 800ef02:	0892      	lsrs	r2, r2, #2
 800ef04:	212a      	movs	r1, #42	; 0x2a
 800ef06:	fb01 3312 	mls	r3, r1, r2, r3
 800ef0a:	287e      	cmp	r0, #126	; 0x7e
 800ef0c:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 800ef10:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800ef14:	d059      	beq.n	800efca <uxr_read_framed_msg+0x302>
 800ef16:	2302      	movs	r3, #2
 800ef18:	7023      	strb	r3, [r4, #0]
 800ef1a:	e6e6      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800ef1c:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 800ef20:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 800ef24:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 800ef28:	1c51      	adds	r1, r2, #1
 800ef2a:	084b      	lsrs	r3, r1, #1
 800ef2c:	fba5 c303 	umull	ip, r3, r5, r3
 800ef30:	089b      	lsrs	r3, r3, #2
 800ef32:	fb0e 1313 	mls	r3, lr, r3, r1
 800ef36:	4592      	cmp	sl, r2
 800ef38:	eb04 0002 	add.w	r0, r4, r2
 800ef3c:	b2da      	uxtb	r2, r3
 800ef3e:	f43f af04 	beq.w	800ed4a <uxr_read_framed_msg+0x82>
 800ef42:	7883      	ldrb	r3, [r0, #2]
 800ef44:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 800ef48:	2b7e      	cmp	r3, #126	; 0x7e
 800ef4a:	d1ed      	bne.n	800ef28 <uxr_read_framed_msg+0x260>
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	7023      	strb	r3, [r4, #0]
 800ef50:	e6cb      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800ef52:	f100 0c01 	add.w	ip, r0, #1
 800ef56:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800ef5a:	fba5 8202 	umull	r8, r2, r5, r2
 800ef5e:	0892      	lsrs	r2, r2, #2
 800ef60:	fb01 c212 	mls	r2, r1, r2, ip
 800ef64:	eb04 0c02 	add.w	ip, r4, r2
 800ef68:	b2d2      	uxtb	r2, r2
 800ef6a:	4592      	cmp	sl, r2
 800ef6c:	f100 0002 	add.w	r0, r0, #2
 800ef70:	f43f af47 	beq.w	800ee02 <uxr_read_framed_msg+0x13a>
 800ef74:	0842      	lsrs	r2, r0, #1
 800ef76:	f89c a002 	ldrb.w	sl, [ip, #2]
 800ef7a:	fba5 8202 	umull	r8, r2, r5, r2
 800ef7e:	0892      	lsrs	r2, r2, #2
 800ef80:	fb01 0012 	mls	r0, r1, r2, r0
 800ef84:	f1ba 0f7e 	cmp.w	sl, #126	; 0x7e
 800ef88:	f08a 0c20 	eor.w	ip, sl, #32
 800ef8c:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
 800ef90:	f47f af11 	bne.w	800edb6 <uxr_read_framed_msg+0xee>
 800ef94:	459e      	cmp	lr, r3
 800ef96:	ee17 8a90 	vmov	r8, s15
 800ef9a:	f43f af37 	beq.w	800ee0c <uxr_read_framed_msg+0x144>
 800ef9e:	2301      	movs	r3, #1
 800efa0:	7023      	strb	r3, [r4, #0]
 800efa2:	e6a2      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800efa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800efa6:	9300      	str	r3, [sp, #0]
 800efa8:	2301      	movs	r3, #1
 800efaa:	9301      	str	r3, [sp, #4]
 800efac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efae:	464a      	mov	r2, r9
 800efb0:	4641      	mov	r1, r8
 800efb2:	4620      	mov	r0, r4
 800efb4:	f7ff fe06 	bl	800ebc4 <uxr_framing_read_transport>
 800efb8:	2800      	cmp	r0, #0
 800efba:	f43f aec6 	beq.w	800ed4a <uxr_read_framed_msg+0x82>
 800efbe:	7823      	ldrb	r3, [r4, #0]
 800efc0:	e693      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800efc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800efc4:	9300      	str	r3, [sp, #0]
 800efc6:	2302      	movs	r3, #2
 800efc8:	e7ef      	b.n	800efaa <uxr_read_framed_msg+0x2e2>
 800efca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800efcc:	9300      	str	r3, [sp, #0]
 800efce:	2304      	movs	r3, #4
 800efd0:	9301      	str	r3, [sp, #4]
 800efd2:	464a      	mov	r2, r9
 800efd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efd6:	4641      	mov	r1, r8
 800efd8:	4620      	mov	r0, r4
 800efda:	f7ff fdf3 	bl	800ebc4 <uxr_framing_read_transport>
 800efde:	2800      	cmp	r0, #0
 800efe0:	d1ed      	bne.n	800efbe <uxr_read_framed_msg+0x2f6>
 800efe2:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 800efe6:	2b7e      	cmp	r3, #126	; 0x7e
 800efe8:	d0e9      	beq.n	800efbe <uxr_read_framed_msg+0x2f6>
 800efea:	e6ae      	b.n	800ed4a <uxr_read_framed_msg+0x82>
 800efec:	30c30c31 	.word	0x30c30c31
 800eff0:	080119b8 	.word	0x080119b8
 800eff4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eff6:	9300      	str	r3, [sp, #0]
 800eff8:	2305      	movs	r3, #5
 800effa:	9301      	str	r3, [sp, #4]
 800effc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800effe:	f7ff fde1 	bl	800ebc4 <uxr_framing_read_transport>
 800f002:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 800f006:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800f00a:	429a      	cmp	r2, r3
 800f00c:	f43f ae9d 	beq.w	800ed4a <uxr_read_framed_msg+0x82>
 800f010:	e668      	b.n	800ece4 <uxr_read_framed_msg+0x1c>
 800f012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f014:	9300      	str	r3, [sp, #0]
 800f016:	2303      	movs	r3, #3
 800f018:	e7c7      	b.n	800efaa <uxr_read_framed_msg+0x2e2>
 800f01a:	2305      	movs	r3, #5
 800f01c:	7023      	strb	r3, [r4, #0]
 800f01e:	e664      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800f020:	ee17 8a90 	vmov	r8, s15
 800f024:	f43f aef2 	beq.w	800ee0c <uxr_read_framed_msg+0x144>
 800f028:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 800f02c:	d08e      	beq.n	800ef4c <uxr_read_framed_msg+0x284>
 800f02e:	ebae 0303 	sub.w	r3, lr, r3
 800f032:	3302      	adds	r3, #2
 800f034:	9301      	str	r3, [sp, #4]
 800f036:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	e7b7      	b.n	800efac <uxr_read_framed_msg+0x2e4>
 800f03c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f03e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 800f042:	7013      	strb	r3, [r2, #0]
 800f044:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 800f046:	b003      	add	sp, #12
 800f048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f04c:	f103 0c01 	add.w	ip, r3, #1
 800f050:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f054:	fba5 0202 	umull	r0, r2, r5, r2
 800f058:	0892      	lsrs	r2, r2, #2
 800f05a:	202a      	movs	r0, #42	; 0x2a
 800f05c:	fb00 c212 	mls	r2, r0, r2, ip
 800f060:	fa5f fc82 	uxtb.w	ip, r2
 800f064:	4561      	cmp	r1, ip
 800f066:	d09d      	beq.n	800efa4 <uxr_read_framed_msg+0x2dc>
 800f068:	3302      	adds	r3, #2
 800f06a:	4422      	add	r2, r4
 800f06c:	0859      	lsrs	r1, r3, #1
 800f06e:	7892      	ldrb	r2, [r2, #2]
 800f070:	fba5 c101 	umull	ip, r1, r5, r1
 800f074:	0889      	lsrs	r1, r1, #2
 800f076:	fb00 3311 	mls	r3, r0, r1, r3
 800f07a:	2a7e      	cmp	r2, #126	; 0x7e
 800f07c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800f080:	f000 80aa 	beq.w	800f1d8 <uxr_read_framed_msg+0x510>
 800f084:	f082 0220 	eor.w	r2, r2, #32
 800f088:	e654      	b.n	800ed34 <uxr_read_framed_msg+0x6c>
 800f08a:	1c58      	adds	r0, r3, #1
 800f08c:	0842      	lsrs	r2, r0, #1
 800f08e:	fba5 c202 	umull	ip, r2, r5, r2
 800f092:	0892      	lsrs	r2, r2, #2
 800f094:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 800f098:	fb0c 0212 	mls	r2, ip, r2, r0
 800f09c:	b2d0      	uxtb	r0, r2
 800f09e:	4281      	cmp	r1, r0
 800f0a0:	d08f      	beq.n	800efc2 <uxr_read_framed_msg+0x2fa>
 800f0a2:	4422      	add	r2, r4
 800f0a4:	3302      	adds	r3, #2
 800f0a6:	7890      	ldrb	r0, [r2, #2]
 800f0a8:	085a      	lsrs	r2, r3, #1
 800f0aa:	fba5 1202 	umull	r1, r2, r5, r2
 800f0ae:	0892      	lsrs	r2, r2, #2
 800f0b0:	fb0c 3312 	mls	r3, ip, r2, r3
 800f0b4:	287e      	cmp	r0, #126	; 0x7e
 800f0b6:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800f0ba:	d07d      	beq.n	800f1b8 <uxr_read_framed_msg+0x4f0>
 800f0bc:	f080 0020 	eor.w	r0, r0, #32
 800f0c0:	e660      	b.n	800ed84 <uxr_read_framed_msg+0xbc>
 800f0c2:	1c59      	adds	r1, r3, #1
 800f0c4:	084a      	lsrs	r2, r1, #1
 800f0c6:	fba5 c202 	umull	ip, r2, r5, r2
 800f0ca:	0892      	lsrs	r2, r2, #2
 800f0cc:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 800f0d0:	fb0c 1212 	mls	r2, ip, r2, r1
 800f0d4:	b2d1      	uxtb	r1, r2
 800f0d6:	4288      	cmp	r0, r1
 800f0d8:	f43f af64 	beq.w	800efa4 <uxr_read_framed_msg+0x2dc>
 800f0dc:	4422      	add	r2, r4
 800f0de:	3302      	adds	r3, #2
 800f0e0:	7891      	ldrb	r1, [r2, #2]
 800f0e2:	085a      	lsrs	r2, r3, #1
 800f0e4:	fba5 0202 	umull	r0, r2, r5, r2
 800f0e8:	0892      	lsrs	r2, r2, #2
 800f0ea:	fb0c 3312 	mls	r3, ip, r2, r3
 800f0ee:	297e      	cmp	r1, #126	; 0x7e
 800f0f0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800f0f4:	d070      	beq.n	800f1d8 <uxr_read_framed_msg+0x510>
 800f0f6:	f081 0120 	eor.w	r1, r1, #32
 800f0fa:	e6a3      	b.n	800ee44 <uxr_read_framed_msg+0x17c>
 800f0fc:	f103 0c01 	add.w	ip, r3, #1
 800f100:	ea4f 025c 	mov.w	r2, ip, lsr #1
 800f104:	fba5 0202 	umull	r0, r2, r5, r2
 800f108:	0892      	lsrs	r2, r2, #2
 800f10a:	202a      	movs	r0, #42	; 0x2a
 800f10c:	fb00 c212 	mls	r2, r0, r2, ip
 800f110:	fa5f fc82 	uxtb.w	ip, r2
 800f114:	4561      	cmp	r1, ip
 800f116:	f43f af58 	beq.w	800efca <uxr_read_framed_msg+0x302>
 800f11a:	4422      	add	r2, r4
 800f11c:	3302      	adds	r3, #2
 800f11e:	7891      	ldrb	r1, [r2, #2]
 800f120:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 800f124:	085a      	lsrs	r2, r3, #1
 800f126:	fba5 c202 	umull	ip, r2, r5, r2
 800f12a:	0892      	lsrs	r2, r2, #2
 800f12c:	fb00 3312 	mls	r3, r0, r2, r3
 800f130:	297e      	cmp	r1, #126	; 0x7e
 800f132:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800f136:	f43f af48 	beq.w	800efca <uxr_read_framed_msg+0x302>
 800f13a:	f081 0120 	eor.w	r1, r1, #32
 800f13e:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 800f142:	e6e8      	b.n	800ef16 <uxr_read_framed_msg+0x24e>
 800f144:	1c58      	adds	r0, r3, #1
 800f146:	0842      	lsrs	r2, r0, #1
 800f148:	fba5 c202 	umull	ip, r2, r5, r2
 800f14c:	0892      	lsrs	r2, r2, #2
 800f14e:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 800f152:	fb0c 0212 	mls	r2, ip, r2, r0
 800f156:	b2d0      	uxtb	r0, r2
 800f158:	4281      	cmp	r1, r0
 800f15a:	f43f af32 	beq.w	800efc2 <uxr_read_framed_msg+0x2fa>
 800f15e:	4422      	add	r2, r4
 800f160:	3302      	adds	r3, #2
 800f162:	7890      	ldrb	r0, [r2, #2]
 800f164:	085a      	lsrs	r2, r3, #1
 800f166:	fba5 1202 	umull	r1, r2, r5, r2
 800f16a:	0892      	lsrs	r2, r2, #2
 800f16c:	fb0c 3312 	mls	r3, ip, r2, r3
 800f170:	287e      	cmp	r0, #126	; 0x7e
 800f172:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800f176:	d01f      	beq.n	800f1b8 <uxr_read_framed_msg+0x4f0>
 800f178:	f080 0020 	eor.w	r0, r0, #32
 800f17c:	e68b      	b.n	800ee96 <uxr_read_framed_msg+0x1ce>
 800f17e:	1c51      	adds	r1, r2, #1
 800f180:	084b      	lsrs	r3, r1, #1
 800f182:	fba5 c303 	umull	ip, r3, r5, r3
 800f186:	089b      	lsrs	r3, r3, #2
 800f188:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 800f18c:	fb0c 1313 	mls	r3, ip, r3, r1
 800f190:	b2d9      	uxtb	r1, r3
 800f192:	4288      	cmp	r0, r1
 800f194:	f43f af3d 	beq.w	800f012 <uxr_read_framed_msg+0x34a>
 800f198:	3202      	adds	r2, #2
 800f19a:	4423      	add	r3, r4
 800f19c:	0850      	lsrs	r0, r2, #1
 800f19e:	789b      	ldrb	r3, [r3, #2]
 800f1a0:	fba5 1000 	umull	r1, r0, r5, r0
 800f1a4:	0880      	lsrs	r0, r0, #2
 800f1a6:	fb0c 2210 	mls	r2, ip, r0, r2
 800f1aa:	2b7e      	cmp	r3, #126	; 0x7e
 800f1ac:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 800f1b0:	d016      	beq.n	800f1e0 <uxr_read_framed_msg+0x518>
 800f1b2:	f083 0120 	eor.w	r1, r3, #32
 800f1b6:	e68b      	b.n	800eed0 <uxr_read_framed_msg+0x208>
 800f1b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1ba:	9300      	str	r3, [sp, #0]
 800f1bc:	2302      	movs	r3, #2
 800f1be:	9301      	str	r3, [sp, #4]
 800f1c0:	464a      	mov	r2, r9
 800f1c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1c4:	4641      	mov	r1, r8
 800f1c6:	4620      	mov	r0, r4
 800f1c8:	f7ff fcfc 	bl	800ebc4 <uxr_framing_read_transport>
 800f1cc:	2800      	cmp	r0, #0
 800f1ce:	f47f aef6 	bne.w	800efbe <uxr_read_framed_msg+0x2f6>
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	7023      	strb	r3, [r4, #0]
 800f1d6:	e588      	b.n	800ecea <uxr_read_framed_msg+0x22>
 800f1d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1da:	9300      	str	r3, [sp, #0]
 800f1dc:	2301      	movs	r3, #1
 800f1de:	e7ee      	b.n	800f1be <uxr_read_framed_msg+0x4f6>
 800f1e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1e2:	9300      	str	r3, [sp, #0]
 800f1e4:	2303      	movs	r3, #3
 800f1e6:	e7ea      	b.n	800f1be <uxr_read_framed_msg+0x4f6>
 800f1e8:	ee17 8a90 	vmov	r8, s15
 800f1ec:	e6ae      	b.n	800ef4c <uxr_read_framed_msg+0x284>
 800f1ee:	bf00      	nop

0800f1f0 <rcl_get_default_domain_id>:
 800f1f0:	b530      	push	{r4, r5, lr}
 800f1f2:	b083      	sub	sp, #12
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	9300      	str	r3, [sp, #0]
 800f1f8:	b1d0      	cbz	r0, 800f230 <rcl_get_default_domain_id+0x40>
 800f1fa:	4604      	mov	r4, r0
 800f1fc:	4669      	mov	r1, sp
 800f1fe:	4815      	ldr	r0, [pc, #84]	; (800f254 <rcl_get_default_domain_id+0x64>)
 800f200:	f7fd f93a 	bl	800c478 <rcutils_get_env>
 800f204:	4602      	mov	r2, r0
 800f206:	b110      	cbz	r0, 800f20e <rcl_get_default_domain_id+0x1e>
 800f208:	2001      	movs	r0, #1
 800f20a:	b003      	add	sp, #12
 800f20c:	bd30      	pop	{r4, r5, pc}
 800f20e:	9b00      	ldr	r3, [sp, #0]
 800f210:	b18b      	cbz	r3, 800f236 <rcl_get_default_domain_id+0x46>
 800f212:	7818      	ldrb	r0, [r3, #0]
 800f214:	2800      	cmp	r0, #0
 800f216:	d0f8      	beq.n	800f20a <rcl_get_default_domain_id+0x1a>
 800f218:	a901      	add	r1, sp, #4
 800f21a:	4618      	mov	r0, r3
 800f21c:	9201      	str	r2, [sp, #4]
 800f21e:	f000 fe89 	bl	800ff34 <strtoul>
 800f222:	4605      	mov	r5, r0
 800f224:	b150      	cbz	r0, 800f23c <rcl_get_default_domain_id+0x4c>
 800f226:	1c43      	adds	r3, r0, #1
 800f228:	d00d      	beq.n	800f246 <rcl_get_default_domain_id+0x56>
 800f22a:	6025      	str	r5, [r4, #0]
 800f22c:	2000      	movs	r0, #0
 800f22e:	e7ec      	b.n	800f20a <rcl_get_default_domain_id+0x1a>
 800f230:	200b      	movs	r0, #11
 800f232:	b003      	add	sp, #12
 800f234:	bd30      	pop	{r4, r5, pc}
 800f236:	4618      	mov	r0, r3
 800f238:	b003      	add	sp, #12
 800f23a:	bd30      	pop	{r4, r5, pc}
 800f23c:	9b01      	ldr	r3, [sp, #4]
 800f23e:	781b      	ldrb	r3, [r3, #0]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d0f2      	beq.n	800f22a <rcl_get_default_domain_id+0x3a>
 800f244:	e7e0      	b.n	800f208 <rcl_get_default_domain_id+0x18>
 800f246:	f001 f885 	bl	8010354 <__errno>
 800f24a:	6803      	ldr	r3, [r0, #0]
 800f24c:	2b22      	cmp	r3, #34	; 0x22
 800f24e:	d1ec      	bne.n	800f22a <rcl_get_default_domain_id+0x3a>
 800f250:	e7da      	b.n	800f208 <rcl_get_default_domain_id+0x18>
 800f252:	bf00      	nop
 800f254:	08011bb8 	.word	0x08011bb8

0800f258 <rcl_expand_topic_name>:
 800f258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f25c:	b08b      	sub	sp, #44	; 0x2c
 800f25e:	9306      	str	r3, [sp, #24]
 800f260:	2800      	cmp	r0, #0
 800f262:	f000 80ad 	beq.w	800f3c0 <rcl_expand_topic_name+0x168>
 800f266:	460e      	mov	r6, r1
 800f268:	2900      	cmp	r1, #0
 800f26a:	f000 80a9 	beq.w	800f3c0 <rcl_expand_topic_name+0x168>
 800f26e:	4617      	mov	r7, r2
 800f270:	2a00      	cmp	r2, #0
 800f272:	f000 80a5 	beq.w	800f3c0 <rcl_expand_topic_name+0x168>
 800f276:	2b00      	cmp	r3, #0
 800f278:	f000 80a2 	beq.w	800f3c0 <rcl_expand_topic_name+0x168>
 800f27c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f27e:	2b00      	cmp	r3, #0
 800f280:	f000 809e 	beq.w	800f3c0 <rcl_expand_topic_name+0x168>
 800f284:	2200      	movs	r2, #0
 800f286:	a909      	add	r1, sp, #36	; 0x24
 800f288:	4680      	mov	r8, r0
 800f28a:	f000 f9f5 	bl	800f678 <rcl_validate_topic_name>
 800f28e:	4604      	mov	r4, r0
 800f290:	2800      	cmp	r0, #0
 800f292:	f040 8096 	bne.w	800f3c2 <rcl_expand_topic_name+0x16a>
 800f296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f298:	2b00      	cmp	r3, #0
 800f29a:	f040 809a 	bne.w	800f3d2 <rcl_expand_topic_name+0x17a>
 800f29e:	4602      	mov	r2, r0
 800f2a0:	a909      	add	r1, sp, #36	; 0x24
 800f2a2:	4630      	mov	r0, r6
 800f2a4:	f7fd fcea 	bl	800cc7c <rmw_validate_node_name>
 800f2a8:	2800      	cmp	r0, #0
 800f2aa:	f040 808e 	bne.w	800f3ca <rcl_expand_topic_name+0x172>
 800f2ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f2b0:	2a00      	cmp	r2, #0
 800f2b2:	f040 8093 	bne.w	800f3dc <rcl_expand_topic_name+0x184>
 800f2b6:	a909      	add	r1, sp, #36	; 0x24
 800f2b8:	4638      	mov	r0, r7
 800f2ba:	f7fd fcc1 	bl	800cc40 <rmw_validate_namespace>
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	f040 8083 	bne.w	800f3ca <rcl_expand_topic_name+0x172>
 800f2c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f2c6:	2c00      	cmp	r4, #0
 800f2c8:	f040 80ed 	bne.w	800f4a6 <rcl_expand_topic_name+0x24e>
 800f2cc:	217b      	movs	r1, #123	; 0x7b
 800f2ce:	4640      	mov	r0, r8
 800f2d0:	f000 ffb4 	bl	801023c <strchr>
 800f2d4:	f898 3000 	ldrb.w	r3, [r8]
 800f2d8:	2b2f      	cmp	r3, #47	; 0x2f
 800f2da:	4605      	mov	r5, r0
 800f2dc:	f000 809e 	beq.w	800f41c <rcl_expand_topic_name+0x1c4>
 800f2e0:	2b7e      	cmp	r3, #126	; 0x7e
 800f2e2:	f040 80a2 	bne.w	800f42a <rcl_expand_topic_name+0x1d2>
 800f2e6:	4638      	mov	r0, r7
 800f2e8:	f7f0 ff7c 	bl	80001e4 <strlen>
 800f2ec:	4a82      	ldr	r2, [pc, #520]	; (800f4f8 <rcl_expand_topic_name+0x2a0>)
 800f2ee:	4b83      	ldr	r3, [pc, #524]	; (800f4fc <rcl_expand_topic_name+0x2a4>)
 800f2f0:	2801      	cmp	r0, #1
 800f2f2:	bf18      	it	ne
 800f2f4:	4613      	movne	r3, r2
 800f2f6:	9302      	str	r3, [sp, #8]
 800f2f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	e9cd 7603 	strd	r7, r6, [sp, #12]
 800f300:	f108 0301 	add.w	r3, r8, #1
 800f304:	9305      	str	r3, [sp, #20]
 800f306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f30a:	9301      	str	r3, [sp, #4]
 800f30c:	ab14      	add	r3, sp, #80	; 0x50
 800f30e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f310:	f7fd f8da 	bl	800c4c8 <rcutils_format_string_limit>
 800f314:	4682      	mov	sl, r0
 800f316:	2800      	cmp	r0, #0
 800f318:	f000 80c7 	beq.w	800f4aa <rcl_expand_topic_name+0x252>
 800f31c:	2d00      	cmp	r5, #0
 800f31e:	f000 80a2 	beq.w	800f466 <rcl_expand_topic_name+0x20e>
 800f322:	217b      	movs	r1, #123	; 0x7b
 800f324:	f000 ff8a 	bl	801023c <strchr>
 800f328:	46d1      	mov	r9, sl
 800f32a:	4605      	mov	r5, r0
 800f32c:	9407      	str	r4, [sp, #28]
 800f32e:	46d3      	mov	fp, sl
 800f330:	464c      	mov	r4, r9
 800f332:	2d00      	cmp	r5, #0
 800f334:	f000 80be 	beq.w	800f4b4 <rcl_expand_topic_name+0x25c>
 800f338:	217d      	movs	r1, #125	; 0x7d
 800f33a:	4620      	mov	r0, r4
 800f33c:	f000 ff7e 	bl	801023c <strchr>
 800f340:	eba0 0905 	sub.w	r9, r0, r5
 800f344:	f109 0a01 	add.w	sl, r9, #1
 800f348:	486d      	ldr	r0, [pc, #436]	; (800f500 <rcl_expand_topic_name+0x2a8>)
 800f34a:	4652      	mov	r2, sl
 800f34c:	4629      	mov	r1, r5
 800f34e:	f000 ff82 	bl	8010256 <strncmp>
 800f352:	2800      	cmp	r0, #0
 800f354:	d067      	beq.n	800f426 <rcl_expand_topic_name+0x1ce>
 800f356:	486b      	ldr	r0, [pc, #428]	; (800f504 <rcl_expand_topic_name+0x2ac>)
 800f358:	4652      	mov	r2, sl
 800f35a:	4629      	mov	r1, r5
 800f35c:	f000 ff7b 	bl	8010256 <strncmp>
 800f360:	b130      	cbz	r0, 800f370 <rcl_expand_topic_name+0x118>
 800f362:	4869      	ldr	r0, [pc, #420]	; (800f508 <rcl_expand_topic_name+0x2b0>)
 800f364:	4652      	mov	r2, sl
 800f366:	4629      	mov	r1, r5
 800f368:	f000 ff75 	bl	8010256 <strncmp>
 800f36c:	2800      	cmp	r0, #0
 800f36e:	d137      	bne.n	800f3e0 <rcl_expand_topic_name+0x188>
 800f370:	46b9      	mov	r9, r7
 800f372:	ab16      	add	r3, sp, #88	; 0x58
 800f374:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f378:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f37c:	ab14      	add	r3, sp, #80	; 0x50
 800f37e:	4628      	mov	r0, r5
 800f380:	cb0c      	ldmia	r3, {r2, r3}
 800f382:	4651      	mov	r1, sl
 800f384:	f7fd f9dc 	bl	800c740 <rcutils_strndup>
 800f388:	4605      	mov	r5, r0
 800f38a:	2800      	cmp	r0, #0
 800f38c:	f000 809c 	beq.w	800f4c8 <rcl_expand_topic_name+0x270>
 800f390:	464a      	mov	r2, r9
 800f392:	4620      	mov	r0, r4
 800f394:	ab14      	add	r3, sp, #80	; 0x50
 800f396:	4629      	mov	r1, r5
 800f398:	f7fd f8d0 	bl	800c53c <rcutils_repl_str>
 800f39c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f39e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f3a0:	4604      	mov	r4, r0
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	4798      	blx	r3
 800f3a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f3a8:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f3aa:	4658      	mov	r0, fp
 800f3ac:	4798      	blx	r3
 800f3ae:	2c00      	cmp	r4, #0
 800f3b0:	d07b      	beq.n	800f4aa <rcl_expand_topic_name+0x252>
 800f3b2:	217b      	movs	r1, #123	; 0x7b
 800f3b4:	4620      	mov	r0, r4
 800f3b6:	f000 ff41 	bl	801023c <strchr>
 800f3ba:	46a3      	mov	fp, r4
 800f3bc:	4605      	mov	r5, r0
 800f3be:	e7b8      	b.n	800f332 <rcl_expand_topic_name+0xda>
 800f3c0:	240b      	movs	r4, #11
 800f3c2:	4620      	mov	r0, r4
 800f3c4:	b00b      	add	sp, #44	; 0x2c
 800f3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3ca:	f7fc f935 	bl	800b638 <rcl_convert_rmw_ret_to_rcl_ret>
 800f3ce:	4604      	mov	r4, r0
 800f3d0:	e7f7      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f3d2:	2467      	movs	r4, #103	; 0x67
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	b00b      	add	sp, #44	; 0x2c
 800f3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3dc:	24c9      	movs	r4, #201	; 0xc9
 800f3de:	e7f0      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f3e0:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 800f3e4:	9806      	ldr	r0, [sp, #24]
 800f3e6:	1c69      	adds	r1, r5, #1
 800f3e8:	f7fd fac4 	bl	800c974 <rcutils_string_map_getn>
 800f3ec:	4681      	mov	r9, r0
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	d1bf      	bne.n	800f372 <rcl_expand_topic_name+0x11a>
 800f3f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f3f4:	aa16      	add	r2, sp, #88	; 0x58
 800f3f6:	6018      	str	r0, [r3, #0]
 800f3f8:	ca07      	ldmia	r2, {r0, r1, r2}
 800f3fa:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f3fe:	ab14      	add	r3, sp, #80	; 0x50
 800f400:	cb0c      	ldmia	r3, {r2, r3}
 800f402:	4651      	mov	r1, sl
 800f404:	4628      	mov	r0, r5
 800f406:	f7fd f99b 	bl	800c740 <rcutils_strndup>
 800f40a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f40c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f40e:	4798      	blx	r3
 800f410:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f412:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f414:	4658      	mov	r0, fp
 800f416:	2469      	movs	r4, #105	; 0x69
 800f418:	4798      	blx	r3
 800f41a:	e7d2      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f41c:	2800      	cmp	r0, #0
 800f41e:	d05b      	beq.n	800f4d8 <rcl_expand_topic_name+0x280>
 800f420:	46c1      	mov	r9, r8
 800f422:	46a2      	mov	sl, r4
 800f424:	e782      	b.n	800f32c <rcl_expand_topic_name+0xd4>
 800f426:	46b1      	mov	r9, r6
 800f428:	e7a3      	b.n	800f372 <rcl_expand_topic_name+0x11a>
 800f42a:	2800      	cmp	r0, #0
 800f42c:	d1f8      	bne.n	800f420 <rcl_expand_topic_name+0x1c8>
 800f42e:	4638      	mov	r0, r7
 800f430:	f7f0 fed8 	bl	80001e4 <strlen>
 800f434:	4a35      	ldr	r2, [pc, #212]	; (800f50c <rcl_expand_topic_name+0x2b4>)
 800f436:	4b36      	ldr	r3, [pc, #216]	; (800f510 <rcl_expand_topic_name+0x2b8>)
 800f438:	f8cd 8010 	str.w	r8, [sp, #16]
 800f43c:	2801      	cmp	r0, #1
 800f43e:	bf18      	it	ne
 800f440:	4613      	movne	r3, r2
 800f442:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f446:	e9cd 1301 	strd	r1, r3, [sp, #4]
 800f44a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f44c:	9703      	str	r7, [sp, #12]
 800f44e:	9200      	str	r2, [sp, #0]
 800f450:	ab14      	add	r3, sp, #80	; 0x50
 800f452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f454:	f7fd f838 	bl	800c4c8 <rcutils_format_string_limit>
 800f458:	4682      	mov	sl, r0
 800f45a:	4653      	mov	r3, sl
 800f45c:	b32b      	cbz	r3, 800f4aa <rcl_expand_topic_name+0x252>
 800f45e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f460:	f8c3 a000 	str.w	sl, [r3]
 800f464:	e7ad      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f466:	f89a 3000 	ldrb.w	r3, [sl]
 800f46a:	2b2f      	cmp	r3, #47	; 0x2f
 800f46c:	d0f7      	beq.n	800f45e <rcl_expand_topic_name+0x206>
 800f46e:	4638      	mov	r0, r7
 800f470:	f7f0 feb8 	bl	80001e4 <strlen>
 800f474:	4a25      	ldr	r2, [pc, #148]	; (800f50c <rcl_expand_topic_name+0x2b4>)
 800f476:	4b26      	ldr	r3, [pc, #152]	; (800f510 <rcl_expand_topic_name+0x2b8>)
 800f478:	f8cd a010 	str.w	sl, [sp, #16]
 800f47c:	2801      	cmp	r0, #1
 800f47e:	bf18      	it	ne
 800f480:	4613      	movne	r3, r2
 800f482:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f486:	e9cd 1301 	strd	r1, r3, [sp, #4]
 800f48a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f48c:	9703      	str	r7, [sp, #12]
 800f48e:	9200      	str	r2, [sp, #0]
 800f490:	ab14      	add	r3, sp, #80	; 0x50
 800f492:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f494:	f7fd f818 	bl	800c4c8 <rcutils_format_string_limit>
 800f498:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f49a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f49c:	4605      	mov	r5, r0
 800f49e:	4650      	mov	r0, sl
 800f4a0:	4798      	blx	r3
 800f4a2:	46aa      	mov	sl, r5
 800f4a4:	e7d9      	b.n	800f45a <rcl_expand_topic_name+0x202>
 800f4a6:	24ca      	movs	r4, #202	; 0xca
 800f4a8:	e78b      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f4aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	6013      	str	r3, [r2, #0]
 800f4b0:	240a      	movs	r4, #10
 800f4b2:	e786      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f4b4:	465b      	mov	r3, fp
 800f4b6:	9c07      	ldr	r4, [sp, #28]
 800f4b8:	46da      	mov	sl, fp
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d1d3      	bne.n	800f466 <rcl_expand_topic_name+0x20e>
 800f4be:	f898 3000 	ldrb.w	r3, [r8]
 800f4c2:	2b2f      	cmp	r3, #47	; 0x2f
 800f4c4:	d0cb      	beq.n	800f45e <rcl_expand_topic_name+0x206>
 800f4c6:	e7b2      	b.n	800f42e <rcl_expand_topic_name+0x1d6>
 800f4c8:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	; 0x60
 800f4cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f4ce:	6015      	str	r5, [r2, #0]
 800f4d0:	4658      	mov	r0, fp
 800f4d2:	4798      	blx	r3
 800f4d4:	240a      	movs	r4, #10
 800f4d6:	e774      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f4d8:	ab17      	add	r3, sp, #92	; 0x5c
 800f4da:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f4de:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f4e2:	ab14      	add	r3, sp, #80	; 0x50
 800f4e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f4e6:	4640      	mov	r0, r8
 800f4e8:	f7fd f908 	bl	800c6fc <rcutils_strdup>
 800f4ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f4ee:	2800      	cmp	r0, #0
 800f4f0:	6018      	str	r0, [r3, #0]
 800f4f2:	bf08      	it	eq
 800f4f4:	240a      	moveq	r4, #10
 800f4f6:	e764      	b.n	800f3c2 <rcl_expand_topic_name+0x16a>
 800f4f8:	08011bc8 	.word	0x08011bc8
 800f4fc:	080113b0 	.word	0x080113b0
 800f500:	08011bd0 	.word	0x08011bd0
 800f504:	08011bd8 	.word	0x08011bd8
 800f508:	08011be0 	.word	0x08011be0
 800f50c:	08011544 	.word	0x08011544
 800f510:	080113c0 	.word	0x080113c0

0800f514 <rcl_get_default_topic_name_substitutions>:
 800f514:	2800      	cmp	r0, #0
 800f516:	bf0c      	ite	eq
 800f518:	200b      	moveq	r0, #11
 800f51a:	2000      	movne	r0, #0
 800f51c:	4770      	bx	lr
 800f51e:	bf00      	nop

0800f520 <rcl_get_zero_initialized_guard_condition>:
 800f520:	4a03      	ldr	r2, [pc, #12]	; (800f530 <rcl_get_zero_initialized_guard_condition+0x10>)
 800f522:	4603      	mov	r3, r0
 800f524:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f528:	e883 0003 	stmia.w	r3, {r0, r1}
 800f52c:	4618      	mov	r0, r3
 800f52e:	4770      	bx	lr
 800f530:	08011bec 	.word	0x08011bec

0800f534 <rcl_guard_condition_init_from_rmw>:
 800f534:	b082      	sub	sp, #8
 800f536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f53a:	b086      	sub	sp, #24
 800f53c:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 800f540:	4604      	mov	r4, r0
 800f542:	f84c 3f04 	str.w	r3, [ip, #4]!
 800f546:	460e      	mov	r6, r1
 800f548:	4617      	mov	r7, r2
 800f54a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f54e:	f10d 0e04 	add.w	lr, sp, #4
 800f552:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f556:	f8dc 3000 	ldr.w	r3, [ip]
 800f55a:	f8ce 3000 	str.w	r3, [lr]
 800f55e:	a801      	add	r0, sp, #4
 800f560:	f7f7 fe6e 	bl	8007240 <rcutils_allocator_is_valid>
 800f564:	b350      	cbz	r0, 800f5bc <rcl_guard_condition_init_from_rmw+0x88>
 800f566:	b34c      	cbz	r4, 800f5bc <rcl_guard_condition_init_from_rmw+0x88>
 800f568:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800f56c:	f1b8 0f00 	cmp.w	r8, #0
 800f570:	d11e      	bne.n	800f5b0 <rcl_guard_condition_init_from_rmw+0x7c>
 800f572:	b31f      	cbz	r7, 800f5bc <rcl_guard_condition_init_from_rmw+0x88>
 800f574:	4638      	mov	r0, r7
 800f576:	f7fc f87d 	bl	800b674 <rcl_context_is_valid>
 800f57a:	b328      	cbz	r0, 800f5c8 <rcl_guard_condition_init_from_rmw+0x94>
 800f57c:	9b01      	ldr	r3, [sp, #4]
 800f57e:	9905      	ldr	r1, [sp, #20]
 800f580:	201c      	movs	r0, #28
 800f582:	4798      	blx	r3
 800f584:	4605      	mov	r5, r0
 800f586:	6060      	str	r0, [r4, #4]
 800f588:	b358      	cbz	r0, 800f5e2 <rcl_guard_condition_init_from_rmw+0xae>
 800f58a:	b1fe      	cbz	r6, 800f5cc <rcl_guard_condition_init_from_rmw+0x98>
 800f58c:	6006      	str	r6, [r0, #0]
 800f58e:	f880 8004 	strb.w	r8, [r0, #4]
 800f592:	ac01      	add	r4, sp, #4
 800f594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f596:	f105 0c08 	add.w	ip, r5, #8
 800f59a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f59e:	6823      	ldr	r3, [r4, #0]
 800f5a0:	f8cc 3000 	str.w	r3, [ip]
 800f5a4:	2000      	movs	r0, #0
 800f5a6:	b006      	add	sp, #24
 800f5a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5ac:	b002      	add	sp, #8
 800f5ae:	4770      	bx	lr
 800f5b0:	2064      	movs	r0, #100	; 0x64
 800f5b2:	b006      	add	sp, #24
 800f5b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b8:	b002      	add	sp, #8
 800f5ba:	4770      	bx	lr
 800f5bc:	200b      	movs	r0, #11
 800f5be:	b006      	add	sp, #24
 800f5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5c4:	b002      	add	sp, #8
 800f5c6:	4770      	bx	lr
 800f5c8:	2065      	movs	r0, #101	; 0x65
 800f5ca:	e7f2      	b.n	800f5b2 <rcl_guard_condition_init_from_rmw+0x7e>
 800f5cc:	6838      	ldr	r0, [r7, #0]
 800f5ce:	3028      	adds	r0, #40	; 0x28
 800f5d0:	f000 fa50 	bl	800fa74 <rmw_create_guard_condition>
 800f5d4:	6028      	str	r0, [r5, #0]
 800f5d6:	6865      	ldr	r5, [r4, #4]
 800f5d8:	682e      	ldr	r6, [r5, #0]
 800f5da:	b126      	cbz	r6, 800f5e6 <rcl_guard_condition_init_from_rmw+0xb2>
 800f5dc:	2301      	movs	r3, #1
 800f5de:	712b      	strb	r3, [r5, #4]
 800f5e0:	e7d7      	b.n	800f592 <rcl_guard_condition_init_from_rmw+0x5e>
 800f5e2:	200a      	movs	r0, #10
 800f5e4:	e7e5      	b.n	800f5b2 <rcl_guard_condition_init_from_rmw+0x7e>
 800f5e6:	4628      	mov	r0, r5
 800f5e8:	9b02      	ldr	r3, [sp, #8]
 800f5ea:	9905      	ldr	r1, [sp, #20]
 800f5ec:	4798      	blx	r3
 800f5ee:	6066      	str	r6, [r4, #4]
 800f5f0:	2001      	movs	r0, #1
 800f5f2:	e7de      	b.n	800f5b2 <rcl_guard_condition_init_from_rmw+0x7e>

0800f5f4 <rcl_guard_condition_fini>:
 800f5f4:	b570      	push	{r4, r5, r6, lr}
 800f5f6:	b082      	sub	sp, #8
 800f5f8:	b1f0      	cbz	r0, 800f638 <rcl_guard_condition_fini+0x44>
 800f5fa:	6843      	ldr	r3, [r0, #4]
 800f5fc:	4604      	mov	r4, r0
 800f5fe:	b163      	cbz	r3, 800f61a <rcl_guard_condition_fini+0x26>
 800f600:	6818      	ldr	r0, [r3, #0]
 800f602:	68de      	ldr	r6, [r3, #12]
 800f604:	6999      	ldr	r1, [r3, #24]
 800f606:	b160      	cbz	r0, 800f622 <rcl_guard_condition_fini+0x2e>
 800f608:	791d      	ldrb	r5, [r3, #4]
 800f60a:	b965      	cbnz	r5, 800f626 <rcl_guard_condition_fini+0x32>
 800f60c:	4618      	mov	r0, r3
 800f60e:	47b0      	blx	r6
 800f610:	2300      	movs	r3, #0
 800f612:	4628      	mov	r0, r5
 800f614:	6063      	str	r3, [r4, #4]
 800f616:	b002      	add	sp, #8
 800f618:	bd70      	pop	{r4, r5, r6, pc}
 800f61a:	461d      	mov	r5, r3
 800f61c:	4628      	mov	r0, r5
 800f61e:	b002      	add	sp, #8
 800f620:	bd70      	pop	{r4, r5, r6, pc}
 800f622:	4605      	mov	r5, r0
 800f624:	e7f2      	b.n	800f60c <rcl_guard_condition_fini+0x18>
 800f626:	9101      	str	r1, [sp, #4]
 800f628:	f000 fa38 	bl	800fa9c <rmw_destroy_guard_condition>
 800f62c:	1e05      	subs	r5, r0, #0
 800f62e:	6863      	ldr	r3, [r4, #4]
 800f630:	9901      	ldr	r1, [sp, #4]
 800f632:	bf18      	it	ne
 800f634:	2501      	movne	r5, #1
 800f636:	e7e9      	b.n	800f60c <rcl_guard_condition_fini+0x18>
 800f638:	250b      	movs	r5, #11
 800f63a:	4628      	mov	r0, r5
 800f63c:	b002      	add	sp, #8
 800f63e:	bd70      	pop	{r4, r5, r6, pc}

0800f640 <rcl_guard_condition_get_default_options>:
 800f640:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f642:	b087      	sub	sp, #28
 800f644:	4606      	mov	r6, r0
 800f646:	4668      	mov	r0, sp
 800f648:	f7f7 fdec 	bl	8007224 <rcutils_get_default_allocator>
 800f64c:	4b09      	ldr	r3, [pc, #36]	; (800f674 <rcl_guard_condition_get_default_options+0x34>)
 800f64e:	46ee      	mov	lr, sp
 800f650:	469c      	mov	ip, r3
 800f652:	461d      	mov	r5, r3
 800f654:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f658:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f65c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f65e:	4634      	mov	r4, r6
 800f660:	f8de 7000 	ldr.w	r7, [lr]
 800f664:	f8cc 7000 	str.w	r7, [ip]
 800f668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f66a:	4630      	mov	r0, r6
 800f66c:	6027      	str	r7, [r4, #0]
 800f66e:	b007      	add	sp, #28
 800f670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f672:	bf00      	nop
 800f674:	2000daac 	.word	0x2000daac

0800f678 <rcl_validate_topic_name>:
 800f678:	2800      	cmp	r0, #0
 800f67a:	d07a      	beq.n	800f772 <rcl_validate_topic_name+0xfa>
 800f67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f680:	460e      	mov	r6, r1
 800f682:	2900      	cmp	r1, #0
 800f684:	d07c      	beq.n	800f780 <rcl_validate_topic_name+0x108>
 800f686:	4617      	mov	r7, r2
 800f688:	4605      	mov	r5, r0
 800f68a:	f7f0 fdab 	bl	80001e4 <strlen>
 800f68e:	b1b0      	cbz	r0, 800f6be <rcl_validate_topic_name+0x46>
 800f690:	f895 9000 	ldrb.w	r9, [r5]
 800f694:	f8df c180 	ldr.w	ip, [pc, #384]	; 800f818 <rcl_validate_topic_name+0x1a0>
 800f698:	f81c 3009 	ldrb.w	r3, [ip, r9]
 800f69c:	f013 0304 	ands.w	r3, r3, #4
 800f6a0:	d169      	bne.n	800f776 <rcl_validate_topic_name+0xfe>
 800f6a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800f6a6:	f815 2008 	ldrb.w	r2, [r5, r8]
 800f6aa:	2a2f      	cmp	r2, #47	; 0x2f
 800f6ac:	d10e      	bne.n	800f6cc <rcl_validate_topic_name+0x54>
 800f6ae:	2202      	movs	r2, #2
 800f6b0:	6032      	str	r2, [r6, #0]
 800f6b2:	b36f      	cbz	r7, 800f710 <rcl_validate_topic_name+0x98>
 800f6b4:	f8c7 8000 	str.w	r8, [r7]
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6be:	2301      	movs	r3, #1
 800f6c0:	6033      	str	r3, [r6, #0]
 800f6c2:	b32f      	cbz	r7, 800f710 <rcl_validate_topic_name+0x98>
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	6038      	str	r0, [r7, #0]
 800f6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6cc:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 800f6d0:	461c      	mov	r4, r3
 800f6d2:	4619      	mov	r1, r3
 800f6d4:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 800f6d8:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800f6dc:	f1be 0f09 	cmp.w	lr, #9
 800f6e0:	d919      	bls.n	800f716 <rcl_validate_topic_name+0x9e>
 800f6e2:	f022 0e20 	bic.w	lr, r2, #32
 800f6e6:	f1ae 0e41 	sub.w	lr, lr, #65	; 0x41
 800f6ea:	f1be 0f19 	cmp.w	lr, #25
 800f6ee:	d912      	bls.n	800f716 <rcl_validate_topic_name+0x9e>
 800f6f0:	2a5f      	cmp	r2, #95	; 0x5f
 800f6f2:	d019      	beq.n	800f728 <rcl_validate_topic_name+0xb0>
 800f6f4:	2a2f      	cmp	r2, #47	; 0x2f
 800f6f6:	d051      	beq.n	800f79c <rcl_validate_topic_name+0x124>
 800f6f8:	2a7e      	cmp	r2, #126	; 0x7e
 800f6fa:	d048      	beq.n	800f78e <rcl_validate_topic_name+0x116>
 800f6fc:	2a7b      	cmp	r2, #123	; 0x7b
 800f6fe:	d054      	beq.n	800f7aa <rcl_validate_topic_name+0x132>
 800f700:	2a7d      	cmp	r2, #125	; 0x7d
 800f702:	d161      	bne.n	800f7c8 <rcl_validate_topic_name+0x150>
 800f704:	2c00      	cmp	r4, #0
 800f706:	d155      	bne.n	800f7b4 <rcl_validate_topic_name+0x13c>
 800f708:	2305      	movs	r3, #5
 800f70a:	6033      	str	r3, [r6, #0]
 800f70c:	b107      	cbz	r7, 800f710 <rcl_validate_topic_name+0x98>
 800f70e:	6039      	str	r1, [r7, #0]
 800f710:	2000      	movs	r0, #0
 800f712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f716:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800f71a:	0752      	lsls	r2, r2, #29
 800f71c:	d504      	bpl.n	800f728 <rcl_validate_topic_name+0xb0>
 800f71e:	b11c      	cbz	r4, 800f728 <rcl_validate_topic_name+0xb0>
 800f720:	b111      	cbz	r1, 800f728 <rcl_validate_topic_name+0xb0>
 800f722:	1e4a      	subs	r2, r1, #1
 800f724:	429a      	cmp	r2, r3
 800f726:	d02d      	beq.n	800f784 <rcl_validate_topic_name+0x10c>
 800f728:	3101      	adds	r1, #1
 800f72a:	4288      	cmp	r0, r1
 800f72c:	d1d2      	bne.n	800f6d4 <rcl_validate_topic_name+0x5c>
 800f72e:	2c00      	cmp	r4, #0
 800f730:	d145      	bne.n	800f7be <rcl_validate_topic_name+0x146>
 800f732:	f1b9 0f7e 	cmp.w	r9, #126	; 0x7e
 800f736:	d04f      	beq.n	800f7d8 <rcl_validate_topic_name+0x160>
 800f738:	4620      	mov	r0, r4
 800f73a:	2301      	movs	r3, #1
 800f73c:	e006      	b.n	800f74c <rcl_validate_topic_name+0xd4>
 800f73e:	428b      	cmp	r3, r1
 800f740:	f105 0501 	add.w	r5, r5, #1
 800f744:	f103 0201 	add.w	r2, r3, #1
 800f748:	d236      	bcs.n	800f7b8 <rcl_validate_topic_name+0x140>
 800f74a:	4613      	mov	r3, r2
 800f74c:	4580      	cmp	r8, r0
 800f74e:	f100 0001 	add.w	r0, r0, #1
 800f752:	d0f4      	beq.n	800f73e <rcl_validate_topic_name+0xc6>
 800f754:	782a      	ldrb	r2, [r5, #0]
 800f756:	2a2f      	cmp	r2, #47	; 0x2f
 800f758:	d1f1      	bne.n	800f73e <rcl_validate_topic_name+0xc6>
 800f75a:	786a      	ldrb	r2, [r5, #1]
 800f75c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800f760:	0754      	lsls	r4, r2, #29
 800f762:	d5ec      	bpl.n	800f73e <rcl_validate_topic_name+0xc6>
 800f764:	2204      	movs	r2, #4
 800f766:	6032      	str	r2, [r6, #0]
 800f768:	2f00      	cmp	r7, #0
 800f76a:	d0d1      	beq.n	800f710 <rcl_validate_topic_name+0x98>
 800f76c:	603b      	str	r3, [r7, #0]
 800f76e:	2000      	movs	r0, #0
 800f770:	e7aa      	b.n	800f6c8 <rcl_validate_topic_name+0x50>
 800f772:	200b      	movs	r0, #11
 800f774:	4770      	bx	lr
 800f776:	2304      	movs	r3, #4
 800f778:	6033      	str	r3, [r6, #0]
 800f77a:	2f00      	cmp	r7, #0
 800f77c:	d1a2      	bne.n	800f6c4 <rcl_validate_topic_name+0x4c>
 800f77e:	e7c7      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f780:	200b      	movs	r0, #11
 800f782:	e7a1      	b.n	800f6c8 <rcl_validate_topic_name+0x50>
 800f784:	2309      	movs	r3, #9
 800f786:	6033      	str	r3, [r6, #0]
 800f788:	2f00      	cmp	r7, #0
 800f78a:	d1c0      	bne.n	800f70e <rcl_validate_topic_name+0x96>
 800f78c:	e7c0      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f78e:	2900      	cmp	r1, #0
 800f790:	d0ca      	beq.n	800f728 <rcl_validate_topic_name+0xb0>
 800f792:	2306      	movs	r3, #6
 800f794:	6033      	str	r3, [r6, #0]
 800f796:	2f00      	cmp	r7, #0
 800f798:	d1b9      	bne.n	800f70e <rcl_validate_topic_name+0x96>
 800f79a:	e7b9      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f79c:	2c00      	cmp	r4, #0
 800f79e:	d0c3      	beq.n	800f728 <rcl_validate_topic_name+0xb0>
 800f7a0:	2308      	movs	r3, #8
 800f7a2:	6033      	str	r3, [r6, #0]
 800f7a4:	2f00      	cmp	r7, #0
 800f7a6:	d1b2      	bne.n	800f70e <rcl_validate_topic_name+0x96>
 800f7a8:	e7b2      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f7aa:	2c00      	cmp	r4, #0
 800f7ac:	d1f8      	bne.n	800f7a0 <rcl_validate_topic_name+0x128>
 800f7ae:	460b      	mov	r3, r1
 800f7b0:	2401      	movs	r4, #1
 800f7b2:	e7b9      	b.n	800f728 <rcl_validate_topic_name+0xb0>
 800f7b4:	2400      	movs	r4, #0
 800f7b6:	e7b7      	b.n	800f728 <rcl_validate_topic_name+0xb0>
 800f7b8:	2000      	movs	r0, #0
 800f7ba:	6030      	str	r0, [r6, #0]
 800f7bc:	e784      	b.n	800f6c8 <rcl_validate_topic_name+0x50>
 800f7be:	2205      	movs	r2, #5
 800f7c0:	6032      	str	r2, [r6, #0]
 800f7c2:	2f00      	cmp	r7, #0
 800f7c4:	d1d2      	bne.n	800f76c <rcl_validate_topic_name+0xf4>
 800f7c6:	e7a3      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f7c8:	2c00      	cmp	r4, #0
 800f7ca:	bf14      	ite	ne
 800f7cc:	2308      	movne	r3, #8
 800f7ce:	2303      	moveq	r3, #3
 800f7d0:	6033      	str	r3, [r6, #0]
 800f7d2:	2f00      	cmp	r7, #0
 800f7d4:	d19b      	bne.n	800f70e <rcl_validate_topic_name+0x96>
 800f7d6:	e79b      	b.n	800f710 <rcl_validate_topic_name+0x98>
 800f7d8:	2301      	movs	r3, #1
 800f7da:	e00a      	b.n	800f7f2 <rcl_validate_topic_name+0x17a>
 800f7dc:	2c01      	cmp	r4, #1
 800f7de:	d013      	beq.n	800f808 <rcl_validate_topic_name+0x190>
 800f7e0:	4299      	cmp	r1, r3
 800f7e2:	f104 0401 	add.w	r4, r4, #1
 800f7e6:	f105 0501 	add.w	r5, r5, #1
 800f7ea:	f103 0201 	add.w	r2, r3, #1
 800f7ee:	d9e3      	bls.n	800f7b8 <rcl_validate_topic_name+0x140>
 800f7f0:	4613      	mov	r3, r2
 800f7f2:	45a0      	cmp	r8, r4
 800f7f4:	d0f4      	beq.n	800f7e0 <rcl_validate_topic_name+0x168>
 800f7f6:	782a      	ldrb	r2, [r5, #0]
 800f7f8:	2a2f      	cmp	r2, #47	; 0x2f
 800f7fa:	d1ef      	bne.n	800f7dc <rcl_validate_topic_name+0x164>
 800f7fc:	786a      	ldrb	r2, [r5, #1]
 800f7fe:	f81c 2002 	ldrb.w	r2, [ip, r2]
 800f802:	0752      	lsls	r2, r2, #29
 800f804:	d5ec      	bpl.n	800f7e0 <rcl_validate_topic_name+0x168>
 800f806:	e7ad      	b.n	800f764 <rcl_validate_topic_name+0xec>
 800f808:	2307      	movs	r3, #7
 800f80a:	6033      	str	r3, [r6, #0]
 800f80c:	2f00      	cmp	r7, #0
 800f80e:	f43f af7f 	beq.w	800f710 <rcl_validate_topic_name+0x98>
 800f812:	603c      	str	r4, [r7, #0]
 800f814:	2000      	movs	r0, #0
 800f816:	e757      	b.n	800f6c8 <rcl_validate_topic_name+0x50>
 800f818:	08011c64 	.word	0x08011c64

0800f81c <on_status>:
 800f81c:	b082      	sub	sp, #8
 800f81e:	b002      	add	sp, #8
 800f820:	4770      	bx	lr
 800f822:	bf00      	nop

0800f824 <on_topic>:
 800f824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f828:	4a22      	ldr	r2, [pc, #136]	; (800f8b4 <on_topic+0x90>)
 800f82a:	b094      	sub	sp, #80	; 0x50
 800f82c:	6812      	ldr	r2, [r2, #0]
 800f82e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800f830:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 800f834:	e9cd 3112 	strd	r3, r1, [sp, #72]	; 0x48
 800f838:	b3c2      	cbz	r2, 800f8ac <on_topic+0x88>
 800f83a:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 800f83e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 800f842:	e001      	b.n	800f848 <on_topic+0x24>
 800f844:	6852      	ldr	r2, [r2, #4]
 800f846:	b38a      	cbz	r2, 800f8ac <on_topic+0x88>
 800f848:	6894      	ldr	r4, [r2, #8]
 800f84a:	8aa3      	ldrh	r3, [r4, #20]
 800f84c:	428b      	cmp	r3, r1
 800f84e:	d1f9      	bne.n	800f844 <on_topic+0x20>
 800f850:	7da3      	ldrb	r3, [r4, #22]
 800f852:	4283      	cmp	r3, r0
 800f854:	d1f6      	bne.n	800f844 <on_topic+0x20>
 800f856:	2248      	movs	r2, #72	; 0x48
 800f858:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800f85c:	4668      	mov	r0, sp
 800f85e:	f000 fdad 	bl	80103bc <memcpy>
 800f862:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800f866:	cb0c      	ldmia	r3, {r2, r3}
 800f868:	4620      	mov	r0, r4
 800f86a:	f7f8 f8c9 	bl	8007a00 <rmw_uxrce_get_static_input_buffer_for_entity>
 800f86e:	4607      	mov	r7, r0
 800f870:	b1e0      	cbz	r0, 800f8ac <on_topic+0x88>
 800f872:	f8d0 8008 	ldr.w	r8, [r0, #8]
 800f876:	4632      	mov	r2, r6
 800f878:	4628      	mov	r0, r5
 800f87a:	f108 0110 	add.w	r1, r8, #16
 800f87e:	f7fe f831 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800f882:	b930      	cbnz	r0, 800f892 <on_topic+0x6e>
 800f884:	480c      	ldr	r0, [pc, #48]	; (800f8b8 <on_topic+0x94>)
 800f886:	4639      	mov	r1, r7
 800f888:	b014      	add	sp, #80	; 0x50
 800f88a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f88e:	f7fd ba63 	b.w	800cd58 <put_memory>
 800f892:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 800f896:	f8c8 6810 	str.w	r6, [r8, #2064]	; 0x810
 800f89a:	f7fd ff19 	bl	800d6d0 <rmw_uros_epoch_nanos>
 800f89e:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 800f8a2:	2305      	movs	r3, #5
 800f8a4:	e942 0102 	strd	r0, r1, [r2, #-8]
 800f8a8:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 800f8ac:	b014      	add	sp, #80	; 0x50
 800f8ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b2:	bf00      	nop
 800f8b4:	2000d97c 	.word	0x2000d97c
 800f8b8:	2000d96c 	.word	0x2000d96c

0800f8bc <on_request>:
 800f8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8c0:	4823      	ldr	r0, [pc, #140]	; (800f950 <on_request+0x94>)
 800f8c2:	b094      	sub	sp, #80	; 0x50
 800f8c4:	6800      	ldr	r0, [r0, #0]
 800f8c6:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800f8c8:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 800f8cc:	9113      	str	r1, [sp, #76]	; 0x4c
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	d03b      	beq.n	800f94a <on_request+0x8e>
 800f8d2:	461d      	mov	r5, r3
 800f8d4:	e001      	b.n	800f8da <on_request+0x1e>
 800f8d6:	6840      	ldr	r0, [r0, #4]
 800f8d8:	b3b8      	cbz	r0, 800f94a <on_request+0x8e>
 800f8da:	6884      	ldr	r4, [r0, #8]
 800f8dc:	8b21      	ldrh	r1, [r4, #24]
 800f8de:	4291      	cmp	r1, r2
 800f8e0:	d1f9      	bne.n	800f8d6 <on_request+0x1a>
 800f8e2:	2248      	movs	r2, #72	; 0x48
 800f8e4:	f104 0128 	add.w	r1, r4, #40	; 0x28
 800f8e8:	4668      	mov	r0, sp
 800f8ea:	f000 fd67 	bl	80103bc <memcpy>
 800f8ee:	f104 0320 	add.w	r3, r4, #32
 800f8f2:	cb0c      	ldmia	r3, {r2, r3}
 800f8f4:	4620      	mov	r0, r4
 800f8f6:	f7f8 f883 	bl	8007a00 <rmw_uxrce_get_static_input_buffer_for_entity>
 800f8fa:	4680      	mov	r8, r0
 800f8fc:	b328      	cbz	r0, 800f94a <on_request+0x8e>
 800f8fe:	4638      	mov	r0, r7
 800f900:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800f904:	4632      	mov	r2, r6
 800f906:	f107 0110 	add.w	r1, r7, #16
 800f90a:	f7fd ffeb 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800f90e:	b930      	cbnz	r0, 800f91e <on_request+0x62>
 800f910:	4810      	ldr	r0, [pc, #64]	; (800f954 <on_request+0x98>)
 800f912:	4641      	mov	r1, r8
 800f914:	b014      	add	sp, #80	; 0x50
 800f916:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f91a:	f7fd ba1d 	b.w	800cd58 <put_memory>
 800f91e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f920:	f607 0c28 	addw	ip, r7, #2088	; 0x828
 800f924:	f8c7 4814 	str.w	r4, [r7, #2068]	; 0x814
 800f928:	f8c7 6810 	str.w	r6, [r7, #2064]	; 0x810
 800f92c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f930:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f934:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f938:	f7fd feca 	bl	800d6d0 <rmw_uros_epoch_nanos>
 800f93c:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 800f940:	2303      	movs	r3, #3
 800f942:	e942 0102 	strd	r0, r1, [r2, #-8]
 800f946:	f887 3820 	strb.w	r3, [r7, #2080]	; 0x820
 800f94a:	b014      	add	sp, #80	; 0x50
 800f94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f950:	2000d94c 	.word	0x2000d94c
 800f954:	2000d96c 	.word	0x2000d96c

0800f958 <on_reply>:
 800f958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f95c:	4821      	ldr	r0, [pc, #132]	; (800f9e4 <on_reply+0x8c>)
 800f95e:	b094      	sub	sp, #80	; 0x50
 800f960:	6800      	ldr	r0, [r0, #0]
 800f962:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800f964:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 800f968:	9113      	str	r1, [sp, #76]	; 0x4c
 800f96a:	b3b8      	cbz	r0, 800f9dc <on_reply+0x84>
 800f96c:	461d      	mov	r5, r3
 800f96e:	e001      	b.n	800f974 <on_reply+0x1c>
 800f970:	6840      	ldr	r0, [r0, #4]
 800f972:	b398      	cbz	r0, 800f9dc <on_reply+0x84>
 800f974:	6884      	ldr	r4, [r0, #8]
 800f976:	8b21      	ldrh	r1, [r4, #24]
 800f978:	4291      	cmp	r1, r2
 800f97a:	d1f9      	bne.n	800f970 <on_reply+0x18>
 800f97c:	2248      	movs	r2, #72	; 0x48
 800f97e:	f104 0128 	add.w	r1, r4, #40	; 0x28
 800f982:	4668      	mov	r0, sp
 800f984:	f000 fd1a 	bl	80103bc <memcpy>
 800f988:	f104 0320 	add.w	r3, r4, #32
 800f98c:	cb0c      	ldmia	r3, {r2, r3}
 800f98e:	4620      	mov	r0, r4
 800f990:	f7f8 f836 	bl	8007a00 <rmw_uxrce_get_static_input_buffer_for_entity>
 800f994:	4680      	mov	r8, r0
 800f996:	b308      	cbz	r0, 800f9dc <on_reply+0x84>
 800f998:	4638      	mov	r0, r7
 800f99a:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800f99e:	4632      	mov	r2, r6
 800f9a0:	f107 0110 	add.w	r1, r7, #16
 800f9a4:	f7fd ff9e 	bl	800d8e4 <ucdr_deserialize_array_uint8_t>
 800f9a8:	b930      	cbnz	r0, 800f9b8 <on_reply+0x60>
 800f9aa:	480f      	ldr	r0, [pc, #60]	; (800f9e8 <on_reply+0x90>)
 800f9ac:	4641      	mov	r1, r8
 800f9ae:	b014      	add	sp, #80	; 0x50
 800f9b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9b4:	f7fd b9d0 	b.w	800cd58 <put_memory>
 800f9b8:	2200      	movs	r2, #0
 800f9ba:	f8c7 282c 	str.w	r2, [r7, #2092]	; 0x82c
 800f9be:	f8c7 4814 	str.w	r4, [r7, #2068]	; 0x814
 800f9c2:	f8c7 6810 	str.w	r6, [r7, #2064]	; 0x810
 800f9c6:	f8c7 5828 	str.w	r5, [r7, #2088]	; 0x828
 800f9ca:	f7fd fe81 	bl	800d6d0 <rmw_uros_epoch_nanos>
 800f9ce:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 800f9d2:	2304      	movs	r3, #4
 800f9d4:	e942 0102 	strd	r0, r1, [r2, #-8]
 800f9d8:	f887 3820 	strb.w	r3, [r7, #2080]	; 0x820
 800f9dc:	b014      	add	sp, #80	; 0x50
 800f9de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9e2:	bf00      	nop
 800f9e4:	20009060 	.word	0x20009060
 800f9e8:	2000d96c 	.word	0x2000d96c

0800f9ec <rmw_destroy_client>:
 800f9ec:	b570      	push	{r4, r5, r6, lr}
 800f9ee:	b128      	cbz	r0, 800f9fc <rmw_destroy_client+0x10>
 800f9f0:	4604      	mov	r4, r0
 800f9f2:	6800      	ldr	r0, [r0, #0]
 800f9f4:	460d      	mov	r5, r1
 800f9f6:	f7f8 f8d3 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800f9fa:	b910      	cbnz	r0, 800fa02 <rmw_destroy_client+0x16>
 800f9fc:	2401      	movs	r4, #1
 800f9fe:	4620      	mov	r0, r4
 800fa00:	bd70      	pop	{r4, r5, r6, pc}
 800fa02:	6863      	ldr	r3, [r4, #4]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d0f9      	beq.n	800f9fc <rmw_destroy_client+0x10>
 800fa08:	2d00      	cmp	r5, #0
 800fa0a:	d0f7      	beq.n	800f9fc <rmw_destroy_client+0x10>
 800fa0c:	6828      	ldr	r0, [r5, #0]
 800fa0e:	f7f8 f8c7 	bl	8007ba0 <is_uxrce_rmw_identifier_valid>
 800fa12:	2800      	cmp	r0, #0
 800fa14:	d0f2      	beq.n	800f9fc <rmw_destroy_client+0x10>
 800fa16:	686e      	ldr	r6, [r5, #4]
 800fa18:	2e00      	cmp	r6, #0
 800fa1a:	d0ef      	beq.n	800f9fc <rmw_destroy_client+0x10>
 800fa1c:	6864      	ldr	r4, [r4, #4]
 800fa1e:	6932      	ldr	r2, [r6, #16]
 800fa20:	6920      	ldr	r0, [r4, #16]
 800fa22:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fa26:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fa2a:	6819      	ldr	r1, [r3, #0]
 800fa2c:	f7fe fe38 	bl	800e6a0 <uxr_buffer_cancel_data>
 800fa30:	4602      	mov	r2, r0
 800fa32:	6920      	ldr	r0, [r4, #16]
 800fa34:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800fa38:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800fa3c:	f7f8 f830 	bl	8007aa0 <run_xrce_session>
 800fa40:	6920      	ldr	r0, [r4, #16]
 800fa42:	6932      	ldr	r2, [r6, #16]
 800fa44:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fa48:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fa4c:	6819      	ldr	r1, [r3, #0]
 800fa4e:	f7f9 f963 	bl	8008d18 <uxr_buffer_delete_entity>
 800fa52:	4602      	mov	r2, r0
 800fa54:	6920      	ldr	r0, [r4, #16]
 800fa56:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800fa5a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800fa5e:	f7f8 f81f 	bl	8007aa0 <run_xrce_session>
 800fa62:	2800      	cmp	r0, #0
 800fa64:	4628      	mov	r0, r5
 800fa66:	bf14      	ite	ne
 800fa68:	2400      	movne	r4, #0
 800fa6a:	2402      	moveq	r4, #2
 800fa6c:	f7f7 ffa6 	bl	80079bc <rmw_uxrce_fini_client_memory>
 800fa70:	e7c5      	b.n	800f9fe <rmw_destroy_client+0x12>
 800fa72:	bf00      	nop

0800fa74 <rmw_create_guard_condition>:
 800fa74:	b538      	push	{r3, r4, r5, lr}
 800fa76:	4605      	mov	r5, r0
 800fa78:	4807      	ldr	r0, [pc, #28]	; (800fa98 <rmw_create_guard_condition+0x24>)
 800fa7a:	f7fd f95d 	bl	800cd38 <get_memory>
 800fa7e:	b148      	cbz	r0, 800fa94 <rmw_create_guard_condition+0x20>
 800fa80:	6884      	ldr	r4, [r0, #8]
 800fa82:	2300      	movs	r3, #0
 800fa84:	7423      	strb	r3, [r4, #16]
 800fa86:	61e5      	str	r5, [r4, #28]
 800fa88:	f7fd f97a 	bl	800cd80 <rmw_get_implementation_identifier>
 800fa8c:	e9c4 0405 	strd	r0, r4, [r4, #20]
 800fa90:	f104 0014 	add.w	r0, r4, #20
 800fa94:	bd38      	pop	{r3, r4, r5, pc}
 800fa96:	bf00      	nop
 800fa98:	2000d90c 	.word	0x2000d90c

0800fa9c <rmw_destroy_guard_condition>:
 800fa9c:	b508      	push	{r3, lr}
 800fa9e:	4b08      	ldr	r3, [pc, #32]	; (800fac0 <rmw_destroy_guard_condition+0x24>)
 800faa0:	6819      	ldr	r1, [r3, #0]
 800faa2:	b911      	cbnz	r1, 800faaa <rmw_destroy_guard_condition+0xe>
 800faa4:	e00a      	b.n	800fabc <rmw_destroy_guard_condition+0x20>
 800faa6:	6849      	ldr	r1, [r1, #4]
 800faa8:	b141      	cbz	r1, 800fabc <rmw_destroy_guard_condition+0x20>
 800faaa:	688b      	ldr	r3, [r1, #8]
 800faac:	3314      	adds	r3, #20
 800faae:	4298      	cmp	r0, r3
 800fab0:	d1f9      	bne.n	800faa6 <rmw_destroy_guard_condition+0xa>
 800fab2:	4803      	ldr	r0, [pc, #12]	; (800fac0 <rmw_destroy_guard_condition+0x24>)
 800fab4:	f7fd f950 	bl	800cd58 <put_memory>
 800fab8:	2000      	movs	r0, #0
 800faba:	bd08      	pop	{r3, pc}
 800fabc:	2001      	movs	r0, #1
 800fabe:	bd08      	pop	{r3, pc}
 800fac0:	2000d90c 	.word	0x2000d90c

0800fac4 <calloc>:
 800fac4:	4b02      	ldr	r3, [pc, #8]	; (800fad0 <calloc+0xc>)
 800fac6:	460a      	mov	r2, r1
 800fac8:	4601      	mov	r1, r0
 800faca:	6818      	ldr	r0, [r3, #0]
 800facc:	f000 b802 	b.w	800fad4 <_calloc_r>
 800fad0:	2000010c 	.word	0x2000010c

0800fad4 <_calloc_r>:
 800fad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fad6:	fba1 2402 	umull	r2, r4, r1, r2
 800fada:	b94c      	cbnz	r4, 800faf0 <_calloc_r+0x1c>
 800fadc:	4611      	mov	r1, r2
 800fade:	9201      	str	r2, [sp, #4]
 800fae0:	f000 f886 	bl	800fbf0 <_malloc_r>
 800fae4:	9a01      	ldr	r2, [sp, #4]
 800fae6:	4605      	mov	r5, r0
 800fae8:	b930      	cbnz	r0, 800faf8 <_calloc_r+0x24>
 800faea:	4628      	mov	r0, r5
 800faec:	b003      	add	sp, #12
 800faee:	bd30      	pop	{r4, r5, pc}
 800faf0:	220c      	movs	r2, #12
 800faf2:	6002      	str	r2, [r0, #0]
 800faf4:	2500      	movs	r5, #0
 800faf6:	e7f8      	b.n	800faea <_calloc_r+0x16>
 800faf8:	4621      	mov	r1, r4
 800fafa:	f000 fb97 	bl	801022c <memset>
 800fafe:	e7f4      	b.n	800faea <_calloc_r+0x16>

0800fb00 <getenv>:
 800fb00:	b507      	push	{r0, r1, r2, lr}
 800fb02:	4b04      	ldr	r3, [pc, #16]	; (800fb14 <getenv+0x14>)
 800fb04:	4601      	mov	r1, r0
 800fb06:	aa01      	add	r2, sp, #4
 800fb08:	6818      	ldr	r0, [r3, #0]
 800fb0a:	f000 f805 	bl	800fb18 <_findenv_r>
 800fb0e:	b003      	add	sp, #12
 800fb10:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb14:	2000010c 	.word	0x2000010c

0800fb18 <_findenv_r>:
 800fb18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1c:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800fb8c <_findenv_r+0x74>
 800fb20:	4607      	mov	r7, r0
 800fb22:	4689      	mov	r9, r1
 800fb24:	4616      	mov	r6, r2
 800fb26:	f000 fc75 	bl	8010414 <__env_lock>
 800fb2a:	f8da 4000 	ldr.w	r4, [sl]
 800fb2e:	b134      	cbz	r4, 800fb3e <_findenv_r+0x26>
 800fb30:	464b      	mov	r3, r9
 800fb32:	4698      	mov	r8, r3
 800fb34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb38:	b13a      	cbz	r2, 800fb4a <_findenv_r+0x32>
 800fb3a:	2a3d      	cmp	r2, #61	; 0x3d
 800fb3c:	d1f9      	bne.n	800fb32 <_findenv_r+0x1a>
 800fb3e:	4638      	mov	r0, r7
 800fb40:	f000 fc6e 	bl	8010420 <__env_unlock>
 800fb44:	2000      	movs	r0, #0
 800fb46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb4a:	eba8 0809 	sub.w	r8, r8, r9
 800fb4e:	46a3      	mov	fp, r4
 800fb50:	f854 0b04 	ldr.w	r0, [r4], #4
 800fb54:	2800      	cmp	r0, #0
 800fb56:	d0f2      	beq.n	800fb3e <_findenv_r+0x26>
 800fb58:	4642      	mov	r2, r8
 800fb5a:	4649      	mov	r1, r9
 800fb5c:	f000 fb7b 	bl	8010256 <strncmp>
 800fb60:	2800      	cmp	r0, #0
 800fb62:	d1f4      	bne.n	800fb4e <_findenv_r+0x36>
 800fb64:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800fb68:	eb03 0508 	add.w	r5, r3, r8
 800fb6c:	f813 3008 	ldrb.w	r3, [r3, r8]
 800fb70:	2b3d      	cmp	r3, #61	; 0x3d
 800fb72:	d1ec      	bne.n	800fb4e <_findenv_r+0x36>
 800fb74:	f8da 3000 	ldr.w	r3, [sl]
 800fb78:	ebab 0303 	sub.w	r3, fp, r3
 800fb7c:	109b      	asrs	r3, r3, #2
 800fb7e:	4638      	mov	r0, r7
 800fb80:	6033      	str	r3, [r6, #0]
 800fb82:	f000 fc4d 	bl	8010420 <__env_unlock>
 800fb86:	1c68      	adds	r0, r5, #1
 800fb88:	e7dd      	b.n	800fb46 <_findenv_r+0x2e>
 800fb8a:	bf00      	nop
 800fb8c:	20000000 	.word	0x20000000

0800fb90 <malloc>:
 800fb90:	4b02      	ldr	r3, [pc, #8]	; (800fb9c <malloc+0xc>)
 800fb92:	4601      	mov	r1, r0
 800fb94:	6818      	ldr	r0, [r3, #0]
 800fb96:	f000 b82b 	b.w	800fbf0 <_malloc_r>
 800fb9a:	bf00      	nop
 800fb9c:	2000010c 	.word	0x2000010c

0800fba0 <free>:
 800fba0:	4b02      	ldr	r3, [pc, #8]	; (800fbac <free+0xc>)
 800fba2:	4601      	mov	r1, r0
 800fba4:	6818      	ldr	r0, [r3, #0]
 800fba6:	f000 bc41 	b.w	801042c <_free_r>
 800fbaa:	bf00      	nop
 800fbac:	2000010c 	.word	0x2000010c

0800fbb0 <sbrk_aligned>:
 800fbb0:	b570      	push	{r4, r5, r6, lr}
 800fbb2:	4e0e      	ldr	r6, [pc, #56]	; (800fbec <sbrk_aligned+0x3c>)
 800fbb4:	460c      	mov	r4, r1
 800fbb6:	6831      	ldr	r1, [r6, #0]
 800fbb8:	4605      	mov	r5, r0
 800fbba:	b911      	cbnz	r1, 800fbc2 <sbrk_aligned+0x12>
 800fbbc:	f000 fba8 	bl	8010310 <_sbrk_r>
 800fbc0:	6030      	str	r0, [r6, #0]
 800fbc2:	4621      	mov	r1, r4
 800fbc4:	4628      	mov	r0, r5
 800fbc6:	f000 fba3 	bl	8010310 <_sbrk_r>
 800fbca:	1c43      	adds	r3, r0, #1
 800fbcc:	d00a      	beq.n	800fbe4 <sbrk_aligned+0x34>
 800fbce:	1cc4      	adds	r4, r0, #3
 800fbd0:	f024 0403 	bic.w	r4, r4, #3
 800fbd4:	42a0      	cmp	r0, r4
 800fbd6:	d007      	beq.n	800fbe8 <sbrk_aligned+0x38>
 800fbd8:	1a21      	subs	r1, r4, r0
 800fbda:	4628      	mov	r0, r5
 800fbdc:	f000 fb98 	bl	8010310 <_sbrk_r>
 800fbe0:	3001      	adds	r0, #1
 800fbe2:	d101      	bne.n	800fbe8 <sbrk_aligned+0x38>
 800fbe4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800fbe8:	4620      	mov	r0, r4
 800fbea:	bd70      	pop	{r4, r5, r6, pc}
 800fbec:	2000dac4 	.word	0x2000dac4

0800fbf0 <_malloc_r>:
 800fbf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbf4:	1ccd      	adds	r5, r1, #3
 800fbf6:	f025 0503 	bic.w	r5, r5, #3
 800fbfa:	3508      	adds	r5, #8
 800fbfc:	2d0c      	cmp	r5, #12
 800fbfe:	bf38      	it	cc
 800fc00:	250c      	movcc	r5, #12
 800fc02:	2d00      	cmp	r5, #0
 800fc04:	4607      	mov	r7, r0
 800fc06:	db01      	blt.n	800fc0c <_malloc_r+0x1c>
 800fc08:	42a9      	cmp	r1, r5
 800fc0a:	d905      	bls.n	800fc18 <_malloc_r+0x28>
 800fc0c:	230c      	movs	r3, #12
 800fc0e:	603b      	str	r3, [r7, #0]
 800fc10:	2600      	movs	r6, #0
 800fc12:	4630      	mov	r0, r6
 800fc14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc18:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800fcec <_malloc_r+0xfc>
 800fc1c:	f000 f868 	bl	800fcf0 <__malloc_lock>
 800fc20:	f8d8 3000 	ldr.w	r3, [r8]
 800fc24:	461c      	mov	r4, r3
 800fc26:	bb5c      	cbnz	r4, 800fc80 <_malloc_r+0x90>
 800fc28:	4629      	mov	r1, r5
 800fc2a:	4638      	mov	r0, r7
 800fc2c:	f7ff ffc0 	bl	800fbb0 <sbrk_aligned>
 800fc30:	1c43      	adds	r3, r0, #1
 800fc32:	4604      	mov	r4, r0
 800fc34:	d155      	bne.n	800fce2 <_malloc_r+0xf2>
 800fc36:	f8d8 4000 	ldr.w	r4, [r8]
 800fc3a:	4626      	mov	r6, r4
 800fc3c:	2e00      	cmp	r6, #0
 800fc3e:	d145      	bne.n	800fccc <_malloc_r+0xdc>
 800fc40:	2c00      	cmp	r4, #0
 800fc42:	d048      	beq.n	800fcd6 <_malloc_r+0xe6>
 800fc44:	6823      	ldr	r3, [r4, #0]
 800fc46:	4631      	mov	r1, r6
 800fc48:	4638      	mov	r0, r7
 800fc4a:	eb04 0903 	add.w	r9, r4, r3
 800fc4e:	f000 fb5f 	bl	8010310 <_sbrk_r>
 800fc52:	4581      	cmp	r9, r0
 800fc54:	d13f      	bne.n	800fcd6 <_malloc_r+0xe6>
 800fc56:	6821      	ldr	r1, [r4, #0]
 800fc58:	1a6d      	subs	r5, r5, r1
 800fc5a:	4629      	mov	r1, r5
 800fc5c:	4638      	mov	r0, r7
 800fc5e:	f7ff ffa7 	bl	800fbb0 <sbrk_aligned>
 800fc62:	3001      	adds	r0, #1
 800fc64:	d037      	beq.n	800fcd6 <_malloc_r+0xe6>
 800fc66:	6823      	ldr	r3, [r4, #0]
 800fc68:	442b      	add	r3, r5
 800fc6a:	6023      	str	r3, [r4, #0]
 800fc6c:	f8d8 3000 	ldr.w	r3, [r8]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d038      	beq.n	800fce6 <_malloc_r+0xf6>
 800fc74:	685a      	ldr	r2, [r3, #4]
 800fc76:	42a2      	cmp	r2, r4
 800fc78:	d12b      	bne.n	800fcd2 <_malloc_r+0xe2>
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	605a      	str	r2, [r3, #4]
 800fc7e:	e00f      	b.n	800fca0 <_malloc_r+0xb0>
 800fc80:	6822      	ldr	r2, [r4, #0]
 800fc82:	1b52      	subs	r2, r2, r5
 800fc84:	d41f      	bmi.n	800fcc6 <_malloc_r+0xd6>
 800fc86:	2a0b      	cmp	r2, #11
 800fc88:	d917      	bls.n	800fcba <_malloc_r+0xca>
 800fc8a:	1961      	adds	r1, r4, r5
 800fc8c:	42a3      	cmp	r3, r4
 800fc8e:	6025      	str	r5, [r4, #0]
 800fc90:	bf18      	it	ne
 800fc92:	6059      	strne	r1, [r3, #4]
 800fc94:	6863      	ldr	r3, [r4, #4]
 800fc96:	bf08      	it	eq
 800fc98:	f8c8 1000 	streq.w	r1, [r8]
 800fc9c:	5162      	str	r2, [r4, r5]
 800fc9e:	604b      	str	r3, [r1, #4]
 800fca0:	4638      	mov	r0, r7
 800fca2:	f104 060b 	add.w	r6, r4, #11
 800fca6:	f000 f829 	bl	800fcfc <__malloc_unlock>
 800fcaa:	f026 0607 	bic.w	r6, r6, #7
 800fcae:	1d23      	adds	r3, r4, #4
 800fcb0:	1af2      	subs	r2, r6, r3
 800fcb2:	d0ae      	beq.n	800fc12 <_malloc_r+0x22>
 800fcb4:	1b9b      	subs	r3, r3, r6
 800fcb6:	50a3      	str	r3, [r4, r2]
 800fcb8:	e7ab      	b.n	800fc12 <_malloc_r+0x22>
 800fcba:	42a3      	cmp	r3, r4
 800fcbc:	6862      	ldr	r2, [r4, #4]
 800fcbe:	d1dd      	bne.n	800fc7c <_malloc_r+0x8c>
 800fcc0:	f8c8 2000 	str.w	r2, [r8]
 800fcc4:	e7ec      	b.n	800fca0 <_malloc_r+0xb0>
 800fcc6:	4623      	mov	r3, r4
 800fcc8:	6864      	ldr	r4, [r4, #4]
 800fcca:	e7ac      	b.n	800fc26 <_malloc_r+0x36>
 800fccc:	4634      	mov	r4, r6
 800fcce:	6876      	ldr	r6, [r6, #4]
 800fcd0:	e7b4      	b.n	800fc3c <_malloc_r+0x4c>
 800fcd2:	4613      	mov	r3, r2
 800fcd4:	e7cc      	b.n	800fc70 <_malloc_r+0x80>
 800fcd6:	230c      	movs	r3, #12
 800fcd8:	603b      	str	r3, [r7, #0]
 800fcda:	4638      	mov	r0, r7
 800fcdc:	f000 f80e 	bl	800fcfc <__malloc_unlock>
 800fce0:	e797      	b.n	800fc12 <_malloc_r+0x22>
 800fce2:	6025      	str	r5, [r4, #0]
 800fce4:	e7dc      	b.n	800fca0 <_malloc_r+0xb0>
 800fce6:	605b      	str	r3, [r3, #4]
 800fce8:	deff      	udf	#255	; 0xff
 800fcea:	bf00      	nop
 800fcec:	2000dac0 	.word	0x2000dac0

0800fcf0 <__malloc_lock>:
 800fcf0:	4801      	ldr	r0, [pc, #4]	; (800fcf8 <__malloc_lock+0x8>)
 800fcf2:	f000 bb59 	b.w	80103a8 <__retarget_lock_acquire_recursive>
 800fcf6:	bf00      	nop
 800fcf8:	2000dc09 	.word	0x2000dc09

0800fcfc <__malloc_unlock>:
 800fcfc:	4801      	ldr	r0, [pc, #4]	; (800fd04 <__malloc_unlock+0x8>)
 800fcfe:	f000 bb54 	b.w	80103aa <__retarget_lock_release_recursive>
 800fd02:	bf00      	nop
 800fd04:	2000dc09 	.word	0x2000dc09

0800fd08 <srand>:
 800fd08:	b538      	push	{r3, r4, r5, lr}
 800fd0a:	4b10      	ldr	r3, [pc, #64]	; (800fd4c <srand+0x44>)
 800fd0c:	681d      	ldr	r5, [r3, #0]
 800fd0e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800fd10:	4604      	mov	r4, r0
 800fd12:	b9b3      	cbnz	r3, 800fd42 <srand+0x3a>
 800fd14:	2018      	movs	r0, #24
 800fd16:	f7ff ff3b 	bl	800fb90 <malloc>
 800fd1a:	4602      	mov	r2, r0
 800fd1c:	6328      	str	r0, [r5, #48]	; 0x30
 800fd1e:	b920      	cbnz	r0, 800fd2a <srand+0x22>
 800fd20:	4b0b      	ldr	r3, [pc, #44]	; (800fd50 <srand+0x48>)
 800fd22:	480c      	ldr	r0, [pc, #48]	; (800fd54 <srand+0x4c>)
 800fd24:	2146      	movs	r1, #70	; 0x46
 800fd26:	f000 fb57 	bl	80103d8 <__assert_func>
 800fd2a:	490b      	ldr	r1, [pc, #44]	; (800fd58 <srand+0x50>)
 800fd2c:	4b0b      	ldr	r3, [pc, #44]	; (800fd5c <srand+0x54>)
 800fd2e:	e9c0 1300 	strd	r1, r3, [r0]
 800fd32:	4b0b      	ldr	r3, [pc, #44]	; (800fd60 <srand+0x58>)
 800fd34:	6083      	str	r3, [r0, #8]
 800fd36:	230b      	movs	r3, #11
 800fd38:	8183      	strh	r3, [r0, #12]
 800fd3a:	2100      	movs	r1, #0
 800fd3c:	2001      	movs	r0, #1
 800fd3e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fd42:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800fd44:	2200      	movs	r2, #0
 800fd46:	611c      	str	r4, [r3, #16]
 800fd48:	615a      	str	r2, [r3, #20]
 800fd4a:	bd38      	pop	{r3, r4, r5, pc}
 800fd4c:	2000010c 	.word	0x2000010c
 800fd50:	08011bf4 	.word	0x08011bf4
 800fd54:	08011c0b 	.word	0x08011c0b
 800fd58:	abcd330e 	.word	0xabcd330e
 800fd5c:	e66d1234 	.word	0xe66d1234
 800fd60:	0005deec 	.word	0x0005deec

0800fd64 <rand>:
 800fd64:	4b16      	ldr	r3, [pc, #88]	; (800fdc0 <rand+0x5c>)
 800fd66:	b510      	push	{r4, lr}
 800fd68:	681c      	ldr	r4, [r3, #0]
 800fd6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800fd6c:	b9b3      	cbnz	r3, 800fd9c <rand+0x38>
 800fd6e:	2018      	movs	r0, #24
 800fd70:	f7ff ff0e 	bl	800fb90 <malloc>
 800fd74:	4602      	mov	r2, r0
 800fd76:	6320      	str	r0, [r4, #48]	; 0x30
 800fd78:	b920      	cbnz	r0, 800fd84 <rand+0x20>
 800fd7a:	4b12      	ldr	r3, [pc, #72]	; (800fdc4 <rand+0x60>)
 800fd7c:	4812      	ldr	r0, [pc, #72]	; (800fdc8 <rand+0x64>)
 800fd7e:	2152      	movs	r1, #82	; 0x52
 800fd80:	f000 fb2a 	bl	80103d8 <__assert_func>
 800fd84:	4911      	ldr	r1, [pc, #68]	; (800fdcc <rand+0x68>)
 800fd86:	4b12      	ldr	r3, [pc, #72]	; (800fdd0 <rand+0x6c>)
 800fd88:	e9c0 1300 	strd	r1, r3, [r0]
 800fd8c:	4b11      	ldr	r3, [pc, #68]	; (800fdd4 <rand+0x70>)
 800fd8e:	6083      	str	r3, [r0, #8]
 800fd90:	230b      	movs	r3, #11
 800fd92:	8183      	strh	r3, [r0, #12]
 800fd94:	2100      	movs	r1, #0
 800fd96:	2001      	movs	r0, #1
 800fd98:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fd9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fd9e:	480e      	ldr	r0, [pc, #56]	; (800fdd8 <rand+0x74>)
 800fda0:	690b      	ldr	r3, [r1, #16]
 800fda2:	694c      	ldr	r4, [r1, #20]
 800fda4:	4a0d      	ldr	r2, [pc, #52]	; (800fddc <rand+0x78>)
 800fda6:	4358      	muls	r0, r3
 800fda8:	fb02 0004 	mla	r0, r2, r4, r0
 800fdac:	fba3 3202 	umull	r3, r2, r3, r2
 800fdb0:	3301      	adds	r3, #1
 800fdb2:	eb40 0002 	adc.w	r0, r0, r2
 800fdb6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800fdba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800fdbe:	bd10      	pop	{r4, pc}
 800fdc0:	2000010c 	.word	0x2000010c
 800fdc4:	08011bf4 	.word	0x08011bf4
 800fdc8:	08011c0b 	.word	0x08011c0b
 800fdcc:	abcd330e 	.word	0xabcd330e
 800fdd0:	e66d1234 	.word	0xe66d1234
 800fdd4:	0005deec 	.word	0x0005deec
 800fdd8:	5851f42d 	.word	0x5851f42d
 800fddc:	4c957f2d 	.word	0x4c957f2d

0800fde0 <realloc>:
 800fde0:	4b02      	ldr	r3, [pc, #8]	; (800fdec <realloc+0xc>)
 800fde2:	460a      	mov	r2, r1
 800fde4:	4601      	mov	r1, r0
 800fde6:	6818      	ldr	r0, [r3, #0]
 800fde8:	f000 b802 	b.w	800fdf0 <_realloc_r>
 800fdec:	2000010c 	.word	0x2000010c

0800fdf0 <_realloc_r>:
 800fdf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdf4:	4680      	mov	r8, r0
 800fdf6:	4614      	mov	r4, r2
 800fdf8:	460e      	mov	r6, r1
 800fdfa:	b921      	cbnz	r1, 800fe06 <_realloc_r+0x16>
 800fdfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe00:	4611      	mov	r1, r2
 800fe02:	f7ff bef5 	b.w	800fbf0 <_malloc_r>
 800fe06:	b92a      	cbnz	r2, 800fe14 <_realloc_r+0x24>
 800fe08:	f000 fb10 	bl	801042c <_free_r>
 800fe0c:	4625      	mov	r5, r4
 800fe0e:	4628      	mov	r0, r5
 800fe10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe14:	f000 fb56 	bl	80104c4 <_malloc_usable_size_r>
 800fe18:	4284      	cmp	r4, r0
 800fe1a:	4607      	mov	r7, r0
 800fe1c:	d802      	bhi.n	800fe24 <_realloc_r+0x34>
 800fe1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fe22:	d812      	bhi.n	800fe4a <_realloc_r+0x5a>
 800fe24:	4621      	mov	r1, r4
 800fe26:	4640      	mov	r0, r8
 800fe28:	f7ff fee2 	bl	800fbf0 <_malloc_r>
 800fe2c:	4605      	mov	r5, r0
 800fe2e:	2800      	cmp	r0, #0
 800fe30:	d0ed      	beq.n	800fe0e <_realloc_r+0x1e>
 800fe32:	42bc      	cmp	r4, r7
 800fe34:	4622      	mov	r2, r4
 800fe36:	4631      	mov	r1, r6
 800fe38:	bf28      	it	cs
 800fe3a:	463a      	movcs	r2, r7
 800fe3c:	f000 fabe 	bl	80103bc <memcpy>
 800fe40:	4631      	mov	r1, r6
 800fe42:	4640      	mov	r0, r8
 800fe44:	f000 faf2 	bl	801042c <_free_r>
 800fe48:	e7e1      	b.n	800fe0e <_realloc_r+0x1e>
 800fe4a:	4635      	mov	r5, r6
 800fe4c:	e7df      	b.n	800fe0e <_realloc_r+0x1e>
	...

0800fe50 <_strtoul_l.constprop.0>:
 800fe50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fe54:	4f36      	ldr	r7, [pc, #216]	; (800ff30 <_strtoul_l.constprop.0+0xe0>)
 800fe56:	4686      	mov	lr, r0
 800fe58:	460d      	mov	r5, r1
 800fe5a:	4628      	mov	r0, r5
 800fe5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe60:	5d3e      	ldrb	r6, [r7, r4]
 800fe62:	f016 0608 	ands.w	r6, r6, #8
 800fe66:	d1f8      	bne.n	800fe5a <_strtoul_l.constprop.0+0xa>
 800fe68:	2c2d      	cmp	r4, #45	; 0x2d
 800fe6a:	d130      	bne.n	800fece <_strtoul_l.constprop.0+0x7e>
 800fe6c:	782c      	ldrb	r4, [r5, #0]
 800fe6e:	2601      	movs	r6, #1
 800fe70:	1c85      	adds	r5, r0, #2
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d057      	beq.n	800ff26 <_strtoul_l.constprop.0+0xd6>
 800fe76:	2b10      	cmp	r3, #16
 800fe78:	d109      	bne.n	800fe8e <_strtoul_l.constprop.0+0x3e>
 800fe7a:	2c30      	cmp	r4, #48	; 0x30
 800fe7c:	d107      	bne.n	800fe8e <_strtoul_l.constprop.0+0x3e>
 800fe7e:	7828      	ldrb	r0, [r5, #0]
 800fe80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800fe84:	2858      	cmp	r0, #88	; 0x58
 800fe86:	d149      	bne.n	800ff1c <_strtoul_l.constprop.0+0xcc>
 800fe88:	786c      	ldrb	r4, [r5, #1]
 800fe8a:	2310      	movs	r3, #16
 800fe8c:	3502      	adds	r5, #2
 800fe8e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800fe92:	2700      	movs	r7, #0
 800fe94:	fbb8 f8f3 	udiv	r8, r8, r3
 800fe98:	fb03 f908 	mul.w	r9, r3, r8
 800fe9c:	ea6f 0909 	mvn.w	r9, r9
 800fea0:	4638      	mov	r0, r7
 800fea2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800fea6:	f1bc 0f09 	cmp.w	ip, #9
 800feaa:	d815      	bhi.n	800fed8 <_strtoul_l.constprop.0+0x88>
 800feac:	4664      	mov	r4, ip
 800feae:	42a3      	cmp	r3, r4
 800feb0:	dd23      	ble.n	800fefa <_strtoul_l.constprop.0+0xaa>
 800feb2:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800feb6:	d007      	beq.n	800fec8 <_strtoul_l.constprop.0+0x78>
 800feb8:	4580      	cmp	r8, r0
 800feba:	d31b      	bcc.n	800fef4 <_strtoul_l.constprop.0+0xa4>
 800febc:	d101      	bne.n	800fec2 <_strtoul_l.constprop.0+0x72>
 800febe:	45a1      	cmp	r9, r4
 800fec0:	db18      	blt.n	800fef4 <_strtoul_l.constprop.0+0xa4>
 800fec2:	fb00 4003 	mla	r0, r0, r3, r4
 800fec6:	2701      	movs	r7, #1
 800fec8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fecc:	e7e9      	b.n	800fea2 <_strtoul_l.constprop.0+0x52>
 800fece:	2c2b      	cmp	r4, #43	; 0x2b
 800fed0:	bf04      	itt	eq
 800fed2:	782c      	ldrbeq	r4, [r5, #0]
 800fed4:	1c85      	addeq	r5, r0, #2
 800fed6:	e7cc      	b.n	800fe72 <_strtoul_l.constprop.0+0x22>
 800fed8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800fedc:	f1bc 0f19 	cmp.w	ip, #25
 800fee0:	d801      	bhi.n	800fee6 <_strtoul_l.constprop.0+0x96>
 800fee2:	3c37      	subs	r4, #55	; 0x37
 800fee4:	e7e3      	b.n	800feae <_strtoul_l.constprop.0+0x5e>
 800fee6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800feea:	f1bc 0f19 	cmp.w	ip, #25
 800feee:	d804      	bhi.n	800fefa <_strtoul_l.constprop.0+0xaa>
 800fef0:	3c57      	subs	r4, #87	; 0x57
 800fef2:	e7dc      	b.n	800feae <_strtoul_l.constprop.0+0x5e>
 800fef4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800fef8:	e7e6      	b.n	800fec8 <_strtoul_l.constprop.0+0x78>
 800fefa:	1c7b      	adds	r3, r7, #1
 800fefc:	d106      	bne.n	800ff0c <_strtoul_l.constprop.0+0xbc>
 800fefe:	2322      	movs	r3, #34	; 0x22
 800ff00:	f8ce 3000 	str.w	r3, [lr]
 800ff04:	4638      	mov	r0, r7
 800ff06:	b932      	cbnz	r2, 800ff16 <_strtoul_l.constprop.0+0xc6>
 800ff08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff0c:	b106      	cbz	r6, 800ff10 <_strtoul_l.constprop.0+0xc0>
 800ff0e:	4240      	negs	r0, r0
 800ff10:	2a00      	cmp	r2, #0
 800ff12:	d0f9      	beq.n	800ff08 <_strtoul_l.constprop.0+0xb8>
 800ff14:	b107      	cbz	r7, 800ff18 <_strtoul_l.constprop.0+0xc8>
 800ff16:	1e69      	subs	r1, r5, #1
 800ff18:	6011      	str	r1, [r2, #0]
 800ff1a:	e7f5      	b.n	800ff08 <_strtoul_l.constprop.0+0xb8>
 800ff1c:	2430      	movs	r4, #48	; 0x30
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d1b5      	bne.n	800fe8e <_strtoul_l.constprop.0+0x3e>
 800ff22:	2308      	movs	r3, #8
 800ff24:	e7b3      	b.n	800fe8e <_strtoul_l.constprop.0+0x3e>
 800ff26:	2c30      	cmp	r4, #48	; 0x30
 800ff28:	d0a9      	beq.n	800fe7e <_strtoul_l.constprop.0+0x2e>
 800ff2a:	230a      	movs	r3, #10
 800ff2c:	e7af      	b.n	800fe8e <_strtoul_l.constprop.0+0x3e>
 800ff2e:	bf00      	nop
 800ff30:	08011c64 	.word	0x08011c64

0800ff34 <strtoul>:
 800ff34:	4613      	mov	r3, r2
 800ff36:	460a      	mov	r2, r1
 800ff38:	4601      	mov	r1, r0
 800ff3a:	4802      	ldr	r0, [pc, #8]	; (800ff44 <strtoul+0x10>)
 800ff3c:	6800      	ldr	r0, [r0, #0]
 800ff3e:	f7ff bf87 	b.w	800fe50 <_strtoul_l.constprop.0>
 800ff42:	bf00      	nop
 800ff44:	2000010c 	.word	0x2000010c

0800ff48 <std>:
 800ff48:	2300      	movs	r3, #0
 800ff4a:	b510      	push	{r4, lr}
 800ff4c:	4604      	mov	r4, r0
 800ff4e:	e9c0 3300 	strd	r3, r3, [r0]
 800ff52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ff56:	6083      	str	r3, [r0, #8]
 800ff58:	8181      	strh	r1, [r0, #12]
 800ff5a:	6643      	str	r3, [r0, #100]	; 0x64
 800ff5c:	81c2      	strh	r2, [r0, #14]
 800ff5e:	6183      	str	r3, [r0, #24]
 800ff60:	4619      	mov	r1, r3
 800ff62:	2208      	movs	r2, #8
 800ff64:	305c      	adds	r0, #92	; 0x5c
 800ff66:	f000 f961 	bl	801022c <memset>
 800ff6a:	4b05      	ldr	r3, [pc, #20]	; (800ff80 <std+0x38>)
 800ff6c:	6263      	str	r3, [r4, #36]	; 0x24
 800ff6e:	4b05      	ldr	r3, [pc, #20]	; (800ff84 <std+0x3c>)
 800ff70:	62a3      	str	r3, [r4, #40]	; 0x28
 800ff72:	4b05      	ldr	r3, [pc, #20]	; (800ff88 <std+0x40>)
 800ff74:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ff76:	4b05      	ldr	r3, [pc, #20]	; (800ff8c <std+0x44>)
 800ff78:	6224      	str	r4, [r4, #32]
 800ff7a:	6323      	str	r3, [r4, #48]	; 0x30
 800ff7c:	bd10      	pop	{r4, pc}
 800ff7e:	bf00      	nop
 800ff80:	08010135 	.word	0x08010135
 800ff84:	08010157 	.word	0x08010157
 800ff88:	0801018f 	.word	0x0801018f
 800ff8c:	080101b3 	.word	0x080101b3

0800ff90 <stdio_exit_handler>:
 800ff90:	4a02      	ldr	r2, [pc, #8]	; (800ff9c <stdio_exit_handler+0xc>)
 800ff92:	4903      	ldr	r1, [pc, #12]	; (800ffa0 <stdio_exit_handler+0x10>)
 800ff94:	4803      	ldr	r0, [pc, #12]	; (800ffa4 <stdio_exit_handler+0x14>)
 800ff96:	f000 b869 	b.w	801006c <_fwalk_sglue>
 800ff9a:	bf00      	nop
 800ff9c:	200000b4 	.word	0x200000b4
 800ffa0:	08010e39 	.word	0x08010e39
 800ffa4:	200000c0 	.word	0x200000c0

0800ffa8 <cleanup_stdio>:
 800ffa8:	6841      	ldr	r1, [r0, #4]
 800ffaa:	4b0c      	ldr	r3, [pc, #48]	; (800ffdc <cleanup_stdio+0x34>)
 800ffac:	4299      	cmp	r1, r3
 800ffae:	b510      	push	{r4, lr}
 800ffb0:	4604      	mov	r4, r0
 800ffb2:	d001      	beq.n	800ffb8 <cleanup_stdio+0x10>
 800ffb4:	f000 ff40 	bl	8010e38 <_fflush_r>
 800ffb8:	68a1      	ldr	r1, [r4, #8]
 800ffba:	4b09      	ldr	r3, [pc, #36]	; (800ffe0 <cleanup_stdio+0x38>)
 800ffbc:	4299      	cmp	r1, r3
 800ffbe:	d002      	beq.n	800ffc6 <cleanup_stdio+0x1e>
 800ffc0:	4620      	mov	r0, r4
 800ffc2:	f000 ff39 	bl	8010e38 <_fflush_r>
 800ffc6:	68e1      	ldr	r1, [r4, #12]
 800ffc8:	4b06      	ldr	r3, [pc, #24]	; (800ffe4 <cleanup_stdio+0x3c>)
 800ffca:	4299      	cmp	r1, r3
 800ffcc:	d004      	beq.n	800ffd8 <cleanup_stdio+0x30>
 800ffce:	4620      	mov	r0, r4
 800ffd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffd4:	f000 bf30 	b.w	8010e38 <_fflush_r>
 800ffd8:	bd10      	pop	{r4, pc}
 800ffda:	bf00      	nop
 800ffdc:	2000dac8 	.word	0x2000dac8
 800ffe0:	2000db30 	.word	0x2000db30
 800ffe4:	2000db98 	.word	0x2000db98

0800ffe8 <global_stdio_init.part.0>:
 800ffe8:	b510      	push	{r4, lr}
 800ffea:	4b0b      	ldr	r3, [pc, #44]	; (8010018 <global_stdio_init.part.0+0x30>)
 800ffec:	4c0b      	ldr	r4, [pc, #44]	; (801001c <global_stdio_init.part.0+0x34>)
 800ffee:	4a0c      	ldr	r2, [pc, #48]	; (8010020 <global_stdio_init.part.0+0x38>)
 800fff0:	601a      	str	r2, [r3, #0]
 800fff2:	4620      	mov	r0, r4
 800fff4:	2200      	movs	r2, #0
 800fff6:	2104      	movs	r1, #4
 800fff8:	f7ff ffa6 	bl	800ff48 <std>
 800fffc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8010000:	2201      	movs	r2, #1
 8010002:	2109      	movs	r1, #9
 8010004:	f7ff ffa0 	bl	800ff48 <std>
 8010008:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801000c:	2202      	movs	r2, #2
 801000e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010012:	2112      	movs	r1, #18
 8010014:	f7ff bf98 	b.w	800ff48 <std>
 8010018:	2000dc00 	.word	0x2000dc00
 801001c:	2000dac8 	.word	0x2000dac8
 8010020:	0800ff91 	.word	0x0800ff91

08010024 <__sfp_lock_acquire>:
 8010024:	4801      	ldr	r0, [pc, #4]	; (801002c <__sfp_lock_acquire+0x8>)
 8010026:	f000 b9bf 	b.w	80103a8 <__retarget_lock_acquire_recursive>
 801002a:	bf00      	nop
 801002c:	2000dc0a 	.word	0x2000dc0a

08010030 <__sfp_lock_release>:
 8010030:	4801      	ldr	r0, [pc, #4]	; (8010038 <__sfp_lock_release+0x8>)
 8010032:	f000 b9ba 	b.w	80103aa <__retarget_lock_release_recursive>
 8010036:	bf00      	nop
 8010038:	2000dc0a 	.word	0x2000dc0a

0801003c <__sinit>:
 801003c:	b510      	push	{r4, lr}
 801003e:	4604      	mov	r4, r0
 8010040:	f7ff fff0 	bl	8010024 <__sfp_lock_acquire>
 8010044:	6a23      	ldr	r3, [r4, #32]
 8010046:	b11b      	cbz	r3, 8010050 <__sinit+0x14>
 8010048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801004c:	f7ff bff0 	b.w	8010030 <__sfp_lock_release>
 8010050:	4b04      	ldr	r3, [pc, #16]	; (8010064 <__sinit+0x28>)
 8010052:	6223      	str	r3, [r4, #32]
 8010054:	4b04      	ldr	r3, [pc, #16]	; (8010068 <__sinit+0x2c>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1f5      	bne.n	8010048 <__sinit+0xc>
 801005c:	f7ff ffc4 	bl	800ffe8 <global_stdio_init.part.0>
 8010060:	e7f2      	b.n	8010048 <__sinit+0xc>
 8010062:	bf00      	nop
 8010064:	0800ffa9 	.word	0x0800ffa9
 8010068:	2000dc00 	.word	0x2000dc00

0801006c <_fwalk_sglue>:
 801006c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010070:	4607      	mov	r7, r0
 8010072:	4688      	mov	r8, r1
 8010074:	4614      	mov	r4, r2
 8010076:	2600      	movs	r6, #0
 8010078:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801007c:	f1b9 0901 	subs.w	r9, r9, #1
 8010080:	d505      	bpl.n	801008e <_fwalk_sglue+0x22>
 8010082:	6824      	ldr	r4, [r4, #0]
 8010084:	2c00      	cmp	r4, #0
 8010086:	d1f7      	bne.n	8010078 <_fwalk_sglue+0xc>
 8010088:	4630      	mov	r0, r6
 801008a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801008e:	89ab      	ldrh	r3, [r5, #12]
 8010090:	2b01      	cmp	r3, #1
 8010092:	d907      	bls.n	80100a4 <_fwalk_sglue+0x38>
 8010094:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010098:	3301      	adds	r3, #1
 801009a:	d003      	beq.n	80100a4 <_fwalk_sglue+0x38>
 801009c:	4629      	mov	r1, r5
 801009e:	4638      	mov	r0, r7
 80100a0:	47c0      	blx	r8
 80100a2:	4306      	orrs	r6, r0
 80100a4:	3568      	adds	r5, #104	; 0x68
 80100a6:	e7e9      	b.n	801007c <_fwalk_sglue+0x10>

080100a8 <iprintf>:
 80100a8:	b40f      	push	{r0, r1, r2, r3}
 80100aa:	b507      	push	{r0, r1, r2, lr}
 80100ac:	4906      	ldr	r1, [pc, #24]	; (80100c8 <iprintf+0x20>)
 80100ae:	ab04      	add	r3, sp, #16
 80100b0:	6808      	ldr	r0, [r1, #0]
 80100b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80100b6:	6881      	ldr	r1, [r0, #8]
 80100b8:	9301      	str	r3, [sp, #4]
 80100ba:	f000 fb8d 	bl	80107d8 <_vfiprintf_r>
 80100be:	b003      	add	sp, #12
 80100c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80100c4:	b004      	add	sp, #16
 80100c6:	4770      	bx	lr
 80100c8:	2000010c 	.word	0x2000010c

080100cc <sniprintf>:
 80100cc:	b40c      	push	{r2, r3}
 80100ce:	b530      	push	{r4, r5, lr}
 80100d0:	4b17      	ldr	r3, [pc, #92]	; (8010130 <sniprintf+0x64>)
 80100d2:	1e0c      	subs	r4, r1, #0
 80100d4:	681d      	ldr	r5, [r3, #0]
 80100d6:	b09d      	sub	sp, #116	; 0x74
 80100d8:	da08      	bge.n	80100ec <sniprintf+0x20>
 80100da:	238b      	movs	r3, #139	; 0x8b
 80100dc:	602b      	str	r3, [r5, #0]
 80100de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80100e2:	b01d      	add	sp, #116	; 0x74
 80100e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80100e8:	b002      	add	sp, #8
 80100ea:	4770      	bx	lr
 80100ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80100f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80100f4:	bf14      	ite	ne
 80100f6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80100fa:	4623      	moveq	r3, r4
 80100fc:	9304      	str	r3, [sp, #16]
 80100fe:	9307      	str	r3, [sp, #28]
 8010100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010104:	9002      	str	r0, [sp, #8]
 8010106:	9006      	str	r0, [sp, #24]
 8010108:	f8ad 3016 	strh.w	r3, [sp, #22]
 801010c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801010e:	ab21      	add	r3, sp, #132	; 0x84
 8010110:	a902      	add	r1, sp, #8
 8010112:	4628      	mov	r0, r5
 8010114:	9301      	str	r3, [sp, #4]
 8010116:	f000 fa37 	bl	8010588 <_svfiprintf_r>
 801011a:	1c43      	adds	r3, r0, #1
 801011c:	bfbc      	itt	lt
 801011e:	238b      	movlt	r3, #139	; 0x8b
 8010120:	602b      	strlt	r3, [r5, #0]
 8010122:	2c00      	cmp	r4, #0
 8010124:	d0dd      	beq.n	80100e2 <sniprintf+0x16>
 8010126:	9b02      	ldr	r3, [sp, #8]
 8010128:	2200      	movs	r2, #0
 801012a:	701a      	strb	r2, [r3, #0]
 801012c:	e7d9      	b.n	80100e2 <sniprintf+0x16>
 801012e:	bf00      	nop
 8010130:	2000010c 	.word	0x2000010c

08010134 <__sread>:
 8010134:	b510      	push	{r4, lr}
 8010136:	460c      	mov	r4, r1
 8010138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801013c:	f000 f8d6 	bl	80102ec <_read_r>
 8010140:	2800      	cmp	r0, #0
 8010142:	bfab      	itete	ge
 8010144:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010146:	89a3      	ldrhlt	r3, [r4, #12]
 8010148:	181b      	addge	r3, r3, r0
 801014a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801014e:	bfac      	ite	ge
 8010150:	6563      	strge	r3, [r4, #84]	; 0x54
 8010152:	81a3      	strhlt	r3, [r4, #12]
 8010154:	bd10      	pop	{r4, pc}

08010156 <__swrite>:
 8010156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801015a:	461f      	mov	r7, r3
 801015c:	898b      	ldrh	r3, [r1, #12]
 801015e:	05db      	lsls	r3, r3, #23
 8010160:	4605      	mov	r5, r0
 8010162:	460c      	mov	r4, r1
 8010164:	4616      	mov	r6, r2
 8010166:	d505      	bpl.n	8010174 <__swrite+0x1e>
 8010168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801016c:	2302      	movs	r3, #2
 801016e:	2200      	movs	r2, #0
 8010170:	f000 f8aa 	bl	80102c8 <_lseek_r>
 8010174:	89a3      	ldrh	r3, [r4, #12]
 8010176:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801017a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801017e:	81a3      	strh	r3, [r4, #12]
 8010180:	4632      	mov	r2, r6
 8010182:	463b      	mov	r3, r7
 8010184:	4628      	mov	r0, r5
 8010186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801018a:	f000 b8d1 	b.w	8010330 <_write_r>

0801018e <__sseek>:
 801018e:	b510      	push	{r4, lr}
 8010190:	460c      	mov	r4, r1
 8010192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010196:	f000 f897 	bl	80102c8 <_lseek_r>
 801019a:	1c43      	adds	r3, r0, #1
 801019c:	89a3      	ldrh	r3, [r4, #12]
 801019e:	bf15      	itete	ne
 80101a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80101a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80101a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80101aa:	81a3      	strheq	r3, [r4, #12]
 80101ac:	bf18      	it	ne
 80101ae:	81a3      	strhne	r3, [r4, #12]
 80101b0:	bd10      	pop	{r4, pc}

080101b2 <__sclose>:
 80101b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101b6:	f000 b877 	b.w	80102a8 <_close_r>

080101ba <_vsniprintf_r>:
 80101ba:	b530      	push	{r4, r5, lr}
 80101bc:	4614      	mov	r4, r2
 80101be:	2c00      	cmp	r4, #0
 80101c0:	b09b      	sub	sp, #108	; 0x6c
 80101c2:	4605      	mov	r5, r0
 80101c4:	461a      	mov	r2, r3
 80101c6:	da05      	bge.n	80101d4 <_vsniprintf_r+0x1a>
 80101c8:	238b      	movs	r3, #139	; 0x8b
 80101ca:	6003      	str	r3, [r0, #0]
 80101cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80101d0:	b01b      	add	sp, #108	; 0x6c
 80101d2:	bd30      	pop	{r4, r5, pc}
 80101d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80101d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80101dc:	bf14      	ite	ne
 80101de:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80101e2:	4623      	moveq	r3, r4
 80101e4:	9302      	str	r3, [sp, #8]
 80101e6:	9305      	str	r3, [sp, #20]
 80101e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80101ec:	9100      	str	r1, [sp, #0]
 80101ee:	9104      	str	r1, [sp, #16]
 80101f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80101f4:	4669      	mov	r1, sp
 80101f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80101f8:	f000 f9c6 	bl	8010588 <_svfiprintf_r>
 80101fc:	1c43      	adds	r3, r0, #1
 80101fe:	bfbc      	itt	lt
 8010200:	238b      	movlt	r3, #139	; 0x8b
 8010202:	602b      	strlt	r3, [r5, #0]
 8010204:	2c00      	cmp	r4, #0
 8010206:	d0e3      	beq.n	80101d0 <_vsniprintf_r+0x16>
 8010208:	9b00      	ldr	r3, [sp, #0]
 801020a:	2200      	movs	r2, #0
 801020c:	701a      	strb	r2, [r3, #0]
 801020e:	e7df      	b.n	80101d0 <_vsniprintf_r+0x16>

08010210 <vsniprintf>:
 8010210:	b507      	push	{r0, r1, r2, lr}
 8010212:	9300      	str	r3, [sp, #0]
 8010214:	4613      	mov	r3, r2
 8010216:	460a      	mov	r2, r1
 8010218:	4601      	mov	r1, r0
 801021a:	4803      	ldr	r0, [pc, #12]	; (8010228 <vsniprintf+0x18>)
 801021c:	6800      	ldr	r0, [r0, #0]
 801021e:	f7ff ffcc 	bl	80101ba <_vsniprintf_r>
 8010222:	b003      	add	sp, #12
 8010224:	f85d fb04 	ldr.w	pc, [sp], #4
 8010228:	2000010c 	.word	0x2000010c

0801022c <memset>:
 801022c:	4402      	add	r2, r0
 801022e:	4603      	mov	r3, r0
 8010230:	4293      	cmp	r3, r2
 8010232:	d100      	bne.n	8010236 <memset+0xa>
 8010234:	4770      	bx	lr
 8010236:	f803 1b01 	strb.w	r1, [r3], #1
 801023a:	e7f9      	b.n	8010230 <memset+0x4>

0801023c <strchr>:
 801023c:	b2c9      	uxtb	r1, r1
 801023e:	4603      	mov	r3, r0
 8010240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010244:	b11a      	cbz	r2, 801024e <strchr+0x12>
 8010246:	428a      	cmp	r2, r1
 8010248:	d1f9      	bne.n	801023e <strchr+0x2>
 801024a:	4618      	mov	r0, r3
 801024c:	4770      	bx	lr
 801024e:	2900      	cmp	r1, #0
 8010250:	bf18      	it	ne
 8010252:	2300      	movne	r3, #0
 8010254:	e7f9      	b.n	801024a <strchr+0xe>

08010256 <strncmp>:
 8010256:	b510      	push	{r4, lr}
 8010258:	b16a      	cbz	r2, 8010276 <strncmp+0x20>
 801025a:	3901      	subs	r1, #1
 801025c:	1884      	adds	r4, r0, r2
 801025e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010262:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010266:	429a      	cmp	r2, r3
 8010268:	d103      	bne.n	8010272 <strncmp+0x1c>
 801026a:	42a0      	cmp	r0, r4
 801026c:	d001      	beq.n	8010272 <strncmp+0x1c>
 801026e:	2a00      	cmp	r2, #0
 8010270:	d1f5      	bne.n	801025e <strncmp+0x8>
 8010272:	1ad0      	subs	r0, r2, r3
 8010274:	bd10      	pop	{r4, pc}
 8010276:	4610      	mov	r0, r2
 8010278:	e7fc      	b.n	8010274 <strncmp+0x1e>

0801027a <strstr>:
 801027a:	780a      	ldrb	r2, [r1, #0]
 801027c:	b570      	push	{r4, r5, r6, lr}
 801027e:	b96a      	cbnz	r2, 801029c <strstr+0x22>
 8010280:	bd70      	pop	{r4, r5, r6, pc}
 8010282:	429a      	cmp	r2, r3
 8010284:	d109      	bne.n	801029a <strstr+0x20>
 8010286:	460c      	mov	r4, r1
 8010288:	4605      	mov	r5, r0
 801028a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801028e:	2b00      	cmp	r3, #0
 8010290:	d0f6      	beq.n	8010280 <strstr+0x6>
 8010292:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8010296:	429e      	cmp	r6, r3
 8010298:	d0f7      	beq.n	801028a <strstr+0x10>
 801029a:	3001      	adds	r0, #1
 801029c:	7803      	ldrb	r3, [r0, #0]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d1ef      	bne.n	8010282 <strstr+0x8>
 80102a2:	4618      	mov	r0, r3
 80102a4:	e7ec      	b.n	8010280 <strstr+0x6>
	...

080102a8 <_close_r>:
 80102a8:	b538      	push	{r3, r4, r5, lr}
 80102aa:	4d06      	ldr	r5, [pc, #24]	; (80102c4 <_close_r+0x1c>)
 80102ac:	2300      	movs	r3, #0
 80102ae:	4604      	mov	r4, r0
 80102b0:	4608      	mov	r0, r1
 80102b2:	602b      	str	r3, [r5, #0]
 80102b4:	f7f1 f8ad 	bl	8001412 <_close>
 80102b8:	1c43      	adds	r3, r0, #1
 80102ba:	d102      	bne.n	80102c2 <_close_r+0x1a>
 80102bc:	682b      	ldr	r3, [r5, #0]
 80102be:	b103      	cbz	r3, 80102c2 <_close_r+0x1a>
 80102c0:	6023      	str	r3, [r4, #0]
 80102c2:	bd38      	pop	{r3, r4, r5, pc}
 80102c4:	2000dc04 	.word	0x2000dc04

080102c8 <_lseek_r>:
 80102c8:	b538      	push	{r3, r4, r5, lr}
 80102ca:	4d07      	ldr	r5, [pc, #28]	; (80102e8 <_lseek_r+0x20>)
 80102cc:	4604      	mov	r4, r0
 80102ce:	4608      	mov	r0, r1
 80102d0:	4611      	mov	r1, r2
 80102d2:	2200      	movs	r2, #0
 80102d4:	602a      	str	r2, [r5, #0]
 80102d6:	461a      	mov	r2, r3
 80102d8:	f7f1 f8c2 	bl	8001460 <_lseek>
 80102dc:	1c43      	adds	r3, r0, #1
 80102de:	d102      	bne.n	80102e6 <_lseek_r+0x1e>
 80102e0:	682b      	ldr	r3, [r5, #0]
 80102e2:	b103      	cbz	r3, 80102e6 <_lseek_r+0x1e>
 80102e4:	6023      	str	r3, [r4, #0]
 80102e6:	bd38      	pop	{r3, r4, r5, pc}
 80102e8:	2000dc04 	.word	0x2000dc04

080102ec <_read_r>:
 80102ec:	b538      	push	{r3, r4, r5, lr}
 80102ee:	4d07      	ldr	r5, [pc, #28]	; (801030c <_read_r+0x20>)
 80102f0:	4604      	mov	r4, r0
 80102f2:	4608      	mov	r0, r1
 80102f4:	4611      	mov	r1, r2
 80102f6:	2200      	movs	r2, #0
 80102f8:	602a      	str	r2, [r5, #0]
 80102fa:	461a      	mov	r2, r3
 80102fc:	f7f1 f850 	bl	80013a0 <_read>
 8010300:	1c43      	adds	r3, r0, #1
 8010302:	d102      	bne.n	801030a <_read_r+0x1e>
 8010304:	682b      	ldr	r3, [r5, #0]
 8010306:	b103      	cbz	r3, 801030a <_read_r+0x1e>
 8010308:	6023      	str	r3, [r4, #0]
 801030a:	bd38      	pop	{r3, r4, r5, pc}
 801030c:	2000dc04 	.word	0x2000dc04

08010310 <_sbrk_r>:
 8010310:	b538      	push	{r3, r4, r5, lr}
 8010312:	4d06      	ldr	r5, [pc, #24]	; (801032c <_sbrk_r+0x1c>)
 8010314:	2300      	movs	r3, #0
 8010316:	4604      	mov	r4, r0
 8010318:	4608      	mov	r0, r1
 801031a:	602b      	str	r3, [r5, #0]
 801031c:	f7f1 f8ae 	bl	800147c <_sbrk>
 8010320:	1c43      	adds	r3, r0, #1
 8010322:	d102      	bne.n	801032a <_sbrk_r+0x1a>
 8010324:	682b      	ldr	r3, [r5, #0]
 8010326:	b103      	cbz	r3, 801032a <_sbrk_r+0x1a>
 8010328:	6023      	str	r3, [r4, #0]
 801032a:	bd38      	pop	{r3, r4, r5, pc}
 801032c:	2000dc04 	.word	0x2000dc04

08010330 <_write_r>:
 8010330:	b538      	push	{r3, r4, r5, lr}
 8010332:	4d07      	ldr	r5, [pc, #28]	; (8010350 <_write_r+0x20>)
 8010334:	4604      	mov	r4, r0
 8010336:	4608      	mov	r0, r1
 8010338:	4611      	mov	r1, r2
 801033a:	2200      	movs	r2, #0
 801033c:	602a      	str	r2, [r5, #0]
 801033e:	461a      	mov	r2, r3
 8010340:	f7f1 f84b 	bl	80013da <_write>
 8010344:	1c43      	adds	r3, r0, #1
 8010346:	d102      	bne.n	801034e <_write_r+0x1e>
 8010348:	682b      	ldr	r3, [r5, #0]
 801034a:	b103      	cbz	r3, 801034e <_write_r+0x1e>
 801034c:	6023      	str	r3, [r4, #0]
 801034e:	bd38      	pop	{r3, r4, r5, pc}
 8010350:	2000dc04 	.word	0x2000dc04

08010354 <__errno>:
 8010354:	4b01      	ldr	r3, [pc, #4]	; (801035c <__errno+0x8>)
 8010356:	6818      	ldr	r0, [r3, #0]
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop
 801035c:	2000010c 	.word	0x2000010c

08010360 <__libc_init_array>:
 8010360:	b570      	push	{r4, r5, r6, lr}
 8010362:	4d0d      	ldr	r5, [pc, #52]	; (8010398 <__libc_init_array+0x38>)
 8010364:	4c0d      	ldr	r4, [pc, #52]	; (801039c <__libc_init_array+0x3c>)
 8010366:	1b64      	subs	r4, r4, r5
 8010368:	10a4      	asrs	r4, r4, #2
 801036a:	2600      	movs	r6, #0
 801036c:	42a6      	cmp	r6, r4
 801036e:	d109      	bne.n	8010384 <__libc_init_array+0x24>
 8010370:	4d0b      	ldr	r5, [pc, #44]	; (80103a0 <__libc_init_array+0x40>)
 8010372:	4c0c      	ldr	r4, [pc, #48]	; (80103a4 <__libc_init_array+0x44>)
 8010374:	f000 ff1a 	bl	80111ac <_init>
 8010378:	1b64      	subs	r4, r4, r5
 801037a:	10a4      	asrs	r4, r4, #2
 801037c:	2600      	movs	r6, #0
 801037e:	42a6      	cmp	r6, r4
 8010380:	d105      	bne.n	801038e <__libc_init_array+0x2e>
 8010382:	bd70      	pop	{r4, r5, r6, pc}
 8010384:	f855 3b04 	ldr.w	r3, [r5], #4
 8010388:	4798      	blx	r3
 801038a:	3601      	adds	r6, #1
 801038c:	e7ee      	b.n	801036c <__libc_init_array+0xc>
 801038e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010392:	4798      	blx	r3
 8010394:	3601      	adds	r6, #1
 8010396:	e7f2      	b.n	801037e <__libc_init_array+0x1e>
 8010398:	08011ddc 	.word	0x08011ddc
 801039c:	08011ddc 	.word	0x08011ddc
 80103a0:	08011ddc 	.word	0x08011ddc
 80103a4:	08011de4 	.word	0x08011de4

080103a8 <__retarget_lock_acquire_recursive>:
 80103a8:	4770      	bx	lr

080103aa <__retarget_lock_release_recursive>:
 80103aa:	4770      	bx	lr

080103ac <strcpy>:
 80103ac:	4603      	mov	r3, r0
 80103ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103b2:	f803 2b01 	strb.w	r2, [r3], #1
 80103b6:	2a00      	cmp	r2, #0
 80103b8:	d1f9      	bne.n	80103ae <strcpy+0x2>
 80103ba:	4770      	bx	lr

080103bc <memcpy>:
 80103bc:	440a      	add	r2, r1
 80103be:	4291      	cmp	r1, r2
 80103c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80103c4:	d100      	bne.n	80103c8 <memcpy+0xc>
 80103c6:	4770      	bx	lr
 80103c8:	b510      	push	{r4, lr}
 80103ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80103ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80103d2:	4291      	cmp	r1, r2
 80103d4:	d1f9      	bne.n	80103ca <memcpy+0xe>
 80103d6:	bd10      	pop	{r4, pc}

080103d8 <__assert_func>:
 80103d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80103da:	4614      	mov	r4, r2
 80103dc:	461a      	mov	r2, r3
 80103de:	4b09      	ldr	r3, [pc, #36]	; (8010404 <__assert_func+0x2c>)
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	4605      	mov	r5, r0
 80103e4:	68d8      	ldr	r0, [r3, #12]
 80103e6:	b14c      	cbz	r4, 80103fc <__assert_func+0x24>
 80103e8:	4b07      	ldr	r3, [pc, #28]	; (8010408 <__assert_func+0x30>)
 80103ea:	9100      	str	r1, [sp, #0]
 80103ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80103f0:	4906      	ldr	r1, [pc, #24]	; (801040c <__assert_func+0x34>)
 80103f2:	462b      	mov	r3, r5
 80103f4:	f000 fd48 	bl	8010e88 <fiprintf>
 80103f8:	f000 fe08 	bl	801100c <abort>
 80103fc:	4b04      	ldr	r3, [pc, #16]	; (8010410 <__assert_func+0x38>)
 80103fe:	461c      	mov	r4, r3
 8010400:	e7f3      	b.n	80103ea <__assert_func+0x12>
 8010402:	bf00      	nop
 8010404:	2000010c 	.word	0x2000010c
 8010408:	08011d64 	.word	0x08011d64
 801040c:	08011d71 	.word	0x08011d71
 8010410:	08011d9f 	.word	0x08011d9f

08010414 <__env_lock>:
 8010414:	4801      	ldr	r0, [pc, #4]	; (801041c <__env_lock+0x8>)
 8010416:	f7ff bfc7 	b.w	80103a8 <__retarget_lock_acquire_recursive>
 801041a:	bf00      	nop
 801041c:	2000dc08 	.word	0x2000dc08

08010420 <__env_unlock>:
 8010420:	4801      	ldr	r0, [pc, #4]	; (8010428 <__env_unlock+0x8>)
 8010422:	f7ff bfc2 	b.w	80103aa <__retarget_lock_release_recursive>
 8010426:	bf00      	nop
 8010428:	2000dc08 	.word	0x2000dc08

0801042c <_free_r>:
 801042c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801042e:	2900      	cmp	r1, #0
 8010430:	d044      	beq.n	80104bc <_free_r+0x90>
 8010432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010436:	9001      	str	r0, [sp, #4]
 8010438:	2b00      	cmp	r3, #0
 801043a:	f1a1 0404 	sub.w	r4, r1, #4
 801043e:	bfb8      	it	lt
 8010440:	18e4      	addlt	r4, r4, r3
 8010442:	f7ff fc55 	bl	800fcf0 <__malloc_lock>
 8010446:	4a1e      	ldr	r2, [pc, #120]	; (80104c0 <_free_r+0x94>)
 8010448:	9801      	ldr	r0, [sp, #4]
 801044a:	6813      	ldr	r3, [r2, #0]
 801044c:	b933      	cbnz	r3, 801045c <_free_r+0x30>
 801044e:	6063      	str	r3, [r4, #4]
 8010450:	6014      	str	r4, [r2, #0]
 8010452:	b003      	add	sp, #12
 8010454:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010458:	f7ff bc50 	b.w	800fcfc <__malloc_unlock>
 801045c:	42a3      	cmp	r3, r4
 801045e:	d908      	bls.n	8010472 <_free_r+0x46>
 8010460:	6825      	ldr	r5, [r4, #0]
 8010462:	1961      	adds	r1, r4, r5
 8010464:	428b      	cmp	r3, r1
 8010466:	bf01      	itttt	eq
 8010468:	6819      	ldreq	r1, [r3, #0]
 801046a:	685b      	ldreq	r3, [r3, #4]
 801046c:	1949      	addeq	r1, r1, r5
 801046e:	6021      	streq	r1, [r4, #0]
 8010470:	e7ed      	b.n	801044e <_free_r+0x22>
 8010472:	461a      	mov	r2, r3
 8010474:	685b      	ldr	r3, [r3, #4]
 8010476:	b10b      	cbz	r3, 801047c <_free_r+0x50>
 8010478:	42a3      	cmp	r3, r4
 801047a:	d9fa      	bls.n	8010472 <_free_r+0x46>
 801047c:	6811      	ldr	r1, [r2, #0]
 801047e:	1855      	adds	r5, r2, r1
 8010480:	42a5      	cmp	r5, r4
 8010482:	d10b      	bne.n	801049c <_free_r+0x70>
 8010484:	6824      	ldr	r4, [r4, #0]
 8010486:	4421      	add	r1, r4
 8010488:	1854      	adds	r4, r2, r1
 801048a:	42a3      	cmp	r3, r4
 801048c:	6011      	str	r1, [r2, #0]
 801048e:	d1e0      	bne.n	8010452 <_free_r+0x26>
 8010490:	681c      	ldr	r4, [r3, #0]
 8010492:	685b      	ldr	r3, [r3, #4]
 8010494:	6053      	str	r3, [r2, #4]
 8010496:	440c      	add	r4, r1
 8010498:	6014      	str	r4, [r2, #0]
 801049a:	e7da      	b.n	8010452 <_free_r+0x26>
 801049c:	d902      	bls.n	80104a4 <_free_r+0x78>
 801049e:	230c      	movs	r3, #12
 80104a0:	6003      	str	r3, [r0, #0]
 80104a2:	e7d6      	b.n	8010452 <_free_r+0x26>
 80104a4:	6825      	ldr	r5, [r4, #0]
 80104a6:	1961      	adds	r1, r4, r5
 80104a8:	428b      	cmp	r3, r1
 80104aa:	bf04      	itt	eq
 80104ac:	6819      	ldreq	r1, [r3, #0]
 80104ae:	685b      	ldreq	r3, [r3, #4]
 80104b0:	6063      	str	r3, [r4, #4]
 80104b2:	bf04      	itt	eq
 80104b4:	1949      	addeq	r1, r1, r5
 80104b6:	6021      	streq	r1, [r4, #0]
 80104b8:	6054      	str	r4, [r2, #4]
 80104ba:	e7ca      	b.n	8010452 <_free_r+0x26>
 80104bc:	b003      	add	sp, #12
 80104be:	bd30      	pop	{r4, r5, pc}
 80104c0:	2000dac0 	.word	0x2000dac0

080104c4 <_malloc_usable_size_r>:
 80104c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104c8:	1f18      	subs	r0, r3, #4
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	bfbc      	itt	lt
 80104ce:	580b      	ldrlt	r3, [r1, r0]
 80104d0:	18c0      	addlt	r0, r0, r3
 80104d2:	4770      	bx	lr

080104d4 <__ssputs_r>:
 80104d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104d8:	688e      	ldr	r6, [r1, #8]
 80104da:	461f      	mov	r7, r3
 80104dc:	42be      	cmp	r6, r7
 80104de:	680b      	ldr	r3, [r1, #0]
 80104e0:	4682      	mov	sl, r0
 80104e2:	460c      	mov	r4, r1
 80104e4:	4690      	mov	r8, r2
 80104e6:	d82c      	bhi.n	8010542 <__ssputs_r+0x6e>
 80104e8:	898a      	ldrh	r2, [r1, #12]
 80104ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80104ee:	d026      	beq.n	801053e <__ssputs_r+0x6a>
 80104f0:	6965      	ldr	r5, [r4, #20]
 80104f2:	6909      	ldr	r1, [r1, #16]
 80104f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104f8:	eba3 0901 	sub.w	r9, r3, r1
 80104fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010500:	1c7b      	adds	r3, r7, #1
 8010502:	444b      	add	r3, r9
 8010504:	106d      	asrs	r5, r5, #1
 8010506:	429d      	cmp	r5, r3
 8010508:	bf38      	it	cc
 801050a:	461d      	movcc	r5, r3
 801050c:	0553      	lsls	r3, r2, #21
 801050e:	d527      	bpl.n	8010560 <__ssputs_r+0x8c>
 8010510:	4629      	mov	r1, r5
 8010512:	f7ff fb6d 	bl	800fbf0 <_malloc_r>
 8010516:	4606      	mov	r6, r0
 8010518:	b360      	cbz	r0, 8010574 <__ssputs_r+0xa0>
 801051a:	6921      	ldr	r1, [r4, #16]
 801051c:	464a      	mov	r2, r9
 801051e:	f7ff ff4d 	bl	80103bc <memcpy>
 8010522:	89a3      	ldrh	r3, [r4, #12]
 8010524:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801052c:	81a3      	strh	r3, [r4, #12]
 801052e:	6126      	str	r6, [r4, #16]
 8010530:	6165      	str	r5, [r4, #20]
 8010532:	444e      	add	r6, r9
 8010534:	eba5 0509 	sub.w	r5, r5, r9
 8010538:	6026      	str	r6, [r4, #0]
 801053a:	60a5      	str	r5, [r4, #8]
 801053c:	463e      	mov	r6, r7
 801053e:	42be      	cmp	r6, r7
 8010540:	d900      	bls.n	8010544 <__ssputs_r+0x70>
 8010542:	463e      	mov	r6, r7
 8010544:	6820      	ldr	r0, [r4, #0]
 8010546:	4632      	mov	r2, r6
 8010548:	4641      	mov	r1, r8
 801054a:	f000 fd45 	bl	8010fd8 <memmove>
 801054e:	68a3      	ldr	r3, [r4, #8]
 8010550:	1b9b      	subs	r3, r3, r6
 8010552:	60a3      	str	r3, [r4, #8]
 8010554:	6823      	ldr	r3, [r4, #0]
 8010556:	4433      	add	r3, r6
 8010558:	6023      	str	r3, [r4, #0]
 801055a:	2000      	movs	r0, #0
 801055c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010560:	462a      	mov	r2, r5
 8010562:	f7ff fc45 	bl	800fdf0 <_realloc_r>
 8010566:	4606      	mov	r6, r0
 8010568:	2800      	cmp	r0, #0
 801056a:	d1e0      	bne.n	801052e <__ssputs_r+0x5a>
 801056c:	6921      	ldr	r1, [r4, #16]
 801056e:	4650      	mov	r0, sl
 8010570:	f7ff ff5c 	bl	801042c <_free_r>
 8010574:	230c      	movs	r3, #12
 8010576:	f8ca 3000 	str.w	r3, [sl]
 801057a:	89a3      	ldrh	r3, [r4, #12]
 801057c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010580:	81a3      	strh	r3, [r4, #12]
 8010582:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010586:	e7e9      	b.n	801055c <__ssputs_r+0x88>

08010588 <_svfiprintf_r>:
 8010588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801058c:	4698      	mov	r8, r3
 801058e:	898b      	ldrh	r3, [r1, #12]
 8010590:	061b      	lsls	r3, r3, #24
 8010592:	b09d      	sub	sp, #116	; 0x74
 8010594:	4607      	mov	r7, r0
 8010596:	460d      	mov	r5, r1
 8010598:	4614      	mov	r4, r2
 801059a:	d50e      	bpl.n	80105ba <_svfiprintf_r+0x32>
 801059c:	690b      	ldr	r3, [r1, #16]
 801059e:	b963      	cbnz	r3, 80105ba <_svfiprintf_r+0x32>
 80105a0:	2140      	movs	r1, #64	; 0x40
 80105a2:	f7ff fb25 	bl	800fbf0 <_malloc_r>
 80105a6:	6028      	str	r0, [r5, #0]
 80105a8:	6128      	str	r0, [r5, #16]
 80105aa:	b920      	cbnz	r0, 80105b6 <_svfiprintf_r+0x2e>
 80105ac:	230c      	movs	r3, #12
 80105ae:	603b      	str	r3, [r7, #0]
 80105b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80105b4:	e0d0      	b.n	8010758 <_svfiprintf_r+0x1d0>
 80105b6:	2340      	movs	r3, #64	; 0x40
 80105b8:	616b      	str	r3, [r5, #20]
 80105ba:	2300      	movs	r3, #0
 80105bc:	9309      	str	r3, [sp, #36]	; 0x24
 80105be:	2320      	movs	r3, #32
 80105c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80105c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80105c8:	2330      	movs	r3, #48	; 0x30
 80105ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010770 <_svfiprintf_r+0x1e8>
 80105ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80105d2:	f04f 0901 	mov.w	r9, #1
 80105d6:	4623      	mov	r3, r4
 80105d8:	469a      	mov	sl, r3
 80105da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80105de:	b10a      	cbz	r2, 80105e4 <_svfiprintf_r+0x5c>
 80105e0:	2a25      	cmp	r2, #37	; 0x25
 80105e2:	d1f9      	bne.n	80105d8 <_svfiprintf_r+0x50>
 80105e4:	ebba 0b04 	subs.w	fp, sl, r4
 80105e8:	d00b      	beq.n	8010602 <_svfiprintf_r+0x7a>
 80105ea:	465b      	mov	r3, fp
 80105ec:	4622      	mov	r2, r4
 80105ee:	4629      	mov	r1, r5
 80105f0:	4638      	mov	r0, r7
 80105f2:	f7ff ff6f 	bl	80104d4 <__ssputs_r>
 80105f6:	3001      	adds	r0, #1
 80105f8:	f000 80a9 	beq.w	801074e <_svfiprintf_r+0x1c6>
 80105fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80105fe:	445a      	add	r2, fp
 8010600:	9209      	str	r2, [sp, #36]	; 0x24
 8010602:	f89a 3000 	ldrb.w	r3, [sl]
 8010606:	2b00      	cmp	r3, #0
 8010608:	f000 80a1 	beq.w	801074e <_svfiprintf_r+0x1c6>
 801060c:	2300      	movs	r3, #0
 801060e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010616:	f10a 0a01 	add.w	sl, sl, #1
 801061a:	9304      	str	r3, [sp, #16]
 801061c:	9307      	str	r3, [sp, #28]
 801061e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010622:	931a      	str	r3, [sp, #104]	; 0x68
 8010624:	4654      	mov	r4, sl
 8010626:	2205      	movs	r2, #5
 8010628:	f814 1b01 	ldrb.w	r1, [r4], #1
 801062c:	4850      	ldr	r0, [pc, #320]	; (8010770 <_svfiprintf_r+0x1e8>)
 801062e:	f7ef fde7 	bl	8000200 <memchr>
 8010632:	9a04      	ldr	r2, [sp, #16]
 8010634:	b9d8      	cbnz	r0, 801066e <_svfiprintf_r+0xe6>
 8010636:	06d0      	lsls	r0, r2, #27
 8010638:	bf44      	itt	mi
 801063a:	2320      	movmi	r3, #32
 801063c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010640:	0711      	lsls	r1, r2, #28
 8010642:	bf44      	itt	mi
 8010644:	232b      	movmi	r3, #43	; 0x2b
 8010646:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801064a:	f89a 3000 	ldrb.w	r3, [sl]
 801064e:	2b2a      	cmp	r3, #42	; 0x2a
 8010650:	d015      	beq.n	801067e <_svfiprintf_r+0xf6>
 8010652:	9a07      	ldr	r2, [sp, #28]
 8010654:	4654      	mov	r4, sl
 8010656:	2000      	movs	r0, #0
 8010658:	f04f 0c0a 	mov.w	ip, #10
 801065c:	4621      	mov	r1, r4
 801065e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010662:	3b30      	subs	r3, #48	; 0x30
 8010664:	2b09      	cmp	r3, #9
 8010666:	d94d      	bls.n	8010704 <_svfiprintf_r+0x17c>
 8010668:	b1b0      	cbz	r0, 8010698 <_svfiprintf_r+0x110>
 801066a:	9207      	str	r2, [sp, #28]
 801066c:	e014      	b.n	8010698 <_svfiprintf_r+0x110>
 801066e:	eba0 0308 	sub.w	r3, r0, r8
 8010672:	fa09 f303 	lsl.w	r3, r9, r3
 8010676:	4313      	orrs	r3, r2
 8010678:	9304      	str	r3, [sp, #16]
 801067a:	46a2      	mov	sl, r4
 801067c:	e7d2      	b.n	8010624 <_svfiprintf_r+0x9c>
 801067e:	9b03      	ldr	r3, [sp, #12]
 8010680:	1d19      	adds	r1, r3, #4
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	9103      	str	r1, [sp, #12]
 8010686:	2b00      	cmp	r3, #0
 8010688:	bfbb      	ittet	lt
 801068a:	425b      	neglt	r3, r3
 801068c:	f042 0202 	orrlt.w	r2, r2, #2
 8010690:	9307      	strge	r3, [sp, #28]
 8010692:	9307      	strlt	r3, [sp, #28]
 8010694:	bfb8      	it	lt
 8010696:	9204      	strlt	r2, [sp, #16]
 8010698:	7823      	ldrb	r3, [r4, #0]
 801069a:	2b2e      	cmp	r3, #46	; 0x2e
 801069c:	d10c      	bne.n	80106b8 <_svfiprintf_r+0x130>
 801069e:	7863      	ldrb	r3, [r4, #1]
 80106a0:	2b2a      	cmp	r3, #42	; 0x2a
 80106a2:	d134      	bne.n	801070e <_svfiprintf_r+0x186>
 80106a4:	9b03      	ldr	r3, [sp, #12]
 80106a6:	1d1a      	adds	r2, r3, #4
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	9203      	str	r2, [sp, #12]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	bfb8      	it	lt
 80106b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80106b4:	3402      	adds	r4, #2
 80106b6:	9305      	str	r3, [sp, #20]
 80106b8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8010780 <_svfiprintf_r+0x1f8>
 80106bc:	7821      	ldrb	r1, [r4, #0]
 80106be:	2203      	movs	r2, #3
 80106c0:	4650      	mov	r0, sl
 80106c2:	f7ef fd9d 	bl	8000200 <memchr>
 80106c6:	b138      	cbz	r0, 80106d8 <_svfiprintf_r+0x150>
 80106c8:	9b04      	ldr	r3, [sp, #16]
 80106ca:	eba0 000a 	sub.w	r0, r0, sl
 80106ce:	2240      	movs	r2, #64	; 0x40
 80106d0:	4082      	lsls	r2, r0
 80106d2:	4313      	orrs	r3, r2
 80106d4:	3401      	adds	r4, #1
 80106d6:	9304      	str	r3, [sp, #16]
 80106d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106dc:	4825      	ldr	r0, [pc, #148]	; (8010774 <_svfiprintf_r+0x1ec>)
 80106de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80106e2:	2206      	movs	r2, #6
 80106e4:	f7ef fd8c 	bl	8000200 <memchr>
 80106e8:	2800      	cmp	r0, #0
 80106ea:	d038      	beq.n	801075e <_svfiprintf_r+0x1d6>
 80106ec:	4b22      	ldr	r3, [pc, #136]	; (8010778 <_svfiprintf_r+0x1f0>)
 80106ee:	bb1b      	cbnz	r3, 8010738 <_svfiprintf_r+0x1b0>
 80106f0:	9b03      	ldr	r3, [sp, #12]
 80106f2:	3307      	adds	r3, #7
 80106f4:	f023 0307 	bic.w	r3, r3, #7
 80106f8:	3308      	adds	r3, #8
 80106fa:	9303      	str	r3, [sp, #12]
 80106fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106fe:	4433      	add	r3, r6
 8010700:	9309      	str	r3, [sp, #36]	; 0x24
 8010702:	e768      	b.n	80105d6 <_svfiprintf_r+0x4e>
 8010704:	fb0c 3202 	mla	r2, ip, r2, r3
 8010708:	460c      	mov	r4, r1
 801070a:	2001      	movs	r0, #1
 801070c:	e7a6      	b.n	801065c <_svfiprintf_r+0xd4>
 801070e:	2300      	movs	r3, #0
 8010710:	3401      	adds	r4, #1
 8010712:	9305      	str	r3, [sp, #20]
 8010714:	4619      	mov	r1, r3
 8010716:	f04f 0c0a 	mov.w	ip, #10
 801071a:	4620      	mov	r0, r4
 801071c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010720:	3a30      	subs	r2, #48	; 0x30
 8010722:	2a09      	cmp	r2, #9
 8010724:	d903      	bls.n	801072e <_svfiprintf_r+0x1a6>
 8010726:	2b00      	cmp	r3, #0
 8010728:	d0c6      	beq.n	80106b8 <_svfiprintf_r+0x130>
 801072a:	9105      	str	r1, [sp, #20]
 801072c:	e7c4      	b.n	80106b8 <_svfiprintf_r+0x130>
 801072e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010732:	4604      	mov	r4, r0
 8010734:	2301      	movs	r3, #1
 8010736:	e7f0      	b.n	801071a <_svfiprintf_r+0x192>
 8010738:	ab03      	add	r3, sp, #12
 801073a:	9300      	str	r3, [sp, #0]
 801073c:	462a      	mov	r2, r5
 801073e:	4b0f      	ldr	r3, [pc, #60]	; (801077c <_svfiprintf_r+0x1f4>)
 8010740:	a904      	add	r1, sp, #16
 8010742:	4638      	mov	r0, r7
 8010744:	f3af 8000 	nop.w
 8010748:	1c42      	adds	r2, r0, #1
 801074a:	4606      	mov	r6, r0
 801074c:	d1d6      	bne.n	80106fc <_svfiprintf_r+0x174>
 801074e:	89ab      	ldrh	r3, [r5, #12]
 8010750:	065b      	lsls	r3, r3, #25
 8010752:	f53f af2d 	bmi.w	80105b0 <_svfiprintf_r+0x28>
 8010756:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010758:	b01d      	add	sp, #116	; 0x74
 801075a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801075e:	ab03      	add	r3, sp, #12
 8010760:	9300      	str	r3, [sp, #0]
 8010762:	462a      	mov	r2, r5
 8010764:	4b05      	ldr	r3, [pc, #20]	; (801077c <_svfiprintf_r+0x1f4>)
 8010766:	a904      	add	r1, sp, #16
 8010768:	4638      	mov	r0, r7
 801076a:	f000 f9bd 	bl	8010ae8 <_printf_i>
 801076e:	e7eb      	b.n	8010748 <_svfiprintf_r+0x1c0>
 8010770:	08011da0 	.word	0x08011da0
 8010774:	08011daa 	.word	0x08011daa
 8010778:	00000000 	.word	0x00000000
 801077c:	080104d5 	.word	0x080104d5
 8010780:	08011da6 	.word	0x08011da6

08010784 <__sfputc_r>:
 8010784:	6893      	ldr	r3, [r2, #8]
 8010786:	3b01      	subs	r3, #1
 8010788:	2b00      	cmp	r3, #0
 801078a:	b410      	push	{r4}
 801078c:	6093      	str	r3, [r2, #8]
 801078e:	da08      	bge.n	80107a2 <__sfputc_r+0x1e>
 8010790:	6994      	ldr	r4, [r2, #24]
 8010792:	42a3      	cmp	r3, r4
 8010794:	db01      	blt.n	801079a <__sfputc_r+0x16>
 8010796:	290a      	cmp	r1, #10
 8010798:	d103      	bne.n	80107a2 <__sfputc_r+0x1e>
 801079a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801079e:	f000 bb85 	b.w	8010eac <__swbuf_r>
 80107a2:	6813      	ldr	r3, [r2, #0]
 80107a4:	1c58      	adds	r0, r3, #1
 80107a6:	6010      	str	r0, [r2, #0]
 80107a8:	7019      	strb	r1, [r3, #0]
 80107aa:	4608      	mov	r0, r1
 80107ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107b0:	4770      	bx	lr

080107b2 <__sfputs_r>:
 80107b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107b4:	4606      	mov	r6, r0
 80107b6:	460f      	mov	r7, r1
 80107b8:	4614      	mov	r4, r2
 80107ba:	18d5      	adds	r5, r2, r3
 80107bc:	42ac      	cmp	r4, r5
 80107be:	d101      	bne.n	80107c4 <__sfputs_r+0x12>
 80107c0:	2000      	movs	r0, #0
 80107c2:	e007      	b.n	80107d4 <__sfputs_r+0x22>
 80107c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107c8:	463a      	mov	r2, r7
 80107ca:	4630      	mov	r0, r6
 80107cc:	f7ff ffda 	bl	8010784 <__sfputc_r>
 80107d0:	1c43      	adds	r3, r0, #1
 80107d2:	d1f3      	bne.n	80107bc <__sfputs_r+0xa>
 80107d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080107d8 <_vfiprintf_r>:
 80107d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107dc:	460d      	mov	r5, r1
 80107de:	b09d      	sub	sp, #116	; 0x74
 80107e0:	4614      	mov	r4, r2
 80107e2:	4698      	mov	r8, r3
 80107e4:	4606      	mov	r6, r0
 80107e6:	b118      	cbz	r0, 80107f0 <_vfiprintf_r+0x18>
 80107e8:	6a03      	ldr	r3, [r0, #32]
 80107ea:	b90b      	cbnz	r3, 80107f0 <_vfiprintf_r+0x18>
 80107ec:	f7ff fc26 	bl	801003c <__sinit>
 80107f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80107f2:	07d9      	lsls	r1, r3, #31
 80107f4:	d405      	bmi.n	8010802 <_vfiprintf_r+0x2a>
 80107f6:	89ab      	ldrh	r3, [r5, #12]
 80107f8:	059a      	lsls	r2, r3, #22
 80107fa:	d402      	bmi.n	8010802 <_vfiprintf_r+0x2a>
 80107fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80107fe:	f7ff fdd3 	bl	80103a8 <__retarget_lock_acquire_recursive>
 8010802:	89ab      	ldrh	r3, [r5, #12]
 8010804:	071b      	lsls	r3, r3, #28
 8010806:	d501      	bpl.n	801080c <_vfiprintf_r+0x34>
 8010808:	692b      	ldr	r3, [r5, #16]
 801080a:	b99b      	cbnz	r3, 8010834 <_vfiprintf_r+0x5c>
 801080c:	4629      	mov	r1, r5
 801080e:	4630      	mov	r0, r6
 8010810:	f000 fb8a 	bl	8010f28 <__swsetup_r>
 8010814:	b170      	cbz	r0, 8010834 <_vfiprintf_r+0x5c>
 8010816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010818:	07dc      	lsls	r4, r3, #31
 801081a:	d504      	bpl.n	8010826 <_vfiprintf_r+0x4e>
 801081c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010820:	b01d      	add	sp, #116	; 0x74
 8010822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010826:	89ab      	ldrh	r3, [r5, #12]
 8010828:	0598      	lsls	r0, r3, #22
 801082a:	d4f7      	bmi.n	801081c <_vfiprintf_r+0x44>
 801082c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801082e:	f7ff fdbc 	bl	80103aa <__retarget_lock_release_recursive>
 8010832:	e7f3      	b.n	801081c <_vfiprintf_r+0x44>
 8010834:	2300      	movs	r3, #0
 8010836:	9309      	str	r3, [sp, #36]	; 0x24
 8010838:	2320      	movs	r3, #32
 801083a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801083e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010842:	2330      	movs	r3, #48	; 0x30
 8010844:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80109f8 <_vfiprintf_r+0x220>
 8010848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801084c:	f04f 0901 	mov.w	r9, #1
 8010850:	4623      	mov	r3, r4
 8010852:	469a      	mov	sl, r3
 8010854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010858:	b10a      	cbz	r2, 801085e <_vfiprintf_r+0x86>
 801085a:	2a25      	cmp	r2, #37	; 0x25
 801085c:	d1f9      	bne.n	8010852 <_vfiprintf_r+0x7a>
 801085e:	ebba 0b04 	subs.w	fp, sl, r4
 8010862:	d00b      	beq.n	801087c <_vfiprintf_r+0xa4>
 8010864:	465b      	mov	r3, fp
 8010866:	4622      	mov	r2, r4
 8010868:	4629      	mov	r1, r5
 801086a:	4630      	mov	r0, r6
 801086c:	f7ff ffa1 	bl	80107b2 <__sfputs_r>
 8010870:	3001      	adds	r0, #1
 8010872:	f000 80a9 	beq.w	80109c8 <_vfiprintf_r+0x1f0>
 8010876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010878:	445a      	add	r2, fp
 801087a:	9209      	str	r2, [sp, #36]	; 0x24
 801087c:	f89a 3000 	ldrb.w	r3, [sl]
 8010880:	2b00      	cmp	r3, #0
 8010882:	f000 80a1 	beq.w	80109c8 <_vfiprintf_r+0x1f0>
 8010886:	2300      	movs	r3, #0
 8010888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801088c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010890:	f10a 0a01 	add.w	sl, sl, #1
 8010894:	9304      	str	r3, [sp, #16]
 8010896:	9307      	str	r3, [sp, #28]
 8010898:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801089c:	931a      	str	r3, [sp, #104]	; 0x68
 801089e:	4654      	mov	r4, sl
 80108a0:	2205      	movs	r2, #5
 80108a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108a6:	4854      	ldr	r0, [pc, #336]	; (80109f8 <_vfiprintf_r+0x220>)
 80108a8:	f7ef fcaa 	bl	8000200 <memchr>
 80108ac:	9a04      	ldr	r2, [sp, #16]
 80108ae:	b9d8      	cbnz	r0, 80108e8 <_vfiprintf_r+0x110>
 80108b0:	06d1      	lsls	r1, r2, #27
 80108b2:	bf44      	itt	mi
 80108b4:	2320      	movmi	r3, #32
 80108b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80108ba:	0713      	lsls	r3, r2, #28
 80108bc:	bf44      	itt	mi
 80108be:	232b      	movmi	r3, #43	; 0x2b
 80108c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80108c4:	f89a 3000 	ldrb.w	r3, [sl]
 80108c8:	2b2a      	cmp	r3, #42	; 0x2a
 80108ca:	d015      	beq.n	80108f8 <_vfiprintf_r+0x120>
 80108cc:	9a07      	ldr	r2, [sp, #28]
 80108ce:	4654      	mov	r4, sl
 80108d0:	2000      	movs	r0, #0
 80108d2:	f04f 0c0a 	mov.w	ip, #10
 80108d6:	4621      	mov	r1, r4
 80108d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108dc:	3b30      	subs	r3, #48	; 0x30
 80108de:	2b09      	cmp	r3, #9
 80108e0:	d94d      	bls.n	801097e <_vfiprintf_r+0x1a6>
 80108e2:	b1b0      	cbz	r0, 8010912 <_vfiprintf_r+0x13a>
 80108e4:	9207      	str	r2, [sp, #28]
 80108e6:	e014      	b.n	8010912 <_vfiprintf_r+0x13a>
 80108e8:	eba0 0308 	sub.w	r3, r0, r8
 80108ec:	fa09 f303 	lsl.w	r3, r9, r3
 80108f0:	4313      	orrs	r3, r2
 80108f2:	9304      	str	r3, [sp, #16]
 80108f4:	46a2      	mov	sl, r4
 80108f6:	e7d2      	b.n	801089e <_vfiprintf_r+0xc6>
 80108f8:	9b03      	ldr	r3, [sp, #12]
 80108fa:	1d19      	adds	r1, r3, #4
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	9103      	str	r1, [sp, #12]
 8010900:	2b00      	cmp	r3, #0
 8010902:	bfbb      	ittet	lt
 8010904:	425b      	neglt	r3, r3
 8010906:	f042 0202 	orrlt.w	r2, r2, #2
 801090a:	9307      	strge	r3, [sp, #28]
 801090c:	9307      	strlt	r3, [sp, #28]
 801090e:	bfb8      	it	lt
 8010910:	9204      	strlt	r2, [sp, #16]
 8010912:	7823      	ldrb	r3, [r4, #0]
 8010914:	2b2e      	cmp	r3, #46	; 0x2e
 8010916:	d10c      	bne.n	8010932 <_vfiprintf_r+0x15a>
 8010918:	7863      	ldrb	r3, [r4, #1]
 801091a:	2b2a      	cmp	r3, #42	; 0x2a
 801091c:	d134      	bne.n	8010988 <_vfiprintf_r+0x1b0>
 801091e:	9b03      	ldr	r3, [sp, #12]
 8010920:	1d1a      	adds	r2, r3, #4
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	9203      	str	r2, [sp, #12]
 8010926:	2b00      	cmp	r3, #0
 8010928:	bfb8      	it	lt
 801092a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801092e:	3402      	adds	r4, #2
 8010930:	9305      	str	r3, [sp, #20]
 8010932:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010a08 <_vfiprintf_r+0x230>
 8010936:	7821      	ldrb	r1, [r4, #0]
 8010938:	2203      	movs	r2, #3
 801093a:	4650      	mov	r0, sl
 801093c:	f7ef fc60 	bl	8000200 <memchr>
 8010940:	b138      	cbz	r0, 8010952 <_vfiprintf_r+0x17a>
 8010942:	9b04      	ldr	r3, [sp, #16]
 8010944:	eba0 000a 	sub.w	r0, r0, sl
 8010948:	2240      	movs	r2, #64	; 0x40
 801094a:	4082      	lsls	r2, r0
 801094c:	4313      	orrs	r3, r2
 801094e:	3401      	adds	r4, #1
 8010950:	9304      	str	r3, [sp, #16]
 8010952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010956:	4829      	ldr	r0, [pc, #164]	; (80109fc <_vfiprintf_r+0x224>)
 8010958:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801095c:	2206      	movs	r2, #6
 801095e:	f7ef fc4f 	bl	8000200 <memchr>
 8010962:	2800      	cmp	r0, #0
 8010964:	d03f      	beq.n	80109e6 <_vfiprintf_r+0x20e>
 8010966:	4b26      	ldr	r3, [pc, #152]	; (8010a00 <_vfiprintf_r+0x228>)
 8010968:	bb1b      	cbnz	r3, 80109b2 <_vfiprintf_r+0x1da>
 801096a:	9b03      	ldr	r3, [sp, #12]
 801096c:	3307      	adds	r3, #7
 801096e:	f023 0307 	bic.w	r3, r3, #7
 8010972:	3308      	adds	r3, #8
 8010974:	9303      	str	r3, [sp, #12]
 8010976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010978:	443b      	add	r3, r7
 801097a:	9309      	str	r3, [sp, #36]	; 0x24
 801097c:	e768      	b.n	8010850 <_vfiprintf_r+0x78>
 801097e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010982:	460c      	mov	r4, r1
 8010984:	2001      	movs	r0, #1
 8010986:	e7a6      	b.n	80108d6 <_vfiprintf_r+0xfe>
 8010988:	2300      	movs	r3, #0
 801098a:	3401      	adds	r4, #1
 801098c:	9305      	str	r3, [sp, #20]
 801098e:	4619      	mov	r1, r3
 8010990:	f04f 0c0a 	mov.w	ip, #10
 8010994:	4620      	mov	r0, r4
 8010996:	f810 2b01 	ldrb.w	r2, [r0], #1
 801099a:	3a30      	subs	r2, #48	; 0x30
 801099c:	2a09      	cmp	r2, #9
 801099e:	d903      	bls.n	80109a8 <_vfiprintf_r+0x1d0>
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d0c6      	beq.n	8010932 <_vfiprintf_r+0x15a>
 80109a4:	9105      	str	r1, [sp, #20]
 80109a6:	e7c4      	b.n	8010932 <_vfiprintf_r+0x15a>
 80109a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80109ac:	4604      	mov	r4, r0
 80109ae:	2301      	movs	r3, #1
 80109b0:	e7f0      	b.n	8010994 <_vfiprintf_r+0x1bc>
 80109b2:	ab03      	add	r3, sp, #12
 80109b4:	9300      	str	r3, [sp, #0]
 80109b6:	462a      	mov	r2, r5
 80109b8:	4b12      	ldr	r3, [pc, #72]	; (8010a04 <_vfiprintf_r+0x22c>)
 80109ba:	a904      	add	r1, sp, #16
 80109bc:	4630      	mov	r0, r6
 80109be:	f3af 8000 	nop.w
 80109c2:	4607      	mov	r7, r0
 80109c4:	1c78      	adds	r0, r7, #1
 80109c6:	d1d6      	bne.n	8010976 <_vfiprintf_r+0x19e>
 80109c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109ca:	07d9      	lsls	r1, r3, #31
 80109cc:	d405      	bmi.n	80109da <_vfiprintf_r+0x202>
 80109ce:	89ab      	ldrh	r3, [r5, #12]
 80109d0:	059a      	lsls	r2, r3, #22
 80109d2:	d402      	bmi.n	80109da <_vfiprintf_r+0x202>
 80109d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109d6:	f7ff fce8 	bl	80103aa <__retarget_lock_release_recursive>
 80109da:	89ab      	ldrh	r3, [r5, #12]
 80109dc:	065b      	lsls	r3, r3, #25
 80109de:	f53f af1d 	bmi.w	801081c <_vfiprintf_r+0x44>
 80109e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80109e4:	e71c      	b.n	8010820 <_vfiprintf_r+0x48>
 80109e6:	ab03      	add	r3, sp, #12
 80109e8:	9300      	str	r3, [sp, #0]
 80109ea:	462a      	mov	r2, r5
 80109ec:	4b05      	ldr	r3, [pc, #20]	; (8010a04 <_vfiprintf_r+0x22c>)
 80109ee:	a904      	add	r1, sp, #16
 80109f0:	4630      	mov	r0, r6
 80109f2:	f000 f879 	bl	8010ae8 <_printf_i>
 80109f6:	e7e4      	b.n	80109c2 <_vfiprintf_r+0x1ea>
 80109f8:	08011da0 	.word	0x08011da0
 80109fc:	08011daa 	.word	0x08011daa
 8010a00:	00000000 	.word	0x00000000
 8010a04:	080107b3 	.word	0x080107b3
 8010a08:	08011da6 	.word	0x08011da6

08010a0c <_printf_common>:
 8010a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a10:	4616      	mov	r6, r2
 8010a12:	4699      	mov	r9, r3
 8010a14:	688a      	ldr	r2, [r1, #8]
 8010a16:	690b      	ldr	r3, [r1, #16]
 8010a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	bfb8      	it	lt
 8010a20:	4613      	movlt	r3, r2
 8010a22:	6033      	str	r3, [r6, #0]
 8010a24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010a28:	4607      	mov	r7, r0
 8010a2a:	460c      	mov	r4, r1
 8010a2c:	b10a      	cbz	r2, 8010a32 <_printf_common+0x26>
 8010a2e:	3301      	adds	r3, #1
 8010a30:	6033      	str	r3, [r6, #0]
 8010a32:	6823      	ldr	r3, [r4, #0]
 8010a34:	0699      	lsls	r1, r3, #26
 8010a36:	bf42      	ittt	mi
 8010a38:	6833      	ldrmi	r3, [r6, #0]
 8010a3a:	3302      	addmi	r3, #2
 8010a3c:	6033      	strmi	r3, [r6, #0]
 8010a3e:	6825      	ldr	r5, [r4, #0]
 8010a40:	f015 0506 	ands.w	r5, r5, #6
 8010a44:	d106      	bne.n	8010a54 <_printf_common+0x48>
 8010a46:	f104 0a19 	add.w	sl, r4, #25
 8010a4a:	68e3      	ldr	r3, [r4, #12]
 8010a4c:	6832      	ldr	r2, [r6, #0]
 8010a4e:	1a9b      	subs	r3, r3, r2
 8010a50:	42ab      	cmp	r3, r5
 8010a52:	dc26      	bgt.n	8010aa2 <_printf_common+0x96>
 8010a54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010a58:	1e13      	subs	r3, r2, #0
 8010a5a:	6822      	ldr	r2, [r4, #0]
 8010a5c:	bf18      	it	ne
 8010a5e:	2301      	movne	r3, #1
 8010a60:	0692      	lsls	r2, r2, #26
 8010a62:	d42b      	bmi.n	8010abc <_printf_common+0xb0>
 8010a64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010a68:	4649      	mov	r1, r9
 8010a6a:	4638      	mov	r0, r7
 8010a6c:	47c0      	blx	r8
 8010a6e:	3001      	adds	r0, #1
 8010a70:	d01e      	beq.n	8010ab0 <_printf_common+0xa4>
 8010a72:	6823      	ldr	r3, [r4, #0]
 8010a74:	6922      	ldr	r2, [r4, #16]
 8010a76:	f003 0306 	and.w	r3, r3, #6
 8010a7a:	2b04      	cmp	r3, #4
 8010a7c:	bf02      	ittt	eq
 8010a7e:	68e5      	ldreq	r5, [r4, #12]
 8010a80:	6833      	ldreq	r3, [r6, #0]
 8010a82:	1aed      	subeq	r5, r5, r3
 8010a84:	68a3      	ldr	r3, [r4, #8]
 8010a86:	bf0c      	ite	eq
 8010a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010a8c:	2500      	movne	r5, #0
 8010a8e:	4293      	cmp	r3, r2
 8010a90:	bfc4      	itt	gt
 8010a92:	1a9b      	subgt	r3, r3, r2
 8010a94:	18ed      	addgt	r5, r5, r3
 8010a96:	2600      	movs	r6, #0
 8010a98:	341a      	adds	r4, #26
 8010a9a:	42b5      	cmp	r5, r6
 8010a9c:	d11a      	bne.n	8010ad4 <_printf_common+0xc8>
 8010a9e:	2000      	movs	r0, #0
 8010aa0:	e008      	b.n	8010ab4 <_printf_common+0xa8>
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	4652      	mov	r2, sl
 8010aa6:	4649      	mov	r1, r9
 8010aa8:	4638      	mov	r0, r7
 8010aaa:	47c0      	blx	r8
 8010aac:	3001      	adds	r0, #1
 8010aae:	d103      	bne.n	8010ab8 <_printf_common+0xac>
 8010ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ab8:	3501      	adds	r5, #1
 8010aba:	e7c6      	b.n	8010a4a <_printf_common+0x3e>
 8010abc:	18e1      	adds	r1, r4, r3
 8010abe:	1c5a      	adds	r2, r3, #1
 8010ac0:	2030      	movs	r0, #48	; 0x30
 8010ac2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010ac6:	4422      	add	r2, r4
 8010ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010acc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010ad0:	3302      	adds	r3, #2
 8010ad2:	e7c7      	b.n	8010a64 <_printf_common+0x58>
 8010ad4:	2301      	movs	r3, #1
 8010ad6:	4622      	mov	r2, r4
 8010ad8:	4649      	mov	r1, r9
 8010ada:	4638      	mov	r0, r7
 8010adc:	47c0      	blx	r8
 8010ade:	3001      	adds	r0, #1
 8010ae0:	d0e6      	beq.n	8010ab0 <_printf_common+0xa4>
 8010ae2:	3601      	adds	r6, #1
 8010ae4:	e7d9      	b.n	8010a9a <_printf_common+0x8e>
	...

08010ae8 <_printf_i>:
 8010ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010aec:	7e0f      	ldrb	r7, [r1, #24]
 8010aee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010af0:	2f78      	cmp	r7, #120	; 0x78
 8010af2:	4691      	mov	r9, r2
 8010af4:	4680      	mov	r8, r0
 8010af6:	460c      	mov	r4, r1
 8010af8:	469a      	mov	sl, r3
 8010afa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010afe:	d807      	bhi.n	8010b10 <_printf_i+0x28>
 8010b00:	2f62      	cmp	r7, #98	; 0x62
 8010b02:	d80a      	bhi.n	8010b1a <_printf_i+0x32>
 8010b04:	2f00      	cmp	r7, #0
 8010b06:	f000 80d4 	beq.w	8010cb2 <_printf_i+0x1ca>
 8010b0a:	2f58      	cmp	r7, #88	; 0x58
 8010b0c:	f000 80c0 	beq.w	8010c90 <_printf_i+0x1a8>
 8010b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010b14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010b18:	e03a      	b.n	8010b90 <_printf_i+0xa8>
 8010b1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010b1e:	2b15      	cmp	r3, #21
 8010b20:	d8f6      	bhi.n	8010b10 <_printf_i+0x28>
 8010b22:	a101      	add	r1, pc, #4	; (adr r1, 8010b28 <_printf_i+0x40>)
 8010b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010b28:	08010b81 	.word	0x08010b81
 8010b2c:	08010b95 	.word	0x08010b95
 8010b30:	08010b11 	.word	0x08010b11
 8010b34:	08010b11 	.word	0x08010b11
 8010b38:	08010b11 	.word	0x08010b11
 8010b3c:	08010b11 	.word	0x08010b11
 8010b40:	08010b95 	.word	0x08010b95
 8010b44:	08010b11 	.word	0x08010b11
 8010b48:	08010b11 	.word	0x08010b11
 8010b4c:	08010b11 	.word	0x08010b11
 8010b50:	08010b11 	.word	0x08010b11
 8010b54:	08010c99 	.word	0x08010c99
 8010b58:	08010bc1 	.word	0x08010bc1
 8010b5c:	08010c53 	.word	0x08010c53
 8010b60:	08010b11 	.word	0x08010b11
 8010b64:	08010b11 	.word	0x08010b11
 8010b68:	08010cbb 	.word	0x08010cbb
 8010b6c:	08010b11 	.word	0x08010b11
 8010b70:	08010bc1 	.word	0x08010bc1
 8010b74:	08010b11 	.word	0x08010b11
 8010b78:	08010b11 	.word	0x08010b11
 8010b7c:	08010c5b 	.word	0x08010c5b
 8010b80:	682b      	ldr	r3, [r5, #0]
 8010b82:	1d1a      	adds	r2, r3, #4
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	602a      	str	r2, [r5, #0]
 8010b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010b90:	2301      	movs	r3, #1
 8010b92:	e09f      	b.n	8010cd4 <_printf_i+0x1ec>
 8010b94:	6820      	ldr	r0, [r4, #0]
 8010b96:	682b      	ldr	r3, [r5, #0]
 8010b98:	0607      	lsls	r7, r0, #24
 8010b9a:	f103 0104 	add.w	r1, r3, #4
 8010b9e:	6029      	str	r1, [r5, #0]
 8010ba0:	d501      	bpl.n	8010ba6 <_printf_i+0xbe>
 8010ba2:	681e      	ldr	r6, [r3, #0]
 8010ba4:	e003      	b.n	8010bae <_printf_i+0xc6>
 8010ba6:	0646      	lsls	r6, r0, #25
 8010ba8:	d5fb      	bpl.n	8010ba2 <_printf_i+0xba>
 8010baa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8010bae:	2e00      	cmp	r6, #0
 8010bb0:	da03      	bge.n	8010bba <_printf_i+0xd2>
 8010bb2:	232d      	movs	r3, #45	; 0x2d
 8010bb4:	4276      	negs	r6, r6
 8010bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010bba:	485a      	ldr	r0, [pc, #360]	; (8010d24 <_printf_i+0x23c>)
 8010bbc:	230a      	movs	r3, #10
 8010bbe:	e012      	b.n	8010be6 <_printf_i+0xfe>
 8010bc0:	682b      	ldr	r3, [r5, #0]
 8010bc2:	6820      	ldr	r0, [r4, #0]
 8010bc4:	1d19      	adds	r1, r3, #4
 8010bc6:	6029      	str	r1, [r5, #0]
 8010bc8:	0605      	lsls	r5, r0, #24
 8010bca:	d501      	bpl.n	8010bd0 <_printf_i+0xe8>
 8010bcc:	681e      	ldr	r6, [r3, #0]
 8010bce:	e002      	b.n	8010bd6 <_printf_i+0xee>
 8010bd0:	0641      	lsls	r1, r0, #25
 8010bd2:	d5fb      	bpl.n	8010bcc <_printf_i+0xe4>
 8010bd4:	881e      	ldrh	r6, [r3, #0]
 8010bd6:	4853      	ldr	r0, [pc, #332]	; (8010d24 <_printf_i+0x23c>)
 8010bd8:	2f6f      	cmp	r7, #111	; 0x6f
 8010bda:	bf0c      	ite	eq
 8010bdc:	2308      	moveq	r3, #8
 8010bde:	230a      	movne	r3, #10
 8010be0:	2100      	movs	r1, #0
 8010be2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010be6:	6865      	ldr	r5, [r4, #4]
 8010be8:	60a5      	str	r5, [r4, #8]
 8010bea:	2d00      	cmp	r5, #0
 8010bec:	bfa2      	ittt	ge
 8010bee:	6821      	ldrge	r1, [r4, #0]
 8010bf0:	f021 0104 	bicge.w	r1, r1, #4
 8010bf4:	6021      	strge	r1, [r4, #0]
 8010bf6:	b90e      	cbnz	r6, 8010bfc <_printf_i+0x114>
 8010bf8:	2d00      	cmp	r5, #0
 8010bfa:	d04b      	beq.n	8010c94 <_printf_i+0x1ac>
 8010bfc:	4615      	mov	r5, r2
 8010bfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8010c02:	fb03 6711 	mls	r7, r3, r1, r6
 8010c06:	5dc7      	ldrb	r7, [r0, r7]
 8010c08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010c0c:	4637      	mov	r7, r6
 8010c0e:	42bb      	cmp	r3, r7
 8010c10:	460e      	mov	r6, r1
 8010c12:	d9f4      	bls.n	8010bfe <_printf_i+0x116>
 8010c14:	2b08      	cmp	r3, #8
 8010c16:	d10b      	bne.n	8010c30 <_printf_i+0x148>
 8010c18:	6823      	ldr	r3, [r4, #0]
 8010c1a:	07de      	lsls	r6, r3, #31
 8010c1c:	d508      	bpl.n	8010c30 <_printf_i+0x148>
 8010c1e:	6923      	ldr	r3, [r4, #16]
 8010c20:	6861      	ldr	r1, [r4, #4]
 8010c22:	4299      	cmp	r1, r3
 8010c24:	bfde      	ittt	le
 8010c26:	2330      	movle	r3, #48	; 0x30
 8010c28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010c2c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8010c30:	1b52      	subs	r2, r2, r5
 8010c32:	6122      	str	r2, [r4, #16]
 8010c34:	f8cd a000 	str.w	sl, [sp]
 8010c38:	464b      	mov	r3, r9
 8010c3a:	aa03      	add	r2, sp, #12
 8010c3c:	4621      	mov	r1, r4
 8010c3e:	4640      	mov	r0, r8
 8010c40:	f7ff fee4 	bl	8010a0c <_printf_common>
 8010c44:	3001      	adds	r0, #1
 8010c46:	d14a      	bne.n	8010cde <_printf_i+0x1f6>
 8010c48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c4c:	b004      	add	sp, #16
 8010c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c52:	6823      	ldr	r3, [r4, #0]
 8010c54:	f043 0320 	orr.w	r3, r3, #32
 8010c58:	6023      	str	r3, [r4, #0]
 8010c5a:	4833      	ldr	r0, [pc, #204]	; (8010d28 <_printf_i+0x240>)
 8010c5c:	2778      	movs	r7, #120	; 0x78
 8010c5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010c62:	6823      	ldr	r3, [r4, #0]
 8010c64:	6829      	ldr	r1, [r5, #0]
 8010c66:	061f      	lsls	r7, r3, #24
 8010c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8010c6c:	d402      	bmi.n	8010c74 <_printf_i+0x18c>
 8010c6e:	065f      	lsls	r7, r3, #25
 8010c70:	bf48      	it	mi
 8010c72:	b2b6      	uxthmi	r6, r6
 8010c74:	07df      	lsls	r7, r3, #31
 8010c76:	bf48      	it	mi
 8010c78:	f043 0320 	orrmi.w	r3, r3, #32
 8010c7c:	6029      	str	r1, [r5, #0]
 8010c7e:	bf48      	it	mi
 8010c80:	6023      	strmi	r3, [r4, #0]
 8010c82:	b91e      	cbnz	r6, 8010c8c <_printf_i+0x1a4>
 8010c84:	6823      	ldr	r3, [r4, #0]
 8010c86:	f023 0320 	bic.w	r3, r3, #32
 8010c8a:	6023      	str	r3, [r4, #0]
 8010c8c:	2310      	movs	r3, #16
 8010c8e:	e7a7      	b.n	8010be0 <_printf_i+0xf8>
 8010c90:	4824      	ldr	r0, [pc, #144]	; (8010d24 <_printf_i+0x23c>)
 8010c92:	e7e4      	b.n	8010c5e <_printf_i+0x176>
 8010c94:	4615      	mov	r5, r2
 8010c96:	e7bd      	b.n	8010c14 <_printf_i+0x12c>
 8010c98:	682b      	ldr	r3, [r5, #0]
 8010c9a:	6826      	ldr	r6, [r4, #0]
 8010c9c:	6961      	ldr	r1, [r4, #20]
 8010c9e:	1d18      	adds	r0, r3, #4
 8010ca0:	6028      	str	r0, [r5, #0]
 8010ca2:	0635      	lsls	r5, r6, #24
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	d501      	bpl.n	8010cac <_printf_i+0x1c4>
 8010ca8:	6019      	str	r1, [r3, #0]
 8010caa:	e002      	b.n	8010cb2 <_printf_i+0x1ca>
 8010cac:	0670      	lsls	r0, r6, #25
 8010cae:	d5fb      	bpl.n	8010ca8 <_printf_i+0x1c0>
 8010cb0:	8019      	strh	r1, [r3, #0]
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	6123      	str	r3, [r4, #16]
 8010cb6:	4615      	mov	r5, r2
 8010cb8:	e7bc      	b.n	8010c34 <_printf_i+0x14c>
 8010cba:	682b      	ldr	r3, [r5, #0]
 8010cbc:	1d1a      	adds	r2, r3, #4
 8010cbe:	602a      	str	r2, [r5, #0]
 8010cc0:	681d      	ldr	r5, [r3, #0]
 8010cc2:	6862      	ldr	r2, [r4, #4]
 8010cc4:	2100      	movs	r1, #0
 8010cc6:	4628      	mov	r0, r5
 8010cc8:	f7ef fa9a 	bl	8000200 <memchr>
 8010ccc:	b108      	cbz	r0, 8010cd2 <_printf_i+0x1ea>
 8010cce:	1b40      	subs	r0, r0, r5
 8010cd0:	6060      	str	r0, [r4, #4]
 8010cd2:	6863      	ldr	r3, [r4, #4]
 8010cd4:	6123      	str	r3, [r4, #16]
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010cdc:	e7aa      	b.n	8010c34 <_printf_i+0x14c>
 8010cde:	6923      	ldr	r3, [r4, #16]
 8010ce0:	462a      	mov	r2, r5
 8010ce2:	4649      	mov	r1, r9
 8010ce4:	4640      	mov	r0, r8
 8010ce6:	47d0      	blx	sl
 8010ce8:	3001      	adds	r0, #1
 8010cea:	d0ad      	beq.n	8010c48 <_printf_i+0x160>
 8010cec:	6823      	ldr	r3, [r4, #0]
 8010cee:	079b      	lsls	r3, r3, #30
 8010cf0:	d413      	bmi.n	8010d1a <_printf_i+0x232>
 8010cf2:	68e0      	ldr	r0, [r4, #12]
 8010cf4:	9b03      	ldr	r3, [sp, #12]
 8010cf6:	4298      	cmp	r0, r3
 8010cf8:	bfb8      	it	lt
 8010cfa:	4618      	movlt	r0, r3
 8010cfc:	e7a6      	b.n	8010c4c <_printf_i+0x164>
 8010cfe:	2301      	movs	r3, #1
 8010d00:	4632      	mov	r2, r6
 8010d02:	4649      	mov	r1, r9
 8010d04:	4640      	mov	r0, r8
 8010d06:	47d0      	blx	sl
 8010d08:	3001      	adds	r0, #1
 8010d0a:	d09d      	beq.n	8010c48 <_printf_i+0x160>
 8010d0c:	3501      	adds	r5, #1
 8010d0e:	68e3      	ldr	r3, [r4, #12]
 8010d10:	9903      	ldr	r1, [sp, #12]
 8010d12:	1a5b      	subs	r3, r3, r1
 8010d14:	42ab      	cmp	r3, r5
 8010d16:	dcf2      	bgt.n	8010cfe <_printf_i+0x216>
 8010d18:	e7eb      	b.n	8010cf2 <_printf_i+0x20a>
 8010d1a:	2500      	movs	r5, #0
 8010d1c:	f104 0619 	add.w	r6, r4, #25
 8010d20:	e7f5      	b.n	8010d0e <_printf_i+0x226>
 8010d22:	bf00      	nop
 8010d24:	08011db1 	.word	0x08011db1
 8010d28:	08011dc2 	.word	0x08011dc2

08010d2c <__sflush_r>:
 8010d2c:	898a      	ldrh	r2, [r1, #12]
 8010d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d32:	4605      	mov	r5, r0
 8010d34:	0710      	lsls	r0, r2, #28
 8010d36:	460c      	mov	r4, r1
 8010d38:	d458      	bmi.n	8010dec <__sflush_r+0xc0>
 8010d3a:	684b      	ldr	r3, [r1, #4]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	dc05      	bgt.n	8010d4c <__sflush_r+0x20>
 8010d40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	dc02      	bgt.n	8010d4c <__sflush_r+0x20>
 8010d46:	2000      	movs	r0, #0
 8010d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010d4e:	2e00      	cmp	r6, #0
 8010d50:	d0f9      	beq.n	8010d46 <__sflush_r+0x1a>
 8010d52:	2300      	movs	r3, #0
 8010d54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010d58:	682f      	ldr	r7, [r5, #0]
 8010d5a:	6a21      	ldr	r1, [r4, #32]
 8010d5c:	602b      	str	r3, [r5, #0]
 8010d5e:	d032      	beq.n	8010dc6 <__sflush_r+0x9a>
 8010d60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010d62:	89a3      	ldrh	r3, [r4, #12]
 8010d64:	075a      	lsls	r2, r3, #29
 8010d66:	d505      	bpl.n	8010d74 <__sflush_r+0x48>
 8010d68:	6863      	ldr	r3, [r4, #4]
 8010d6a:	1ac0      	subs	r0, r0, r3
 8010d6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010d6e:	b10b      	cbz	r3, 8010d74 <__sflush_r+0x48>
 8010d70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010d72:	1ac0      	subs	r0, r0, r3
 8010d74:	2300      	movs	r3, #0
 8010d76:	4602      	mov	r2, r0
 8010d78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010d7a:	6a21      	ldr	r1, [r4, #32]
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	47b0      	blx	r6
 8010d80:	1c43      	adds	r3, r0, #1
 8010d82:	89a3      	ldrh	r3, [r4, #12]
 8010d84:	d106      	bne.n	8010d94 <__sflush_r+0x68>
 8010d86:	6829      	ldr	r1, [r5, #0]
 8010d88:	291d      	cmp	r1, #29
 8010d8a:	d82b      	bhi.n	8010de4 <__sflush_r+0xb8>
 8010d8c:	4a29      	ldr	r2, [pc, #164]	; (8010e34 <__sflush_r+0x108>)
 8010d8e:	410a      	asrs	r2, r1
 8010d90:	07d6      	lsls	r6, r2, #31
 8010d92:	d427      	bmi.n	8010de4 <__sflush_r+0xb8>
 8010d94:	2200      	movs	r2, #0
 8010d96:	6062      	str	r2, [r4, #4]
 8010d98:	04d9      	lsls	r1, r3, #19
 8010d9a:	6922      	ldr	r2, [r4, #16]
 8010d9c:	6022      	str	r2, [r4, #0]
 8010d9e:	d504      	bpl.n	8010daa <__sflush_r+0x7e>
 8010da0:	1c42      	adds	r2, r0, #1
 8010da2:	d101      	bne.n	8010da8 <__sflush_r+0x7c>
 8010da4:	682b      	ldr	r3, [r5, #0]
 8010da6:	b903      	cbnz	r3, 8010daa <__sflush_r+0x7e>
 8010da8:	6560      	str	r0, [r4, #84]	; 0x54
 8010daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010dac:	602f      	str	r7, [r5, #0]
 8010dae:	2900      	cmp	r1, #0
 8010db0:	d0c9      	beq.n	8010d46 <__sflush_r+0x1a>
 8010db2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010db6:	4299      	cmp	r1, r3
 8010db8:	d002      	beq.n	8010dc0 <__sflush_r+0x94>
 8010dba:	4628      	mov	r0, r5
 8010dbc:	f7ff fb36 	bl	801042c <_free_r>
 8010dc0:	2000      	movs	r0, #0
 8010dc2:	6360      	str	r0, [r4, #52]	; 0x34
 8010dc4:	e7c0      	b.n	8010d48 <__sflush_r+0x1c>
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	4628      	mov	r0, r5
 8010dca:	47b0      	blx	r6
 8010dcc:	1c41      	adds	r1, r0, #1
 8010dce:	d1c8      	bne.n	8010d62 <__sflush_r+0x36>
 8010dd0:	682b      	ldr	r3, [r5, #0]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d0c5      	beq.n	8010d62 <__sflush_r+0x36>
 8010dd6:	2b1d      	cmp	r3, #29
 8010dd8:	d001      	beq.n	8010dde <__sflush_r+0xb2>
 8010dda:	2b16      	cmp	r3, #22
 8010ddc:	d101      	bne.n	8010de2 <__sflush_r+0xb6>
 8010dde:	602f      	str	r7, [r5, #0]
 8010de0:	e7b1      	b.n	8010d46 <__sflush_r+0x1a>
 8010de2:	89a3      	ldrh	r3, [r4, #12]
 8010de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010de8:	81a3      	strh	r3, [r4, #12]
 8010dea:	e7ad      	b.n	8010d48 <__sflush_r+0x1c>
 8010dec:	690f      	ldr	r7, [r1, #16]
 8010dee:	2f00      	cmp	r7, #0
 8010df0:	d0a9      	beq.n	8010d46 <__sflush_r+0x1a>
 8010df2:	0793      	lsls	r3, r2, #30
 8010df4:	680e      	ldr	r6, [r1, #0]
 8010df6:	bf08      	it	eq
 8010df8:	694b      	ldreq	r3, [r1, #20]
 8010dfa:	600f      	str	r7, [r1, #0]
 8010dfc:	bf18      	it	ne
 8010dfe:	2300      	movne	r3, #0
 8010e00:	eba6 0807 	sub.w	r8, r6, r7
 8010e04:	608b      	str	r3, [r1, #8]
 8010e06:	f1b8 0f00 	cmp.w	r8, #0
 8010e0a:	dd9c      	ble.n	8010d46 <__sflush_r+0x1a>
 8010e0c:	6a21      	ldr	r1, [r4, #32]
 8010e0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010e10:	4643      	mov	r3, r8
 8010e12:	463a      	mov	r2, r7
 8010e14:	4628      	mov	r0, r5
 8010e16:	47b0      	blx	r6
 8010e18:	2800      	cmp	r0, #0
 8010e1a:	dc06      	bgt.n	8010e2a <__sflush_r+0xfe>
 8010e1c:	89a3      	ldrh	r3, [r4, #12]
 8010e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e22:	81a3      	strh	r3, [r4, #12]
 8010e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010e28:	e78e      	b.n	8010d48 <__sflush_r+0x1c>
 8010e2a:	4407      	add	r7, r0
 8010e2c:	eba8 0800 	sub.w	r8, r8, r0
 8010e30:	e7e9      	b.n	8010e06 <__sflush_r+0xda>
 8010e32:	bf00      	nop
 8010e34:	dfbffffe 	.word	0xdfbffffe

08010e38 <_fflush_r>:
 8010e38:	b538      	push	{r3, r4, r5, lr}
 8010e3a:	690b      	ldr	r3, [r1, #16]
 8010e3c:	4605      	mov	r5, r0
 8010e3e:	460c      	mov	r4, r1
 8010e40:	b913      	cbnz	r3, 8010e48 <_fflush_r+0x10>
 8010e42:	2500      	movs	r5, #0
 8010e44:	4628      	mov	r0, r5
 8010e46:	bd38      	pop	{r3, r4, r5, pc}
 8010e48:	b118      	cbz	r0, 8010e52 <_fflush_r+0x1a>
 8010e4a:	6a03      	ldr	r3, [r0, #32]
 8010e4c:	b90b      	cbnz	r3, 8010e52 <_fflush_r+0x1a>
 8010e4e:	f7ff f8f5 	bl	801003c <__sinit>
 8010e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d0f3      	beq.n	8010e42 <_fflush_r+0xa>
 8010e5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010e5c:	07d0      	lsls	r0, r2, #31
 8010e5e:	d404      	bmi.n	8010e6a <_fflush_r+0x32>
 8010e60:	0599      	lsls	r1, r3, #22
 8010e62:	d402      	bmi.n	8010e6a <_fflush_r+0x32>
 8010e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010e66:	f7ff fa9f 	bl	80103a8 <__retarget_lock_acquire_recursive>
 8010e6a:	4628      	mov	r0, r5
 8010e6c:	4621      	mov	r1, r4
 8010e6e:	f7ff ff5d 	bl	8010d2c <__sflush_r>
 8010e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010e74:	07da      	lsls	r2, r3, #31
 8010e76:	4605      	mov	r5, r0
 8010e78:	d4e4      	bmi.n	8010e44 <_fflush_r+0xc>
 8010e7a:	89a3      	ldrh	r3, [r4, #12]
 8010e7c:	059b      	lsls	r3, r3, #22
 8010e7e:	d4e1      	bmi.n	8010e44 <_fflush_r+0xc>
 8010e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010e82:	f7ff fa92 	bl	80103aa <__retarget_lock_release_recursive>
 8010e86:	e7dd      	b.n	8010e44 <_fflush_r+0xc>

08010e88 <fiprintf>:
 8010e88:	b40e      	push	{r1, r2, r3}
 8010e8a:	b503      	push	{r0, r1, lr}
 8010e8c:	4601      	mov	r1, r0
 8010e8e:	ab03      	add	r3, sp, #12
 8010e90:	4805      	ldr	r0, [pc, #20]	; (8010ea8 <fiprintf+0x20>)
 8010e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e96:	6800      	ldr	r0, [r0, #0]
 8010e98:	9301      	str	r3, [sp, #4]
 8010e9a:	f7ff fc9d 	bl	80107d8 <_vfiprintf_r>
 8010e9e:	b002      	add	sp, #8
 8010ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ea4:	b003      	add	sp, #12
 8010ea6:	4770      	bx	lr
 8010ea8:	2000010c 	.word	0x2000010c

08010eac <__swbuf_r>:
 8010eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010eae:	460e      	mov	r6, r1
 8010eb0:	4614      	mov	r4, r2
 8010eb2:	4605      	mov	r5, r0
 8010eb4:	b118      	cbz	r0, 8010ebe <__swbuf_r+0x12>
 8010eb6:	6a03      	ldr	r3, [r0, #32]
 8010eb8:	b90b      	cbnz	r3, 8010ebe <__swbuf_r+0x12>
 8010eba:	f7ff f8bf 	bl	801003c <__sinit>
 8010ebe:	69a3      	ldr	r3, [r4, #24]
 8010ec0:	60a3      	str	r3, [r4, #8]
 8010ec2:	89a3      	ldrh	r3, [r4, #12]
 8010ec4:	071a      	lsls	r2, r3, #28
 8010ec6:	d525      	bpl.n	8010f14 <__swbuf_r+0x68>
 8010ec8:	6923      	ldr	r3, [r4, #16]
 8010eca:	b31b      	cbz	r3, 8010f14 <__swbuf_r+0x68>
 8010ecc:	6823      	ldr	r3, [r4, #0]
 8010ece:	6922      	ldr	r2, [r4, #16]
 8010ed0:	1a98      	subs	r0, r3, r2
 8010ed2:	6963      	ldr	r3, [r4, #20]
 8010ed4:	b2f6      	uxtb	r6, r6
 8010ed6:	4283      	cmp	r3, r0
 8010ed8:	4637      	mov	r7, r6
 8010eda:	dc04      	bgt.n	8010ee6 <__swbuf_r+0x3a>
 8010edc:	4621      	mov	r1, r4
 8010ede:	4628      	mov	r0, r5
 8010ee0:	f7ff ffaa 	bl	8010e38 <_fflush_r>
 8010ee4:	b9e0      	cbnz	r0, 8010f20 <__swbuf_r+0x74>
 8010ee6:	68a3      	ldr	r3, [r4, #8]
 8010ee8:	3b01      	subs	r3, #1
 8010eea:	60a3      	str	r3, [r4, #8]
 8010eec:	6823      	ldr	r3, [r4, #0]
 8010eee:	1c5a      	adds	r2, r3, #1
 8010ef0:	6022      	str	r2, [r4, #0]
 8010ef2:	701e      	strb	r6, [r3, #0]
 8010ef4:	6962      	ldr	r2, [r4, #20]
 8010ef6:	1c43      	adds	r3, r0, #1
 8010ef8:	429a      	cmp	r2, r3
 8010efa:	d004      	beq.n	8010f06 <__swbuf_r+0x5a>
 8010efc:	89a3      	ldrh	r3, [r4, #12]
 8010efe:	07db      	lsls	r3, r3, #31
 8010f00:	d506      	bpl.n	8010f10 <__swbuf_r+0x64>
 8010f02:	2e0a      	cmp	r6, #10
 8010f04:	d104      	bne.n	8010f10 <__swbuf_r+0x64>
 8010f06:	4621      	mov	r1, r4
 8010f08:	4628      	mov	r0, r5
 8010f0a:	f7ff ff95 	bl	8010e38 <_fflush_r>
 8010f0e:	b938      	cbnz	r0, 8010f20 <__swbuf_r+0x74>
 8010f10:	4638      	mov	r0, r7
 8010f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f14:	4621      	mov	r1, r4
 8010f16:	4628      	mov	r0, r5
 8010f18:	f000 f806 	bl	8010f28 <__swsetup_r>
 8010f1c:	2800      	cmp	r0, #0
 8010f1e:	d0d5      	beq.n	8010ecc <__swbuf_r+0x20>
 8010f20:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010f24:	e7f4      	b.n	8010f10 <__swbuf_r+0x64>
	...

08010f28 <__swsetup_r>:
 8010f28:	b538      	push	{r3, r4, r5, lr}
 8010f2a:	4b2a      	ldr	r3, [pc, #168]	; (8010fd4 <__swsetup_r+0xac>)
 8010f2c:	4605      	mov	r5, r0
 8010f2e:	6818      	ldr	r0, [r3, #0]
 8010f30:	460c      	mov	r4, r1
 8010f32:	b118      	cbz	r0, 8010f3c <__swsetup_r+0x14>
 8010f34:	6a03      	ldr	r3, [r0, #32]
 8010f36:	b90b      	cbnz	r3, 8010f3c <__swsetup_r+0x14>
 8010f38:	f7ff f880 	bl	801003c <__sinit>
 8010f3c:	89a3      	ldrh	r3, [r4, #12]
 8010f3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f42:	0718      	lsls	r0, r3, #28
 8010f44:	d422      	bmi.n	8010f8c <__swsetup_r+0x64>
 8010f46:	06d9      	lsls	r1, r3, #27
 8010f48:	d407      	bmi.n	8010f5a <__swsetup_r+0x32>
 8010f4a:	2309      	movs	r3, #9
 8010f4c:	602b      	str	r3, [r5, #0]
 8010f4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010f52:	81a3      	strh	r3, [r4, #12]
 8010f54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f58:	e034      	b.n	8010fc4 <__swsetup_r+0x9c>
 8010f5a:	0758      	lsls	r0, r3, #29
 8010f5c:	d512      	bpl.n	8010f84 <__swsetup_r+0x5c>
 8010f5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f60:	b141      	cbz	r1, 8010f74 <__swsetup_r+0x4c>
 8010f62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f66:	4299      	cmp	r1, r3
 8010f68:	d002      	beq.n	8010f70 <__swsetup_r+0x48>
 8010f6a:	4628      	mov	r0, r5
 8010f6c:	f7ff fa5e 	bl	801042c <_free_r>
 8010f70:	2300      	movs	r3, #0
 8010f72:	6363      	str	r3, [r4, #52]	; 0x34
 8010f74:	89a3      	ldrh	r3, [r4, #12]
 8010f76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f7a:	81a3      	strh	r3, [r4, #12]
 8010f7c:	2300      	movs	r3, #0
 8010f7e:	6063      	str	r3, [r4, #4]
 8010f80:	6923      	ldr	r3, [r4, #16]
 8010f82:	6023      	str	r3, [r4, #0]
 8010f84:	89a3      	ldrh	r3, [r4, #12]
 8010f86:	f043 0308 	orr.w	r3, r3, #8
 8010f8a:	81a3      	strh	r3, [r4, #12]
 8010f8c:	6923      	ldr	r3, [r4, #16]
 8010f8e:	b94b      	cbnz	r3, 8010fa4 <__swsetup_r+0x7c>
 8010f90:	89a3      	ldrh	r3, [r4, #12]
 8010f92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010f9a:	d003      	beq.n	8010fa4 <__swsetup_r+0x7c>
 8010f9c:	4621      	mov	r1, r4
 8010f9e:	4628      	mov	r0, r5
 8010fa0:	f000 f861 	bl	8011066 <__smakebuf_r>
 8010fa4:	89a0      	ldrh	r0, [r4, #12]
 8010fa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010faa:	f010 0301 	ands.w	r3, r0, #1
 8010fae:	d00a      	beq.n	8010fc6 <__swsetup_r+0x9e>
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	60a3      	str	r3, [r4, #8]
 8010fb4:	6963      	ldr	r3, [r4, #20]
 8010fb6:	425b      	negs	r3, r3
 8010fb8:	61a3      	str	r3, [r4, #24]
 8010fba:	6923      	ldr	r3, [r4, #16]
 8010fbc:	b943      	cbnz	r3, 8010fd0 <__swsetup_r+0xa8>
 8010fbe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010fc2:	d1c4      	bne.n	8010f4e <__swsetup_r+0x26>
 8010fc4:	bd38      	pop	{r3, r4, r5, pc}
 8010fc6:	0781      	lsls	r1, r0, #30
 8010fc8:	bf58      	it	pl
 8010fca:	6963      	ldrpl	r3, [r4, #20]
 8010fcc:	60a3      	str	r3, [r4, #8]
 8010fce:	e7f4      	b.n	8010fba <__swsetup_r+0x92>
 8010fd0:	2000      	movs	r0, #0
 8010fd2:	e7f7      	b.n	8010fc4 <__swsetup_r+0x9c>
 8010fd4:	2000010c 	.word	0x2000010c

08010fd8 <memmove>:
 8010fd8:	4288      	cmp	r0, r1
 8010fda:	b510      	push	{r4, lr}
 8010fdc:	eb01 0402 	add.w	r4, r1, r2
 8010fe0:	d902      	bls.n	8010fe8 <memmove+0x10>
 8010fe2:	4284      	cmp	r4, r0
 8010fe4:	4623      	mov	r3, r4
 8010fe6:	d807      	bhi.n	8010ff8 <memmove+0x20>
 8010fe8:	1e43      	subs	r3, r0, #1
 8010fea:	42a1      	cmp	r1, r4
 8010fec:	d008      	beq.n	8011000 <memmove+0x28>
 8010fee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ff2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ff6:	e7f8      	b.n	8010fea <memmove+0x12>
 8010ff8:	4402      	add	r2, r0
 8010ffa:	4601      	mov	r1, r0
 8010ffc:	428a      	cmp	r2, r1
 8010ffe:	d100      	bne.n	8011002 <memmove+0x2a>
 8011000:	bd10      	pop	{r4, pc}
 8011002:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011006:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801100a:	e7f7      	b.n	8010ffc <memmove+0x24>

0801100c <abort>:
 801100c:	b508      	push	{r3, lr}
 801100e:	2006      	movs	r0, #6
 8011010:	f000 f88e 	bl	8011130 <raise>
 8011014:	2001      	movs	r0, #1
 8011016:	f7f0 f9b9 	bl	800138c <_exit>

0801101a <__swhatbuf_r>:
 801101a:	b570      	push	{r4, r5, r6, lr}
 801101c:	460c      	mov	r4, r1
 801101e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011022:	2900      	cmp	r1, #0
 8011024:	b096      	sub	sp, #88	; 0x58
 8011026:	4615      	mov	r5, r2
 8011028:	461e      	mov	r6, r3
 801102a:	da0d      	bge.n	8011048 <__swhatbuf_r+0x2e>
 801102c:	89a3      	ldrh	r3, [r4, #12]
 801102e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011032:	f04f 0100 	mov.w	r1, #0
 8011036:	bf0c      	ite	eq
 8011038:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801103c:	2340      	movne	r3, #64	; 0x40
 801103e:	2000      	movs	r0, #0
 8011040:	6031      	str	r1, [r6, #0]
 8011042:	602b      	str	r3, [r5, #0]
 8011044:	b016      	add	sp, #88	; 0x58
 8011046:	bd70      	pop	{r4, r5, r6, pc}
 8011048:	466a      	mov	r2, sp
 801104a:	f000 f879 	bl	8011140 <_fstat_r>
 801104e:	2800      	cmp	r0, #0
 8011050:	dbec      	blt.n	801102c <__swhatbuf_r+0x12>
 8011052:	9901      	ldr	r1, [sp, #4]
 8011054:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011058:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801105c:	4259      	negs	r1, r3
 801105e:	4159      	adcs	r1, r3
 8011060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011064:	e7eb      	b.n	801103e <__swhatbuf_r+0x24>

08011066 <__smakebuf_r>:
 8011066:	898b      	ldrh	r3, [r1, #12]
 8011068:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801106a:	079d      	lsls	r5, r3, #30
 801106c:	4606      	mov	r6, r0
 801106e:	460c      	mov	r4, r1
 8011070:	d507      	bpl.n	8011082 <__smakebuf_r+0x1c>
 8011072:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011076:	6023      	str	r3, [r4, #0]
 8011078:	6123      	str	r3, [r4, #16]
 801107a:	2301      	movs	r3, #1
 801107c:	6163      	str	r3, [r4, #20]
 801107e:	b002      	add	sp, #8
 8011080:	bd70      	pop	{r4, r5, r6, pc}
 8011082:	ab01      	add	r3, sp, #4
 8011084:	466a      	mov	r2, sp
 8011086:	f7ff ffc8 	bl	801101a <__swhatbuf_r>
 801108a:	9900      	ldr	r1, [sp, #0]
 801108c:	4605      	mov	r5, r0
 801108e:	4630      	mov	r0, r6
 8011090:	f7fe fdae 	bl	800fbf0 <_malloc_r>
 8011094:	b948      	cbnz	r0, 80110aa <__smakebuf_r+0x44>
 8011096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801109a:	059a      	lsls	r2, r3, #22
 801109c:	d4ef      	bmi.n	801107e <__smakebuf_r+0x18>
 801109e:	f023 0303 	bic.w	r3, r3, #3
 80110a2:	f043 0302 	orr.w	r3, r3, #2
 80110a6:	81a3      	strh	r3, [r4, #12]
 80110a8:	e7e3      	b.n	8011072 <__smakebuf_r+0xc>
 80110aa:	89a3      	ldrh	r3, [r4, #12]
 80110ac:	6020      	str	r0, [r4, #0]
 80110ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110b2:	81a3      	strh	r3, [r4, #12]
 80110b4:	9b00      	ldr	r3, [sp, #0]
 80110b6:	6163      	str	r3, [r4, #20]
 80110b8:	9b01      	ldr	r3, [sp, #4]
 80110ba:	6120      	str	r0, [r4, #16]
 80110bc:	b15b      	cbz	r3, 80110d6 <__smakebuf_r+0x70>
 80110be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80110c2:	4630      	mov	r0, r6
 80110c4:	f000 f84e 	bl	8011164 <_isatty_r>
 80110c8:	b128      	cbz	r0, 80110d6 <__smakebuf_r+0x70>
 80110ca:	89a3      	ldrh	r3, [r4, #12]
 80110cc:	f023 0303 	bic.w	r3, r3, #3
 80110d0:	f043 0301 	orr.w	r3, r3, #1
 80110d4:	81a3      	strh	r3, [r4, #12]
 80110d6:	89a3      	ldrh	r3, [r4, #12]
 80110d8:	431d      	orrs	r5, r3
 80110da:	81a5      	strh	r5, [r4, #12]
 80110dc:	e7cf      	b.n	801107e <__smakebuf_r+0x18>

080110de <_raise_r>:
 80110de:	291f      	cmp	r1, #31
 80110e0:	b538      	push	{r3, r4, r5, lr}
 80110e2:	4604      	mov	r4, r0
 80110e4:	460d      	mov	r5, r1
 80110e6:	d904      	bls.n	80110f2 <_raise_r+0x14>
 80110e8:	2316      	movs	r3, #22
 80110ea:	6003      	str	r3, [r0, #0]
 80110ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80110f0:	bd38      	pop	{r3, r4, r5, pc}
 80110f2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80110f4:	b112      	cbz	r2, 80110fc <_raise_r+0x1e>
 80110f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80110fa:	b94b      	cbnz	r3, 8011110 <_raise_r+0x32>
 80110fc:	4620      	mov	r0, r4
 80110fe:	f000 f853 	bl	80111a8 <_getpid_r>
 8011102:	462a      	mov	r2, r5
 8011104:	4601      	mov	r1, r0
 8011106:	4620      	mov	r0, r4
 8011108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801110c:	f000 b83a 	b.w	8011184 <_kill_r>
 8011110:	2b01      	cmp	r3, #1
 8011112:	d00a      	beq.n	801112a <_raise_r+0x4c>
 8011114:	1c59      	adds	r1, r3, #1
 8011116:	d103      	bne.n	8011120 <_raise_r+0x42>
 8011118:	2316      	movs	r3, #22
 801111a:	6003      	str	r3, [r0, #0]
 801111c:	2001      	movs	r0, #1
 801111e:	e7e7      	b.n	80110f0 <_raise_r+0x12>
 8011120:	2400      	movs	r4, #0
 8011122:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011126:	4628      	mov	r0, r5
 8011128:	4798      	blx	r3
 801112a:	2000      	movs	r0, #0
 801112c:	e7e0      	b.n	80110f0 <_raise_r+0x12>
	...

08011130 <raise>:
 8011130:	4b02      	ldr	r3, [pc, #8]	; (801113c <raise+0xc>)
 8011132:	4601      	mov	r1, r0
 8011134:	6818      	ldr	r0, [r3, #0]
 8011136:	f7ff bfd2 	b.w	80110de <_raise_r>
 801113a:	bf00      	nop
 801113c:	2000010c 	.word	0x2000010c

08011140 <_fstat_r>:
 8011140:	b538      	push	{r3, r4, r5, lr}
 8011142:	4d07      	ldr	r5, [pc, #28]	; (8011160 <_fstat_r+0x20>)
 8011144:	2300      	movs	r3, #0
 8011146:	4604      	mov	r4, r0
 8011148:	4608      	mov	r0, r1
 801114a:	4611      	mov	r1, r2
 801114c:	602b      	str	r3, [r5, #0]
 801114e:	f7f0 f96c 	bl	800142a <_fstat>
 8011152:	1c43      	adds	r3, r0, #1
 8011154:	d102      	bne.n	801115c <_fstat_r+0x1c>
 8011156:	682b      	ldr	r3, [r5, #0]
 8011158:	b103      	cbz	r3, 801115c <_fstat_r+0x1c>
 801115a:	6023      	str	r3, [r4, #0]
 801115c:	bd38      	pop	{r3, r4, r5, pc}
 801115e:	bf00      	nop
 8011160:	2000dc04 	.word	0x2000dc04

08011164 <_isatty_r>:
 8011164:	b538      	push	{r3, r4, r5, lr}
 8011166:	4d06      	ldr	r5, [pc, #24]	; (8011180 <_isatty_r+0x1c>)
 8011168:	2300      	movs	r3, #0
 801116a:	4604      	mov	r4, r0
 801116c:	4608      	mov	r0, r1
 801116e:	602b      	str	r3, [r5, #0]
 8011170:	f7f0 f96b 	bl	800144a <_isatty>
 8011174:	1c43      	adds	r3, r0, #1
 8011176:	d102      	bne.n	801117e <_isatty_r+0x1a>
 8011178:	682b      	ldr	r3, [r5, #0]
 801117a:	b103      	cbz	r3, 801117e <_isatty_r+0x1a>
 801117c:	6023      	str	r3, [r4, #0]
 801117e:	bd38      	pop	{r3, r4, r5, pc}
 8011180:	2000dc04 	.word	0x2000dc04

08011184 <_kill_r>:
 8011184:	b538      	push	{r3, r4, r5, lr}
 8011186:	4d07      	ldr	r5, [pc, #28]	; (80111a4 <_kill_r+0x20>)
 8011188:	2300      	movs	r3, #0
 801118a:	4604      	mov	r4, r0
 801118c:	4608      	mov	r0, r1
 801118e:	4611      	mov	r1, r2
 8011190:	602b      	str	r3, [r5, #0]
 8011192:	f7f0 f8eb 	bl	800136c <_kill>
 8011196:	1c43      	adds	r3, r0, #1
 8011198:	d102      	bne.n	80111a0 <_kill_r+0x1c>
 801119a:	682b      	ldr	r3, [r5, #0]
 801119c:	b103      	cbz	r3, 80111a0 <_kill_r+0x1c>
 801119e:	6023      	str	r3, [r4, #0]
 80111a0:	bd38      	pop	{r3, r4, r5, pc}
 80111a2:	bf00      	nop
 80111a4:	2000dc04 	.word	0x2000dc04

080111a8 <_getpid_r>:
 80111a8:	f7f0 b8d8 	b.w	800135c <_getpid>

080111ac <_init>:
 80111ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ae:	bf00      	nop
 80111b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111b2:	bc08      	pop	{r3}
 80111b4:	469e      	mov	lr, r3
 80111b6:	4770      	bx	lr

080111b8 <_fini>:
 80111b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ba:	bf00      	nop
 80111bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111be:	bc08      	pop	{r3}
 80111c0:	469e      	mov	lr, r3
 80111c2:	4770      	bx	lr
