Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  2 01:01:37 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_0/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_0_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_0/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_0_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_17/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[0]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_10/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_10_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_10/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_10_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_7/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[10]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_11/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_11_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_11/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_11_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_6/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[11]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_12/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_12_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_12/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_12_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_5/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[12]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_13/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_13_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_13/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_13_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_4/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[13]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_14/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_14_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_14/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_14_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_3/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[14]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__30/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[15]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__30/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[15]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__30/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[15]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__30/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[15]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__30/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[15]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_1/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_1_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_1/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_1_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_16/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[1]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__62/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[0].mac_i/A[16]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_2/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_2_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_2/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_2_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_15/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[2]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_3/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_3_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_3/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_3_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_14/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[3]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_4/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_4_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_4/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_4_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_13/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[4]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_5/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_5_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_5/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_5_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_12/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[5]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_6/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_6_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_6/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_6_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_11/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[6]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_7/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_7_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_7/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_7_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_10/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[7]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_8/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_8_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_8/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_8_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_9/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[8]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_9/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_9_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_9/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_9_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_8/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[0].mac_i/A[9]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -2.320     4.157    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_0/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_0_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_0/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_0_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_17/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[0]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_10/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_10_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_10/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_10_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_7/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[10]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_11/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_11_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_11/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_11_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_6/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[11]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_12/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_12_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_12/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_12_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_5/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[12]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_13/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_13_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_13/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_13_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_4/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[13]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_14/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_14_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_14/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_14_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_3/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[14]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__25/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[15]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__25/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[15]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__25/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[15]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__25/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[15]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_2__25/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[15]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_1/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_1_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_1/DOADO[0]
                         net (fo=1, unplaced)         0.434     4.362    u_1/o1_reg_1_1_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_16/O
                         net (fo=64, unplaced)        0.434     4.840    genblk1[10].mac_i/A[1]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[10].mac_i/mul_out_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.584     1.657    u_1/clk_IBUF_BUFG
                         RAMB36E1                                     r  u_1/o1_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     3.572 r  u_1/o1_reg_0_15/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     3.637    u_1/o1_reg_0_15_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     3.928 r  u_1/o1_reg_1_15/DOADO[0]
                         net (fo=96, unplaced)        0.434     4.362    u_1/o1_reg_1_15_n_35
                         LUT6 (Prop_lut6_I5_O)        0.043     4.405 r  u_1/mul_out_reg_i_1__52/O
                         net (fo=10, unplaced)        0.434     4.840    genblk1[10].mac_i/A[16]
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1375, unplaced)      0.439     6.368    genblk1[10].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -2.320     4.157    genblk1[10].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 -0.683    




