Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 17:49:44 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_Overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.160    -1969.286                    558                 5442        0.021        0.000                      0                 5442        0.007        0.000                       0                  2882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
Counter_Overlay_i/clk_wiz_1_clk_out1    {0.000 1.250}        2.500           400.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
sys_clock                               {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_1_0  {0.000 1.081}        2.162           462.500         
  clkfbout_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_Counter_Overlay_clk_wiz_1_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Counter_Overlay_i/clk_wiz_1_clk_out1         -0.318       -5.182                     34                  256        0.261        0.000                      0                  256        0.750        0.000                       0                   132  
clk_fpga_0                                    3.169        0.000                      0                 4534        0.021        0.000                      0                 4534        4.020        0.000                       0                  2474  
sys_clock                                                                                                                                                                                 2.000        0.000                       0                     2  
  clk_out1_Counter_Overlay_clk_wiz_0_0        2.317        0.000                      0                  392        0.262        0.000                      0                  392        3.500        0.000                       0                   266  
  clk_out1_Counter_Overlay_clk_wiz_1_0                                                                                                                                                    0.007        0.000                       0                     2  
  clkfbout_Counter_Overlay_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  
  clkfbout_Counter_Overlay_clk_wiz_1_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            Counter_Overlay_i/clk_wiz_1_clk_out1       -2.019     -205.322                    132                  132        0.051        0.000                      0                  132  
clk_fpga_0                            clk_out1_Counter_Overlay_clk_wiz_0_0       -5.160    -1758.782                    392                  392        1.711        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :           34  Failing Endpoints,  Worst Slack       -0.318ns,  Total Violation       -5.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 2.200ns (78.647%)  route 0.597ns (21.353%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 3.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630     1.630    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y67         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.745    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.402 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.519 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.519    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.636 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.636    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.987 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.104 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.104    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.427 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.427    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.449     3.949    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.148     4.097    
                         clock uncertainty           -0.096     4.001    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.109     4.110    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.192ns (78.586%)  route 0.597ns (21.414%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 3.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630     1.630    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y67         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.745    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.402 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.519 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.519    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.636 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.636    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.987 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.104 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.104    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.419 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.419    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.449     3.949    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.148     4.097    
                         clock uncertainty           -0.096     4.001    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.109     4.110    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 2.148ns (78.067%)  route 0.603ns (21.933%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 3.958 - 2.500 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.619     1.619    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.603     2.678    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.352 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.352    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.580 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.694 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.922    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.036    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.370 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.370    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.458     3.958    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.148     4.106    
                         clock uncertainty           -0.096     4.010    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.062     4.072    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 2.127ns (77.898%)  route 0.603ns (22.102%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 3.958 - 2.500 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.619     1.619    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.603     2.678    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.352 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.352    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.580 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.694 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.922    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.036    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.349    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.458     3.958    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.148     4.106    
                         clock uncertainty           -0.096     4.010    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.062     4.072    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.246ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 2.148ns (81.066%)  route 0.502ns (18.934%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 3.964 - 2.500 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.640     1.640    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.493     2.589    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.263 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.263    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.491 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.491    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.605 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.605    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.719 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.719    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.833 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.842    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.956    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.290 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.290    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X33Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.464     3.964    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.114     4.078    
                         clock uncertainty           -0.096     3.982    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.062     4.044    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 -0.246    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 2.116ns (77.986%)  route 0.597ns (22.014%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 3.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630     1.630    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y67         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.745    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.402 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.519 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.519    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.636 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.636    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.987 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.104 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.104    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.343 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.343    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_5
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.449     3.949    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
                         clock pessimism              0.148     4.097    
                         clock uncertainty           -0.096     4.001    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.109     4.110    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 2.127ns (80.915%)  route 0.502ns (19.085%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 3.964 - 2.500 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.640     1.640    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.493     2.589    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.263 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.263    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.491 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.491    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.605 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.605    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.719 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.719    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.833 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.842    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.956    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.269 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.269    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X33Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.464     3.964    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.114     4.078    
                         clock uncertainty           -0.096     3.982    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.062     4.044    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 2.096ns (77.822%)  route 0.597ns (22.178%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 3.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630     1.630    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y67         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.745    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.402 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.519 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.519    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.636 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.636    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.987 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.104 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.104    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.323 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.323    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_7
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.449     3.949    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism              0.148     4.097    
                         clock uncertainty           -0.096     4.001    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.109     4.110    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 2.053ns (77.282%)  route 0.603ns (22.718%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 3.958 - 2.500 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.619     1.619    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.603     2.678    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.352 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.352    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.580 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.694 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.922    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.036    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.275 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.275    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_5
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.458     3.958    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
                         clock pessimism              0.148     4.106    
                         clock uncertainty           -0.096     4.010    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.062     4.072    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.083ns (77.715%)  route 0.597ns (22.285%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 3.951 - 2.500 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630     1.630    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y67         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.745    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.402 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.519 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.519    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.636 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.636    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.987 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.310 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.310    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_6
    SLICE_X50Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.451     3.951    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/C
                         clock pessimism              0.148     4.099    
                         clock uncertainty           -0.096     4.003    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.109     4.112    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 -0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.551     0.551    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y83         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/Q
                         net (fo=2, routed)           0.117     0.809    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.917 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.917    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_4
    SLICE_X45Y83         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.817     0.817    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y83         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.105     0.656    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.549    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y70         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/Q
                         net (fo=2, routed)           0.118     0.808    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.916    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_4
    SLICE_X33Y70         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.814     0.814    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y70         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                         clock pessimism             -0.265     0.549    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.105     0.654    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.548     0.548    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/Q
                         net (fo=2, routed)           0.118     0.807    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.915    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_4
    SLICE_X45Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.814     0.814    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                         clock pessimism             -0.266     0.548    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.105     0.653    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.539     0.539    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/Q
                         net (fo=2, routed)           0.118     0.798    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.906 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.906    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_4
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.804     0.804    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X51Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
                         clock pessimism             -0.265     0.539    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.105     0.644    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.548     0.548    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/Q
                         net (fo=2, routed)           0.118     0.807    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.915    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_4
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.813     0.813    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism             -0.265     0.548    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.105     0.653    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.548     0.548    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/Q
                         net (fo=2, routed)           0.118     0.807    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.915    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_4
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.812     0.812    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism             -0.264     0.548    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.105     0.653    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552     0.552    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/Q
                         net (fo=2, routed)           0.118     0.811    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.919 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.919    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_4
    SLICE_X45Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819     0.819    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.105     0.657    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.549    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/Q
                         net (fo=2, routed)           0.120     0.810    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.918 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.918    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_4
    SLICE_X45Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.815     0.815    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism             -0.266     0.549    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.105     0.654    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.550     0.550    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y82         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/Q
                         net (fo=2, routed)           0.120     0.811    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.919 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.919    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_4
    SLICE_X45Y82         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.816    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y82         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism             -0.266     0.550    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.105     0.655    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552     0.552    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/Q
                         net (fo=2, routed)           0.120     0.813    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_4
    SLICE_X45Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.818     0.818    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.105     0.657    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Counter_Overlay_i/clk_wiz_1_clk_out1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Counter_Overlay_i/c_clk/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X33Y71  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X33Y71  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X32Y74  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y75  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y75  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X50Y71  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X50Y71  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X50Y71  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X50Y71  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y78  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y78  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y78  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y78  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X33Y71  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X33Y71  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y82  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y76  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y77  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X51Y77  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X52Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.304ns (19.500%)  route 5.383ns (80.500%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.696     2.990    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         1.872     5.318    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.148     5.466 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.264     6.730    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.328     7.058 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     7.766    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.890 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.817     8.707    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I1_O)        0.124     8.831 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.723     9.553    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.677 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.677    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.526    12.705    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.846    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.204ns (19.000%)  route 5.133ns (81.000%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.251     5.698    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.822 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=20, routed)          1.328     7.149    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.273 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.802     8.075    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.227 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.753     8.980    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X33Y87         LUT4 (Prop_lut4_I2_O)        0.348     9.328 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     9.328    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.475    12.654    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X33Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.031    12.760    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.551ns (39.435%)  route 3.918ns (60.565%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.650     2.944    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y90         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.480    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y90         LUT2 (Prop_lut2_I0_O)        0.150     4.630 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.211     5.841    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.215 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     7.093    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.421 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.421    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.954 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.954    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.269 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.811     9.080    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y96         LUT3 (Prop_lut3_I0_O)        0.333     9.413 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.413    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.525    12.704    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.075    12.854    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.233ns (19.369%)  route 5.133ns (80.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.251     5.698    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.822 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=20, routed)          1.328     7.149    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.273 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.802     8.075    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.227 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.753     8.980    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X33Y87         LUT4 (Prop_lut4_I2_O)        0.377     9.357 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     9.357    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.475    12.654    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X33Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.075    12.804    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.304ns (20.348%)  route 5.104ns (79.652%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.696     2.990    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         1.872     5.318    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.148     5.466 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.264     6.730    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.328     7.058 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     7.766    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.890 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.817     8.707    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I1_O)        0.124     8.831 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.444     9.274    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.398    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.526    12.705    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.846    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.204ns (18.894%)  route 5.168ns (81.106%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.251     5.698    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.822 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=20, routed)          1.328     7.149    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.273 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.802     8.075    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.227 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.788     9.015    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X31Y89         LUT6 (Prop_lut6_I3_O)        0.348     9.363 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.363    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.523    12.702    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.289    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.029    12.866    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 2.469ns (38.641%)  route 3.921ns (61.359%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.650     2.944    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y90         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.480    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y90         LUT2 (Prop_lut2_I0_O)        0.150     4.630 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.211     5.841    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.215 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     7.093    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.421 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.421    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.954 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.954    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.193 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.814     9.007    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.327     9.334 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.334    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480    12.659    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.118    12.886    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.675ns (41.934%)  route 3.704ns (58.066%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.650     2.944    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y90         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.018     4.480    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y90         LUT2 (Prop_lut2_I0_O)        0.150     4.630 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.211     5.841    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.215 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     7.093    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.421 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.421    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.954 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.954    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.071    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.394 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597     8.991    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.332     9.323 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.323    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480    12.659    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.118    12.886    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.204ns (19.247%)  route 5.052ns (80.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.251     5.698    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.822 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=20, routed)          1.328     7.149    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.273 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.802     8.075    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.227 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.671     8.899    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.348     9.247 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     9.247    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.522    12.701    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    12.840    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.056ns (17.464%)  route 4.991ns (82.536%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.251     5.698    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.150     5.848 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_6/O
                         net (fo=26, routed)          1.294     7.141    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_3
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.326     7.467 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           0.792     8.260    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.654     9.038    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X35Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477    12.656    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)       -0.095    12.636    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  3.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.528%)  route 0.223ns (54.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.545     0.881    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/Q
                         net (fo=1, routed)           0.223     1.244    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[8]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.289 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.289    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.817     1.183    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.120     1.268    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.576     0.912    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.156    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.844     1.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.656     0.992    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.885     1.251    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.765%)  route 0.220ns (54.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.544     0.880    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y80         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.220     1.241    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[12]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.286 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.286    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.816     1.182    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.091     1.238    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.832%)  route 0.220ns (54.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.542     0.878    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/Q
                         net (fo=1, routed)           0.220     1.238    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[19]
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.283 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.283    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1[19]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.808     1.174    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.091     1.230    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.556     0.892    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.113     1.169    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.821     1.187    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.380%)  route 0.228ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.542     0.878    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.228     1.253    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[10]
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.813     1.179    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.021     1.165    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.184ns (33.355%)  route 0.368ns (66.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.577     0.913    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.368     1.421    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X29Y100        LUT3 (Prop_lut3_I2_O)        0.043     1.464 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.464    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X29Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.931     1.297    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.576     0.912    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.117     1.156    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.843     1.209    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.643%)  route 0.235ns (61.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.542     0.878    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.235     1.261    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[11]
    SLICE_X47Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.811     1.177    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.017     1.159    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y80    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y80    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y79    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y79    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y70    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y73    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y70    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y72    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y72    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.658ns (33.001%)  route 3.366ns (66.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 6.339 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.996    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.508     6.339    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.567     6.906    
                         clock uncertainty           -0.069     6.836    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.524     6.312    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.658ns (33.001%)  route 3.366ns (66.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 6.339 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.996    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.508     6.339    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              0.567     6.906    
                         clock uncertainty           -0.069     6.836    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.524     6.312    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.658ns (33.001%)  route 3.366ns (66.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 6.339 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.996    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.508     6.339    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
                         clock pessimism              0.567     6.906    
                         clock uncertainty           -0.069     6.836    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.524     6.312    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.658ns (33.001%)  route 3.366ns (66.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 6.339 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.996    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.508     6.339    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.567     6.906    
                         clock uncertainty           -0.069     6.836    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.524     6.312    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.658ns (32.847%)  route 3.390ns (67.153%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 6.344 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.745     4.019    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.513     6.344    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
                         clock pessimism              0.602     6.946    
                         clock uncertainty           -0.069     6.876    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524     6.352    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.658ns (32.847%)  route 3.390ns (67.153%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 6.344 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.745     4.019    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.513     6.344    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
                         clock pessimism              0.602     6.946    
                         clock uncertainty           -0.069     6.876    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524     6.352    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.658ns (32.847%)  route 3.390ns (67.153%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 6.344 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.745     4.019    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.513     6.344    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
                         clock pessimism              0.602     6.946    
                         clock uncertainty           -0.069     6.876    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524     6.352    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.658ns (32.847%)  route 3.390ns (67.153%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 6.344 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.745     4.019    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.513     6.344    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.602     6.946    
                         clock uncertainty           -0.069     6.876    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524     6.352    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.658ns (32.805%)  route 3.396ns (67.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 6.346 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.752     4.026    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     6.346    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.626     6.972    
                         clock uncertainty           -0.069     6.902    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524     6.378    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.658ns (32.805%)  route 3.396ns (67.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 6.346 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.688    -1.028    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.510 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=6, routed)           1.462     0.952    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.076 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.076    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.626 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.626    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.854 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.854    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.968 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.182     3.150    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.752     4.026    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     6.346    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y68         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.626     6.972    
                         clock uncertainty           -0.069     6.902    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524     6.378    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  2.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.549    -0.682    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/Q
                         net (fo=6, routed)           0.118    -0.423    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.315 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.315    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_4
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.815    -0.925    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.242    -0.682    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.105    -0.577    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.548    -0.683    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.168    -0.374    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X43Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.329 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.814    -0.926    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.242    -0.683    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091    -0.592    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.546    -0.685    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/Q
                         net (fo=6, routed)           0.120    -0.424    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.316 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.316    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1_n_4
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.243    -0.685    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.105    -0.580    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.547    -0.684    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/Q
                         net (fo=6, routed)           0.120    -0.423    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.315 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.315    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_4
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.813    -0.927    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                         clock pessimism              0.242    -0.684    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.105    -0.579    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.544    -0.687    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=6, routed)           0.120    -0.426    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.543    -0.688    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/Q
                         net (fo=6, routed)           0.120    -0.427    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_4
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.561    -0.670    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.177    -0.330    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.285 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.912    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.241    -0.670    
    SLICE_X26Y73         FDRE (Hold_fdre_C_D)         0.120    -0.550    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.547    -0.684    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/Q
                         net (fo=6, routed)           0.115    -0.428    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.313 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.313    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_7
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.813    -0.927    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/C
                         clock pessimism              0.242    -0.684    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.105    -0.579    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.543    -0.688    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/Q
                         net (fo=6, routed)           0.115    -0.432    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.317 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.317    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_7
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.544    -0.687    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/Q
                         net (fo=6, routed)           0.115    -0.431    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.316 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.316    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_7
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Counter_Overlay_i/t_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_1_0
Waveform(ns):       { 0.000 1.081 }
Period(ns):         2.162
Sources:            { Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.162       0.007      BUFGCTRL_X0Y18  Counter_Overlay_i/c_clk/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.162       0.913      PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.162       157.838    PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Counter_Overlay_i/t_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19  Counter_Overlay_i/c_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :          132  Failing Endpoints,  Worst Slack       -2.019ns,  Total Violation     -205.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.864%)  route 1.579ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.988     5.132    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.425     3.542    
    SLICE_X33Y71         FDRE (Setup_fdre_C_R)       -0.429     3.113    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.864%)  route 1.579ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.988     5.132    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.425     3.542    
    SLICE_X33Y71         FDRE (Setup_fdre_C_R)       -0.429     3.113    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.864%)  route 1.579ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.988     5.132    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.425     3.542    
    SLICE_X33Y71         FDRE (Setup_fdre_C_R)       -0.429     3.113    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.864%)  route 1.579ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.988     5.132    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y71         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.425     3.542    
    SLICE_X33Y71         FDRE (Setup_fdre_C_R)       -0.429     3.113    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 3.965 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.934     5.079    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.465     3.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
                         clock pessimism              0.000     3.965    
                         clock uncertainty           -0.425     3.540    
    SLICE_X33Y72         FDRE (Setup_fdre_C_R)       -0.429     3.111    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 3.965 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.934     5.079    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.465     3.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
                         clock pessimism              0.000     3.965    
                         clock uncertainty           -0.425     3.540    
    SLICE_X33Y72         FDRE (Setup_fdre_C_R)       -0.429     3.111    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 3.965 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.934     5.079    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.465     3.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
                         clock pessimism              0.000     3.965    
                         clock uncertainty           -0.425     3.540    
    SLICE_X33Y72         FDRE (Setup_fdre_C_R)       -0.429     3.111    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 3.965 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.934     5.079    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.465     3.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism              0.000     3.965    
                         clock uncertainty           -0.425     3.540    
    SLICE_X33Y72         FDRE (Setup_fdre_C_R)       -0.429     3.111    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.059%)  route 1.487ns (71.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 3.968 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.896     5.040    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.468     3.968    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/C
                         clock pessimism              0.000     3.968    
                         clock uncertainty           -0.425     3.543    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     3.114    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.059%)  route 1.487ns (71.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 3.968 - 2.500 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.679     2.973    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.591     4.020    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.896     5.040    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.468     3.968    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X33Y69         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                         clock pessimism              0.000     3.968    
                         clock uncertainty           -0.425     3.543    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     3.114    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 -1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.647%)  route 0.224ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.545     0.881    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.224     1.245    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X52Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.809     0.809    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X52Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.425     1.234    
    SLICE_X52Y79         FDRE (Hold_fdre_C_CE)       -0.039     1.195    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.386%)  route 0.257ns (64.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.257     1.283    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.816    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.425     1.241    
    SLICE_X46Y82         FDRE (Hold_fdre_C_CE)       -0.016     1.225    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.917%)  route 0.263ns (65.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.263     1.282    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X53Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.809     0.809    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X53Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.425     1.234    
    SLICE_X53Y70         FDRE (Hold_fdre_C_CE)       -0.039     1.195    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.932%)  route 0.292ns (61.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.164     1.356    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.810     0.810    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.425     1.235    
    SLICE_X50Y69         FDRE (Hold_fdre_C_R)         0.009     1.244    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.932%)  route 0.292ns (61.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.164     1.356    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.810     0.810    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.425     1.235    
    SLICE_X50Y69         FDRE (Hold_fdre_C_R)         0.009     1.244    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.932%)  route 0.292ns (61.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.164     1.356    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.810     0.810    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.425     1.235    
    SLICE_X50Y69         FDRE (Hold_fdre_C_R)         0.009     1.244    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.932%)  route 0.292ns (61.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.164     1.356    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.810     0.810    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y69         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.425     1.235    
    SLICE_X50Y69         FDRE (Hold_fdre_C_R)         0.009     1.244    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.086%)  route 0.298ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.563     0.899    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.298     1.338    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X32Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.809     0.809    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X32Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.425     1.234    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.016     1.218    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.987%)  route 0.346ns (65.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.218     1.410    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y68         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.811     0.811    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y68         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.425     1.236    
    SLICE_X50Y68         FDRE (Hold_fdre_C_R)         0.009     1.245    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.987%)  route 0.346ns (65.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y70         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.147    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.218     1.410    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X50Y68         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.811     0.811    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X50Y68         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.425     1.236    
    SLICE_X50Y68         FDRE (Hold_fdre_C_R)         0.009     1.245    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.160ns,  Total Violation    -1758.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.740%)  route 1.247ns (68.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.763    34.761    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y74         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.761    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.740%)  route 1.247ns (68.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.763    34.761    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y74         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.761    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.740%)  route 1.247ns (68.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.763    34.761    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y74         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.761    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.740%)  route 1.247ns (68.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.763    34.761    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y74         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.761    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.814ns  (logic 0.580ns (31.975%)  route 1.234ns (68.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.749    34.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.814ns  (logic 0.580ns (31.975%)  route 1.234ns (68.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.749    34.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.814ns  (logic 0.580ns (31.975%)  route 1.234ns (68.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.749    34.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.814ns  (logic 0.580ns (31.975%)  route 1.234ns (68.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.749    34.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429    29.602    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.123ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.345%)  route 1.213ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 30.296 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.729    34.727    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.465    30.296    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
                         clock pessimism              0.000    30.296    
                         clock uncertainty           -0.262    30.034    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.429    29.605    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         29.605    
                         arrival time                         -34.727    
  -------------------------------------------------------------------
                         slack                                 -5.123    

Slack (VIOLATED) :        -5.123ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.345%)  route 1.213ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 30.296 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.640    32.934    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456    33.390 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.484    33.874    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124    33.998 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.729    34.727    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.465    30.296    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X37Y77         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
                         clock pessimism              0.000    30.296    
                         clock uncertainty           -0.262    30.034    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.429    29.605    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         29.605    
                         arrival time                         -34.727    
  -------------------------------------------------------------------
                         slack                                 -5.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.925%)  route 0.070ns (33.075%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.070     1.092    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[10]
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.812    -0.928    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.000    -0.928    
                         clock uncertainty            0.262    -0.665    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.047    -0.618    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.296%)  route 0.072ns (33.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.072     1.094    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[12]
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.812    -0.928    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.928    
                         clock uncertainty            0.262    -0.665    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.047    -0.618    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.544     0.880    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.111     1.132    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[22]
    SLICE_X41Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.075    -0.594    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.075     1.084    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[6]
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.812    -0.928    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.000    -0.928    
                         clock uncertainty            0.262    -0.665    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.022    -0.643    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.079     1.088    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[1]
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.812    -0.928    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X40Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000    -0.928    
                         clock uncertainty            0.262    -0.665    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.022    -0.643    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.563     0.899    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.122     1.161    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[5]
    SLICE_X27Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.912    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                         clock pessimism              0.000    -0.912    
                         clock uncertainty            0.262    -0.649    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.078    -0.571    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.947%)  route 0.116ns (45.053%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.544     0.880    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.116     1.136    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[24]
    SLICE_X41Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y74         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.071    -0.598    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.544     0.880    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.140    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[4]
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.262    -0.666    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.072    -0.594    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.548     0.884    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.122     1.147    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X41Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.813    -0.927    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    -0.927    
                         clock uncertainty            0.262    -0.664    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.075    -0.589    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.544     0.880    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y73         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.120     1.141    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[3]
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.262    -0.666    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.070    -0.596    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  1.737    





