(pcb /Users/luz/Documents/plan44/Projekte/LETH/ledcontroller_hw/kicad/ledcontroller.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  72000 -64000  72000 -120000  162500 -120000  162500 -64000
            72000 -64000  72000 -64000)
    )
    (via "Via[0-1]_600:400_um" "Via[0-1]_1000:600_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_1206_HandSoldering
      (place C1 139250 -105250 front 0 (PN 100nF))
      (place C2 139250 -102750 front 0 (PN 100nF))
      (place C3 141750 -74000 front 0 (PN 100nF))
      (place C6 131750 -74000 front 0 (PN 100nF))
      (place C8 110000 -99750 front 0 (PN 1uF))
      (place C10 109750 -84500 front 90 (PN 100nF))
      (place C12 86500 -87500 front 0 (PN 100nF))
      (place C9 102000 -115750 front 270 (PN 1nF/2kV))
      (place C11 112250 -69750 front 90 (PN 100nF))
      (place C14 82750 -81750 front 90 (PN 100nF))
      (place C17 159250 -90250 front 270 (PN 100nF))
    )
    (component Capacitors_ThroughHole:CP_Radial_D7.5mm_P2.50mm
      (place C13 77000 -101250 front 270 (PN "10uF 50VDC"))
      (place C7 148250 -107250 front 90 (PN "22uF 25V"))
      (place C15 77000 -82500 front 90 (PN "22uF 25V"))
      (place C16 158000 -102750 front 180 (PN 10uF))
      (place C4 85250 -93500 front 0 (PN "10uF 50VDC"))
    )
    (component "LEDs:LED_D5.0mm-3"
      (place D1 96750 -94500 back 270 (PN "Everlight 339-1SURSYGW/S530-A3"))
    )
    (component Diodes_SMD:D_SMB_Handsoldering
      (place D2 99750 -97750 front 180 (PN "DO-214AA"))
      (place D3 99750 -101750 front 180 (PN "DO-214AA"))
      (place D4 99750 -106500 front 180 (PN "DO-214AA"))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3_DIN965_Pad
      (place MH1 78500 -73750 front 0 (PN CONN_01X01))
      (place MH2 156000 -73750 front 0 (PN CONN_01X01))
      (place MH3 78750 -110250 front 0 (PN CONN_01X01))
      (place MH4 156000 -110250 front 0 (PN CONN_01X01))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place P1 127750 -109000 front 90 (PN FDI_Cable))
    )
    (component Resistors_SMD:R_1206_HandSoldering
      (place R1 104250 -84500 front 270 (PN 470))
      (place R2 101500 -84500 front 270 (PN 1k2))
      (place R9 107000 -84500 front 270 (PN 10k))
      (place R10 104750 -115750 front 90 (PN 1k))
      (place R3 154750 -97250 front 180 (PN 47R))
      (place R4 149750 -97000 front 90 (PN 47R))
      (place R11 125750 -115750 front 90 (PN 1k))
      (place R12 149750 -81250 front 90 (PN 100k))
      (place R13 153000 -81250 front 90 (PN 100k))
      (place R14 156500 -81250 front 90 (PN 100k))
      (place R15 159750 -81250 front 90 (PN 100k))
    )
    (component Resistors_SMD:R_0805_HandSoldering
      (place R5 126250 -104000 front 90 (PN "49.9_1%"))
      (place R6 129000 -104000 front 90 (PN "49.9_1%"))
      (place R7 131750 -104000 front 90 (PN "49.9_1%"))
      (place R8 134500 -104000 front 90 (PN "49.9_1%"))
    )
    (component Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (place SW1 108750 -89750 back 0 (PN "Omron PB"))
    )
    (component "plan44:Recom-R78Cxx"
      (place U3 79250 -89500 front 270 (PN "Recom_R783.3-0.5"))
      (place U2 90500 -105000 front 180 (PN "Recom_R785.0-0.5"))
    )
    (component "plan44:ONION-OMEGA2S"
      (place U1 133750 -85750 front 90 (PN "ONION-OMEGA2S"))
    )
    (component Connect:USB_A
      (place J1 88250 -110500 front 0 (PN USB_A))
    )
    (component "plan44:STELVIO-2P-508"
      (place J3 75250 -70250 front 0 (PN "STELVIO-2P-508"))
      (place J4 89750 -70250 front 0 (PN "STELVIO-2P-508"))
    )
    (component "TO_SOT_Packages_SMD:TO-252-2"
      (place Q1 92750 -79250 front 270 (PN IRLU2905PBF))
    )
    (component "plan44:CONFIG-PAD-2P"
      (place P2 112250 -75500 front 90 (PN CONN_01X02))
      (place P3 79500 -115500 front 0 (PN CONN_01X02))
      (place P4 153500 -117000 front 270 (PN CONN_01X02))
      (place P5 157000 -117000 front 90 (PN CONN_01X02))
    )
    (component "plan44:STELVIO-4P-508"
      (place J6 147500 -113500 front 180 (PN "STELVIO-4P-508"))
    )
    (component "SMD_Packages:SOIC-14_N"
      (place U4 119250 -70000 front 180 (PN 74AHCT125))
    )
    (component "SMD_Packages:SOIC-8-N"
      (place U5 154500 -90250 front 0 (PN MCP3002))
    )
    (component "plan44:STELVIO-5P-508"
      (place J5 149250 -70500 front 0 (PN "STELVIO-5P-508"))
    )
    (component "plan44:PULSE-J0026D21B"
      (place J2 110750 -106500 front 180 (PN "Pulse-J0026D21B"))
    )
  )
  (library
    (image Capacitors_SMD:C_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 1020  -1000 1020))
      (outline (path signal 120  -1000 -1020  1000 -1020))
      (outline (path signal 50  -3250 1050  3250 1050))
      (outline (path signal 50  -3250 1050  -3250 -1050))
      (outline (path signal 50  3250 -1050  3250 1050))
      (outline (path signal 50  3250 -1050  -3250 -1050))
      (pin Rect[T]Pad_2000x1600_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1600_um 2 2000 0)
    )
    (image Capacitors_ThroughHole:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 100  5000 0  4816.46 -1158.81  4283.81 -2204.2  3454.2 -3033.81
            2408.81 -3566.46  1250 -3750  91.186 -3566.46  -954.195 -3033.81
            -1783.81 -2204.2  -2316.46 -1158.81  -2500 0  -2316.46 1158.81
            -1783.81 2204.2  -954.195 3033.81  91.186 3566.46  1250 3750
            2408.81 3566.46  3454.2 3033.81  4283.81 2204.2  4816.46 1158.81))
      (outline (path signal 120  5090 0  4902.06 -1186.62  4356.62 -2257.09  3507.09 -3106.62
            2436.62 -3652.06  1250 -3840  63.375 -3652.06  -1007.1 -3106.62
            -1856.62 -2257.09  -2402.06 -1186.62  -2590 0  -2402.06 1186.62
            -1856.62 2257.09  -1007.1 3106.62  63.375 3652.06  1250 3840
            2436.62 3652.06  3507.09 3106.62  4356.62 2257.09  4902.06 1186.62))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 3800  1250 -3800))
      (outline (path signal 120  1290 3800  1290 -3800))
      (outline (path signal 120  1330 3800  1330 -3800))
      (outline (path signal 120  1370 3799  1370 -3799))
      (outline (path signal 120  1410 3797  1410 -3797))
      (outline (path signal 120  1450 3795  1450 -3795))
      (outline (path signal 120  1490 3793  1490 -3793))
      (outline (path signal 120  1530 3790  1530 980))
      (outline (path signal 120  1530 -980  1530 -3790))
      (outline (path signal 120  1570 3787  1570 980))
      (outline (path signal 120  1570 -980  1570 -3787))
      (outline (path signal 120  1610 3784  1610 980))
      (outline (path signal 120  1610 -980  1610 -3784))
      (outline (path signal 120  1650 3780  1650 980))
      (outline (path signal 120  1650 -980  1650 -3780))
      (outline (path signal 120  1690 3775  1690 980))
      (outline (path signal 120  1690 -980  1690 -3775))
      (outline (path signal 120  1730 3770  1730 980))
      (outline (path signal 120  1730 -980  1730 -3770))
      (outline (path signal 120  1770 3765  1770 980))
      (outline (path signal 120  1770 -980  1770 -3765))
      (outline (path signal 120  1810 3759  1810 980))
      (outline (path signal 120  1810 -980  1810 -3759))
      (outline (path signal 120  1850 3753  1850 980))
      (outline (path signal 120  1850 -980  1850 -3753))
      (outline (path signal 120  1890 3747  1890 980))
      (outline (path signal 120  1890 -980  1890 -3747))
      (outline (path signal 120  1930 3740  1930 980))
      (outline (path signal 120  1930 -980  1930 -3740))
      (outline (path signal 120  1971 3732  1971 980))
      (outline (path signal 120  1971 -980  1971 -3732))
      (outline (path signal 120  2011 3725  2011 980))
      (outline (path signal 120  2011 -980  2011 -3725))
      (outline (path signal 120  2051 3716  2051 980))
      (outline (path signal 120  2051 -980  2051 -3716))
      (outline (path signal 120  2091 3707  2091 980))
      (outline (path signal 120  2091 -980  2091 -3707))
      (outline (path signal 120  2131 3698  2131 980))
      (outline (path signal 120  2131 -980  2131 -3698))
      (outline (path signal 120  2171 3689  2171 980))
      (outline (path signal 120  2171 -980  2171 -3689))
      (outline (path signal 120  2211 3679  2211 980))
      (outline (path signal 120  2211 -980  2211 -3679))
      (outline (path signal 120  2251 3668  2251 980))
      (outline (path signal 120  2251 -980  2251 -3668))
      (outline (path signal 120  2291 3657  2291 980))
      (outline (path signal 120  2291 -980  2291 -3657))
      (outline (path signal 120  2331 3645  2331 980))
      (outline (path signal 120  2331 -980  2331 -3645))
      (outline (path signal 120  2371 3634  2371 980))
      (outline (path signal 120  2371 -980  2371 -3634))
      (outline (path signal 120  2411 3621  2411 980))
      (outline (path signal 120  2411 -980  2411 -3621))
      (outline (path signal 120  2451 3608  2451 980))
      (outline (path signal 120  2451 -980  2451 -3608))
      (outline (path signal 120  2491 3595  2491 980))
      (outline (path signal 120  2491 -980  2491 -3595))
      (outline (path signal 120  2531 3581  2531 980))
      (outline (path signal 120  2531 -980  2531 -3581))
      (outline (path signal 120  2571 3566  2571 980))
      (outline (path signal 120  2571 -980  2571 -3566))
      (outline (path signal 120  2611 3552  2611 980))
      (outline (path signal 120  2611 -980  2611 -3552))
      (outline (path signal 120  2651 3536  2651 980))
      (outline (path signal 120  2651 -980  2651 -3536))
      (outline (path signal 120  2691 3520  2691 980))
      (outline (path signal 120  2691 -980  2691 -3520))
      (outline (path signal 120  2731 3504  2731 980))
      (outline (path signal 120  2731 -980  2731 -3504))
      (outline (path signal 120  2771 3487  2771 980))
      (outline (path signal 120  2771 -980  2771 -3487))
      (outline (path signal 120  2811 3469  2811 980))
      (outline (path signal 120  2811 -980  2811 -3469))
      (outline (path signal 120  2851 3451  2851 980))
      (outline (path signal 120  2851 -980  2851 -3451))
      (outline (path signal 120  2891 3433  2891 980))
      (outline (path signal 120  2891 -980  2891 -3433))
      (outline (path signal 120  2931 3413  2931 980))
      (outline (path signal 120  2931 -980  2931 -3413))
      (outline (path signal 120  2971 3394  2971 980))
      (outline (path signal 120  2971 -980  2971 -3394))
      (outline (path signal 120  3011 3373  3011 980))
      (outline (path signal 120  3011 -980  3011 -3373))
      (outline (path signal 120  3051 3352  3051 980))
      (outline (path signal 120  3051 -980  3051 -3352))
      (outline (path signal 120  3091 3331  3091 980))
      (outline (path signal 120  3091 -980  3091 -3331))
      (outline (path signal 120  3131 3309  3131 980))
      (outline (path signal 120  3131 -980  3131 -3309))
      (outline (path signal 120  3171 3286  3171 980))
      (outline (path signal 120  3171 -980  3171 -3286))
      (outline (path signal 120  3211 3263  3211 980))
      (outline (path signal 120  3211 -980  3211 -3263))
      (outline (path signal 120  3251 3239  3251 980))
      (outline (path signal 120  3251 -980  3251 -3239))
      (outline (path signal 120  3291 3214  3291 980))
      (outline (path signal 120  3291 -980  3291 -3214))
      (outline (path signal 120  3331 3188  3331 980))
      (outline (path signal 120  3331 -980  3331 -3188))
      (outline (path signal 120  3371 3162  3371 980))
      (outline (path signal 120  3371 -980  3371 -3162))
      (outline (path signal 120  3411 3135  3411 980))
      (outline (path signal 120  3411 -980  3411 -3135))
      (outline (path signal 120  3451 3108  3451 980))
      (outline (path signal 120  3451 -980  3451 -3108))
      (outline (path signal 120  3491 3079  3491 -3079))
      (outline (path signal 120  3531 3050  3531 -3050))
      (outline (path signal 120  3571 3020  3571 -3020))
      (outline (path signal 120  3611 2990  3611 -2990))
      (outline (path signal 120  3651 2958  3651 -2958))
      (outline (path signal 120  3691 2926  3691 -2926))
      (outline (path signal 120  3731 2892  3731 -2892))
      (outline (path signal 120  3771 2858  3771 -2858))
      (outline (path signal 120  3811 2823  3811 -2823))
      (outline (path signal 120  3851 2786  3851 -2786))
      (outline (path signal 120  3891 2749  3891 -2749))
      (outline (path signal 120  3931 2711  3931 -2711))
      (outline (path signal 120  3971 2671  3971 -2671))
      (outline (path signal 120  4011 2630  4011 -2630))
      (outline (path signal 120  4051 2588  4051 -2588))
      (outline (path signal 120  4091 2545  4091 -2545))
      (outline (path signal 120  4131 2500  4131 -2500))
      (outline (path signal 120  4171 2454  4171 -2454))
      (outline (path signal 120  4211 2407  4211 -2407))
      (outline (path signal 120  4251 2357  4251 -2357))
      (outline (path signal 120  4291 2307  4291 -2307))
      (outline (path signal 120  4331 2254  4331 -2254))
      (outline (path signal 120  4371 2199  4371 -2199))
      (outline (path signal 120  4411 2142  4411 -2142))
      (outline (path signal 120  4451 2083  4451 -2083))
      (outline (path signal 120  4491 2022  4491 -2022))
      (outline (path signal 120  4531 1957  4531 -1957))
      (outline (path signal 120  4571 1890  4571 -1890))
      (outline (path signal 120  4611 1820  4611 -1820))
      (outline (path signal 120  4651 1745  4651 -1745))
      (outline (path signal 120  4691 1667  4691 -1667))
      (outline (path signal 120  4731 1584  4731 -1584))
      (outline (path signal 120  4771 1495  4771 -1495))
      (outline (path signal 120  4811 1400  4811 -1400))
      (outline (path signal 120  4851 1297  4851 -1297))
      (outline (path signal 120  4891 1184  4891 -1184))
      (outline (path signal 120  4931 1057  4931 -1057))
      (outline (path signal 120  4971 913  4971 -913))
      (outline (path signal 120  5011 740  5011 -740))
      (outline (path signal 120  5051 513  5051 -513))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2850 4100  -2850 -4100))
      (outline (path signal 50  -2850 -4100  5350 -4100))
      (outline (path signal 50  5350 -4100  5350 4100))
      (outline (path signal 50  5350 4100  -2850 4100))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "LEDs:LED_D5.0mm-3"
      (outline (path signal 100  5040 0  4917.64 -772.542  4562.54 -1469.46  4009.46 -2022.54
            3312.54 -2377.64  2540 -2500  1767.46 -2377.64  1070.54 -2022.54
            517.458 -1469.46  162.359 -772.542  40 0  162.359 772.542  517.458 1469.46
            1070.54 2022.54  1767.46 2377.64  2540 2500  3312.54 2377.64
            4009.46 2022.54  4562.54 1469.46  4917.64 772.542))
      (outline (path signal 100  40 1469.69  40 -1469.69))
      (outline (path signal 120  -20 1545  -20 1080))
      (outline (path signal 120  -20 -1080  -20 -1545))
      (outline (path signal 50  -1150 3250  -1150 -3250))
      (outline (path signal 50  -1150 -3250  6250 -3250))
      (outline (path signal 50  6250 -3250  6250 3250))
      (outline (path signal 50  6250 3250  -1150 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Round[A]Pad_1800_um 3 5080 0)
    )
    (image Diodes_SMD:D_SMB_Handsoldering
      (outline (path signal 120  -4600 2150  -4600 -2150))
      (outline (path signal 100  2300 -2000  -2300 -2000))
      (outline (path signal 100  -2300 -2000  -2300 2000))
      (outline (path signal 100  2300 2000  2300 -2000))
      (outline (path signal 100  2300 2000  -2300 2000))
      (outline (path signal 50  -4700 2250  4700 2250))
      (outline (path signal 50  4700 2250  4700 -2250))
      (outline (path signal 50  4700 -2250  -4700 -2250))
      (outline (path signal 50  -4700 -2250  -4700 2250))
      (outline (path signal 100  -649.44 -1.02  -1551.14 -1.02))
      (outline (path signal 100  501.18 -1.02  1499.4 -1.02))
      (outline (path signal 100  -649.44 799.08  -649.44 -801.12))
      (outline (path signal 100  501.18 -750.32  501.18 799.08))
      (outline (path signal 100  -649.44 -1.02  501.18 -750.32))
      (outline (path signal 100  -649.44 -1.02  501.18 799.08))
      (outline (path signal 120  -4600 -2150  2700 -2150))
      (outline (path signal 120  -4600 2150  2700 2150))
      (pin Rect[T]Pad_3500x2300_um 1 -2700 0)
      (pin Rect[T]Pad_3500x2300_um 2 2700 0)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3_DIN965_Pad
      (outline (path signal 150  2800 0  2662.96 -865.248  2265.25 -1645.8  1645.8 -2265.25
            865.248 -2662.96  0 -2800  -865.248 -2662.96  -1645.8 -2265.25
            -2265.25 -1645.8  -2662.96 -865.248  -2800 0  -2662.96 865.248
            -2265.25 1645.8  -1645.8 2265.25  -865.248 2662.96  0 2800  865.248 2662.96
            1645.8 2265.25  2265.25 1645.8  2662.96 865.248))
      (outline (path signal 50  3050 0  2900.72 -942.502  2467.5 -1792.74  1792.74 -2467.5
            942.502 -2900.72  0 -3050  -942.502 -2900.72  -1792.74 -2467.5
            -2467.5 -1792.74  -2900.72 -942.502  -3050 0  -2900.72 942.502
            -2467.5 1792.74  -1792.74 2467.5  -942.502 2900.72  0 3050  942.502 2900.72
            1792.74 2467.5  2467.5 1792.74  2900.72 942.502))
      (pin Round[A]Pad_5600_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -13970))
      (outline (path signal 100  -1270 -13970  1270 -13970))
      (outline (path signal 100  1270 -13970  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -14030  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Resistors_SMD:R_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 -1070  -1000 -1070))
      (outline (path signal 120  -1000 1070  1000 1070))
      (outline (path signal 50  -3250 1110  3250 1110))
      (outline (path signal 50  -3250 1110  -3250 -1100))
      (outline (path signal 50  3250 -1100  3250 1110))
      (outline (path signal 50  3250 -1100  -3250 -1100))
      (pin Rect[T]Pad_2000x1700_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1700_um 2 2000 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  2350 -900  -2350 -900))
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
    )
    (image Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5166.92 -2872.84  4880.63 -3434.72  4434.72 -3880.63
            3872.84 -4166.92  3250 -4265.56  2627.16 -4166.92  2065.28 -3880.63
            1619.37 -3434.72  1333.08 -2872.84  1234.44 -2250  1333.08 -1627.16
            1619.37 -1065.28  2065.28 -619.374  2627.16 -333.084  3250 -234.436
            3872.84 -333.084  4434.72 -619.374  4880.63 -1065.28  5166.92 -1627.16))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "plan44:Recom-R78Cxx"
      (outline (path signal 50  -3500 2250  -3500 -6750))
      (outline (path signal 50  8600 2250  8600 -6750))
      (outline (path signal 50  -3500 2250  8600 2250))
      (outline (path signal 50  -3500 -6750  8600 -6750))
      (outline (path signal 150  8340 2000  8340 -6500))
      (outline (path signal 150  8340 -6500  -3260 -6500))
      (outline (path signal 150  -3260 -6500  -3260 2000))
      (outline (path signal 150  -3260 2000  8340 2000))
      (pin Oval[A]Pad_2032x2540_um 2 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 5080 0)
      (pin Oval[A]Pad_2032x2540_um 3 0 0)
    )
    (image "plan44:ONION-OMEGA2S"
      (outline (path signal 150  -6200 1400  -100 1400))
      (outline (path signal 150  -6200 7400  -100 7400))
      (outline (path signal 150  -100 7400  -100 1400))
      (outline (path signal 150  -6200 7400  -6200 1400))
      (outline (path signal 150  7800 -14300  7800 -13550))
      (outline (path signal 150  -12200 -14250  -12200 -13600))
      (outline (path signal 150  7800 19700  6400 19700))
      (outline (path signal 150  5353.55 16500  5336.25 16390.7  5286.03 16292.2  5207.81 16214
            5109.25 16163.8  5000 16146.4  4890.75 16163.8  4792.19 16214
            4713.97 16292.2  4663.75 16390.7  4646.45 16500  4663.75 16609.3
            4713.97 16707.8  4792.19 16786  4890.75 16836.2  5000 16853.6
            5109.25 16836.2  5207.81 16786  5286.03 16707.8  5336.25 16609.3))
      (outline (path signal 150  6060.66 16500  6008.75 16172.2  5858.09 15876.6  5623.44 15641.9
            5327.76 15491.3  5000 15439.3  4672.24 15491.3  4376.56 15641.9
            4141.91 15876.6  3991.25 16172.2  3939.34 16500  3991.25 16827.8
            4141.91 17123.4  4376.56 17358.1  4672.24 17508.7  5000 17560.7
            5327.76 17508.7  5623.44 17358.1  5858.09 17123.4  6008.75 16827.8))
      (outline (path signal 150  3000 18000  3000 14250))
      (outline (path signal 150  -10500 18000  3000 18000))
      (outline (path signal 150  -10500 18000  -10500 -13500))
      (outline (path signal 150  -10500 -13500  6000 -13500))
      (outline (path signal 150  6000 -13500  6000 14250))
      (outline (path signal 150  6000 14250  3000 14250))
      (outline (path signal 150  -12200 19700  -10700 19700))
      (outline (path signal 150  -12200 -14300  7800 -14300))
      (outline (path signal 150  7800 19700  7800 18700))
      (outline (path signal 150  -12200 19700  -12200 18700))
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A13 -9815.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A12 -8545.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A11 -7275.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A10 -6005.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A9 -4735.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A8 -3465.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A7 -2195.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A6 -925.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A5 344.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A4 1614.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A3 2884.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A2 4154.5 20505.5)
      (pin Rect[T]Pad_2375x1000_um B1 -13012.5 17780)
      (pin Rect[T]Pad_2375x1000_um B2 -13012.5 16510)
      (pin Rect[T]Pad_2375x1000_um B3 -13012.5 15240)
      (pin Rect[T]Pad_2375x1000_um B4 -13012.5 13970)
      (pin Rect[T]Pad_2375x1000_um B5 -13012.5 12700)
      (pin Rect[T]Pad_2375x1000_um B6 -13012.5 11430)
      (pin Rect[T]Pad_2375x1000_um B7 -13012.5 10160)
      (pin Rect[T]Pad_2375x1000_um B8 -13012.5 8890)
      (pin Rect[T]Pad_2375x1000_um B9 -13012.5 7620)
      (pin Rect[T]Pad_2375x1000_um B10 -13012.5 6350)
      (pin Rect[T]Pad_2375x1000_um B11 -13012.5 5080)
      (pin Rect[T]Pad_2375x1000_um B12 -13012.5 3810)
      (pin Rect[T]Pad_2375x1000_um B13 -13012.5 2540)
      (pin Rect[T]Pad_2375x1000_um B14 -13012.5 1270)
      (pin Rect[T]Pad_2375x1000_um B15 -13012.5 0)
      (pin Rect[T]Pad_2375x1000_um B16 -13012.5 -1270)
      (pin Rect[T]Pad_2375x1000_um B17 -13012.5 -2540)
      (pin Rect[T]Pad_2375x1000_um B18 -13012.5 -3810)
      (pin Rect[T]Pad_2375x1000_um B19 -13012.5 -5080)
      (pin Rect[T]Pad_2375x1000_um B20 -13012.5 -6350)
      (pin Rect[T]Pad_2375x1000_um B21 -13012.5 -7620)
      (pin Rect[T]Pad_2375x1000_um B22 -13012.5 -8890)
      (pin Rect[T]Pad_2375x1000_um B23 -13012.5 -10160)
      (pin Rect[T]Pad_2375x1000_um B24 -13012.5 -11430)
      (pin Rect[T]Pad_2375x1000_um B25 -13012.5 -12700)
      (pin Rect[T]Pad_2375x1000_um C1 8567.5 17780)
      (pin Rect[T]Pad_2375x1000_um C2 8567.5 16510)
      (pin Rect[T]Pad_2375x1000_um C3 8567.5 15240)
      (pin Rect[T]Pad_2375x1000_um C4 8567.5 13970)
      (pin Rect[T]Pad_2375x1000_um C5 8567.5 12700)
      (pin Rect[T]Pad_2375x1000_um C6 8567.5 11430)
      (pin Rect[T]Pad_2375x1000_um C7 8567.5 10160)
      (pin Rect[T]Pad_2375x1000_um C8 8567.5 8890)
      (pin Rect[T]Pad_2375x1000_um C9 8567.5 7620)
      (pin Rect[T]Pad_2375x1000_um C10 8567.5 6350)
      (pin Rect[T]Pad_2375x1000_um C11 8567.5 5080)
      (pin Rect[T]Pad_2375x1000_um C12 8567.5 3810)
      (pin Rect[T]Pad_2375x1000_um C13 8567.5 2540)
      (pin Rect[T]Pad_2375x1000_um C14 8567.5 1270)
      (pin Rect[T]Pad_2375x1000_um C15 8567.5 0)
      (pin Rect[T]Pad_2375x1000_um C16 8567.5 -1270)
      (pin Rect[T]Pad_2375x1000_um C17 8567.5 -2540)
      (pin Rect[T]Pad_2375x1000_um C18 8567.5 -3810)
      (pin Rect[T]Pad_2375x1000_um C19 8567.5 -5080)
      (pin Rect[T]Pad_2375x1000_um C20 8567.5 -6350)
      (pin Rect[T]Pad_2375x1000_um C21 8567.5 -7620)
      (pin Rect[T]Pad_2375x1000_um C22 8567.5 -8890)
      (pin Rect[T]Pad_2375x1000_um C23 8567.5 -10160)
      (pin Rect[T]Pad_2375x1000_um C24 8567.5 -11430)
      (pin Rect[T]Pad_2375x1000_um C25 8567.5 -12700)
      (pin Rect[T]Pad_2375x1000_um (rotate 90) A1 5424.5 20505.5)
      (pin Rect[A]Pad_1100x1100_um @1 -5650 6900)
      (pin Rect[B]Pad_10000x15000_um 3 -3150 3550)
      (pin Rect[A]Pad_1100x1100_um @2 -4650 6900)
      (pin Rect[A]Pad_1100x1100_um @3 -3650 6900)
      (pin Rect[A]Pad_1100x1100_um @4 -2650 6900)
      (pin Rect[A]Pad_1100x1100_um @5 -1650 6900)
      (pin Rect[A]Pad_1100x1100_um @6 -650 6900)
      (pin Rect[A]Pad_1100x1100_um @7 -5650 5900)
      (pin Rect[A]Pad_1100x1100_um @8 -4650 5900)
      (pin Rect[A]Pad_1100x1100_um @9 -3650 5900)
      (pin Rect[A]Pad_1100x1100_um @10 -2650 5900)
      (pin Rect[A]Pad_1100x1100_um @11 -1650 5900)
      (pin Rect[A]Pad_1100x1100_um @12 -650 5900)
      (pin Rect[A]Pad_1100x1100_um @13 -5650 4900)
      (pin Rect[A]Pad_1100x1100_um @14 -4650 4900)
      (pin Rect[A]Pad_1100x1100_um @15 -1650 4900)
      (pin Rect[A]Pad_1100x1100_um @16 -650 4900)
      (pin Rect[A]Pad_1100x1100_um @17 -5650 3900)
      (pin Rect[A]Pad_1100x1100_um @18 -4650 3900)
      (pin Rect[A]Pad_1100x1100_um @19 -1650 3900)
      (pin Rect[A]Pad_1100x1100_um @20 -650 3900)
      (pin Rect[A]Pad_1100x1100_um @21 -5650 2900)
      (pin Rect[A]Pad_1100x1100_um @22 -4650 2900)
      (pin Rect[A]Pad_1100x1100_um @23 -3650 2900)
      (pin Rect[A]Pad_1100x1100_um @24 -2650 2900)
      (pin Rect[A]Pad_1100x1100_um @25 -1650 2900)
      (pin Rect[A]Pad_1100x1100_um @26 -650 2900)
      (pin Rect[A]Pad_1100x1100_um @27 -5650 1900)
      (pin Rect[A]Pad_1100x1100_um @28 -4650 1900)
      (pin Rect[A]Pad_1100x1100_um @29 -3650 1900)
      (pin Rect[A]Pad_1100x1100_um @30 -2650 1900)
      (pin Rect[A]Pad_1100x1100_um @31 -1650 1900)
      (pin Rect[A]Pad_1100x1100_um @32 -650 1900)
    )
    (image Connect:USB_A
      (outline (path signal 50  -5300 -13200  -5300 1400))
      (outline (path signal 50  11950 1400  11950 -13200))
      (outline (path signal 50  -5300 -13200  11950 -13200))
      (outline (path signal 50  -5300 1400  11950 1400))
      (outline (path signal 120  11050 1140  11050 -1190))
      (outline (path signal 120  -3940 1140  -3940 -980))
      (outline (path signal 120  11050 1140  -3940 1140))
      (outline (path signal 120  11050 -12950  -3940 -12950))
      (outline (path signal 120  11050 -4150  11050 -12950))
      (outline (path signal 120  -3940 -4350  -3940 -12950))
      (pin Round[A]Pad_1500_um (rotate 270) 4 7110 0)
      (pin Round[A]Pad_1500_um (rotate 270) 3 4570 0)
      (pin Round[A]Pad_1500_um (rotate 270) 2 2540 0)
      (pin Round[A]Pad_1500_um (rotate 270) 1 0 0)
      (pin Round[A]Pad_3000_um (rotate 270) 5 10160 -2670)
      (pin Round[A]Pad_3000_um (rotate 270) 5@1 -3560 -2670)
    )
    (image "plan44:STELVIO-2P-508"
      (outline (path signal 127  7058.66 -1998.98  7058.66 9999.98))
      (outline (path signal 127  7058.66 9999.98  18399.8 9999.98))
      (outline (path signal 127  18399.8 9999.98  18399.8 -1998.98))
      (outline (path signal 127  18399.8 -1998.98  7058.66 -1998.98))
      (pin Rect[A]Pad_2540x2540_um 1 15240 0)
      (pin Round[A]Pad_2540_um 2 10160 0)
    )
    (image "TO_SOT_Packages_SMD:TO-252-2"
      (outline (path signal 100  3950 2700  4950 2700))
      (outline (path signal 100  4950 2700  4950 -2700))
      (outline (path signal 100  4950 -2700  3950 -2700))
      (outline (path signal 100  3950 3250  3950 -3250))
      (outline (path signal 100  3950 -3250  -2270 -3250))
      (outline (path signal 100  -2270 -3250  -2270 2250))
      (outline (path signal 100  -2270 2250  -1270 3250))
      (outline (path signal 100  -1270 3250  3950 3250))
      (outline (path signal 100  -1865 2655  -4970 2655))
      (outline (path signal 100  -4970 2655  -4970 1905))
      (outline (path signal 100  -4970 1905  -2270 1905))
      (outline (path signal 100  -2270 -1905  -4970 -1905))
      (outline (path signal 100  -4970 -1905  -4970 -2655))
      (outline (path signal 100  -4970 -2655  -2270 -2655))
      (outline (path signal 120  -970 3450  -2470 3450))
      (outline (path signal 120  -2470 3450  -2470 3180))
      (outline (path signal 120  -2470 3180  -5300 3180))
      (outline (path signal 120  -970 -3450  -2470 -3450))
      (outline (path signal 120  -2470 -3450  -2470 -3180))
      (outline (path signal 120  -2470 -3180  -3570 -3180))
      (outline (path signal 50  -5550 3500  -5550 -3500))
      (outline (path signal 50  -5550 -3500  5550 -3500))
      (outline (path signal 50  5550 -3500  5550 3500))
      (outline (path signal 50  5550 3500  -5550 3500))
      (pin Rect[T]Pad_2200x1200_um 1 -4200 2280)
      (pin Rect[T]Pad_2200x1200_um 3 -4200 -2280)
      (pin Rect[T]Pad_6400x5800_um 2 2100 0)
      (pin Rect[T]Pad_3050x2750_um 2@1 3775 -1525)
      (pin Rect[T]Pad_3050x2750_um 2@2 425 1525)
      (pin Rect[T]Pad_3050x2750_um 2@3 3775 1525)
      (pin Rect[T]Pad_3050x2750_um 2@4 425 -1525)
    )
    (image "plan44:CONFIG-PAD-2P"
      (pin Rect[T]Pad_1000x2000_um 2 550 0)
      (pin Rect[T]Pad_1000x2000_um 1 -550 0)
    )
    (image "plan44:STELVIO-4P-508"
      (outline (path signal 127  -3098.8 -1998.98  -3098.8 9999.98))
      (outline (path signal 127  -3098.8 9999.98  18399.8 9999.98))
      (outline (path signal 127  18399.8 9999.98  18399.8 -1998.98))
      (outline (path signal 127  18399.8 -1998.98  -3098.8 -1998.98))
      (pin Rect[A]Pad_2540x2540_um 1 15240 0)
      (pin Round[A]Pad_2540_um 2 10160 0)
      (pin Round[A]Pad_2540_um 3 5080 0)
      (pin Round[A]Pad_2540_um 4 0 0)
    )
    (image "SMD_Packages:SOIC-14_N"
      (outline (path signal 150  5080 2286  5080 -2540))
      (outline (path signal 150  5080 -2540  -5080 -2540))
      (outline (path signal 150  -5080 -2540  -5080 2286))
      (outline (path signal 150  -5080 2286  5080 2286))
      (outline (path signal 150  -5080 508  -4445 508))
      (outline (path signal 150  -4445 508  -4445 -762))
      (outline (path signal 150  -4445 -762  -5080 -762))
      (pin Rect[T]Pad_508x1143_um 1 -3810 -3302)
      (pin Rect[T]Pad_508x1143_um 2 -2540 -3302)
      (pin Rect[T]Pad_508x1143_um 3 -1270 -3302)
      (pin Rect[T]Pad_508x1143_um 4 0 -3302)
      (pin Rect[T]Pad_508x1143_um 5 1270 -3302)
      (pin Rect[T]Pad_508x1143_um 6 2540 -3302)
      (pin Rect[T]Pad_508x1143_um 7 3810 -3302)
      (pin Rect[T]Pad_508x1143_um 8 3810 3048)
      (pin Rect[T]Pad_508x1143_um 9 2540 3048)
      (pin Rect[T]Pad_508x1143_um 11 0 3048)
      (pin Rect[T]Pad_508x1143_um 12 -1270 3048)
      (pin Rect[T]Pad_508x1143_um 13 -2540 3048)
      (pin Rect[T]Pad_508x1143_um 14 -3810 3048)
      (pin Rect[T]Pad_508x1143_um 10 1270 3048)
    )
    (image "SMD_Packages:SOIC-8-N"
      (outline (path signal 150  -2540 2286  2540 2286))
      (outline (path signal 150  2540 2286  2540 -2286))
      (outline (path signal 150  2540 -2286  -2540 -2286))
      (outline (path signal 150  -2540 -2286  -2540 2286))
      (outline (path signal 150  -2540 762  -2032 762))
      (outline (path signal 150  -2032 762  -2032 -508))
      (outline (path signal 150  -2032 -508  -2540 -508))
      (pin Rect[T]Pad_508x1143_um 8 -1905 3175)
      (pin Rect[T]Pad_508x1143_um 7 -635 3175)
      (pin Rect[T]Pad_508x1143_um 6 635 3175)
      (pin Rect[T]Pad_508x1143_um 5 1905 3175)
      (pin Rect[T]Pad_508x1143_um 4 1905 -3175)
      (pin Rect[T]Pad_508x1143_um 3 635 -3175)
      (pin Rect[T]Pad_508x1143_um 2 -635 -3175)
      (pin Rect[T]Pad_508x1143_um 1 -1905 -3175)
    )
    (image "plan44:STELVIO-5P-508"
      (outline (path signal 150  3175 10160  3175 -1905))
      (outline (path signal 150  3175 -1905  -23495 -1905))
      (outline (path signal 150  -23495 -1905  -23495 10160))
      (outline (path signal 150  -23495 10160  3175 10160))
      (pin Round[A]Pad_2540_um 5 -20320 0)
      (pin Rect[A]Pad_2540x2540_um 1 0 0)
      (pin Round[A]Pad_2540_um 2 -5080 0)
      (pin Round[A]Pad_2540_um 3 -10160 0)
      (pin Round[A]Pad_2540_um 4 -15240 0)
    )
    (image "plan44:PULSE-J0026D21B"
      (outline (path signal 150  -13208 17145  4191 17145))
      (outline (path signal 150  4191 17145  4191 -4572))
      (outline (path signal 150  4191 -4572  -13081 -4572))
      (outline (path signal 150  -13081 -4572  -13208 17145))
      (outline (path signal 150  -12573 14224  3683 14224))
      (outline (path signal 150  -12573 -4445  -12573 17145))
      (outline (path signal 150  -12573 17145  3683 17145))
      (outline (path signal 150  3683 17145  3683 -4445))
      (outline (path signal 150  3683 -4445  -12573 -4445))
      (pin Round[A]Pad_2032_um 9 1905 11150.6)
      (pin Round[A]Pad_2032_um 10 -635 9626.6)
      (pin Round[A]Pad_2032_um 11 -8204.2 11125.2)
      (pin Round[A]Pad_2032_um 12 -10744.2 9601.2)
      (pin Round[A]Pad_3048_um S2 -12319 3302)
      (pin Round[A]Pad_3048_um S1 3429 3302)
      (pin Round[A]Pad_1524_um 1 0 0)
      (pin Round[A]Pad_1524_um 2 -1270 -2540)
      (pin Round[A]Pad_1524_um 3 -2540 0)
      (pin Round[A]Pad_1524_um 4 -3810 -2540)
      (pin Round[A]Pad_1524_um 5 -5080 0)
      (pin Round[A]Pad_1524_um 6 -6350 -2540)
      (pin Round[A]Pad_1524_um 7 -7620 0)
      (pin Round[A]Pad_1524_um 8 -16510 -8890)
      (keepout "" (circle F.Cu 3200 -10160 6350))
      (keepout "" (circle B.Cu 3200 -10160 6350))
      (keepout "" (circle F.Cu 3200 1270 6350))
      (keepout "" (circle B.Cu 3200 1270 6350))
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2032_um
      (shape (circle F.Cu 2032))
      (shape (circle B.Cu 2032))
      (attach off)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_3048_um
      (shape (circle F.Cu 3048))
      (shape (circle B.Cu 3048))
      (attach off)
    )
    (padstack Round[A]Pad_5600_um
      (shape (circle F.Cu 5600))
      (shape (circle B.Cu 5600))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Rect[B]Pad_10000x15000_um
      (shape (rect B.Cu -5000 -7500 5000 7500))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1600_um
      (shape (rect F.Cu -1000 -800 1000 800))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1200_um
      (shape (rect F.Cu -1100 -600 1100 600))
      (attach off)
    )
    (padstack Rect[T]Pad_2375x1000_um
      (shape (rect F.Cu -1187.5 -500 1187.5 500))
      (attach off)
    )
    (padstack Rect[A]Pad_2540x2540_um
      (shape (rect F.Cu -1270 -1270 1270 1270))
      (shape (rect B.Cu -1270 -1270 1270 1270))
      (attach off)
    )
    (padstack Rect[T]Pad_3050x2750_um
      (shape (rect F.Cu -1525 -1375 1525 1375))
      (attach off)
    )
    (padstack Rect[T]Pad_3500x2300_um
      (shape (rect F.Cu -1750 -1150 1750 1150))
      (attach off)
    )
    (padstack Rect[T]Pad_508x1143_um
      (shape (rect F.Cu -254 -571.5 254 571.5))
      (attach off)
    )
    (padstack Rect[T]Pad_6400x5800_um
      (shape (rect F.Cu -3200 -2900 3200 2900))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x2000_um
      (shape (rect F.Cu -500 -1000 500 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1100x1100_um
      (shape (rect F.Cu -550 -550 550 550))
      (shape (rect B.Cu -550 -550 550 550))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1300_um
      (shape (rect F.Cu -750 -650 750 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1000:600_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 R5-1 R6-1)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C6-2 C8-2 C10-2 C12-2 C13-2 D1-2 D3-2 D4-2 P1-1 R9-1 U3-2
        U1-B25 U1-C1 U1-C3 U1-C4 U1-C25 J1-4 J1-5 J1-5@1 J3-2 Q1-3 R12-2 R13-2 R14-2
        U2-2 C7-2 C9-2 C11-2 C14-2 C15-2 C16-2 C17-2 R15-2 J6-4 U4-1 U4-4 U4-7 U4-13
        U4-10 U5-4 J5-4 J2-4 J2-5 C4-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R7-1 R8-1)
    )
    (net +3V3
      (pins C3-1 C10-1 R10-2 SW1-1 SW1-1@1 U3-3 U1-A7 U1-C17 U1-C18 R11-2 C14-1 C15-1
        C16-1 C17-1 P4-1 U5-8)
    )
    (net +24V
      (pins C12-1 C13-1 U3-1 J3-1 J4-1 U2-1 P3-1 C4-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R2-2)
    )
    (net "Net-(D1-Pad3)"
      (pins D1-3 R1-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 D3-1 J1-3 R3-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 D4-1 J1-2 R4-2)
    )
    (net "Net-(J2-Pad9)"
      (pins R10-1 J2-9)
    )
    (net /ETH0_TX+
      (pins R5-2 U1-B5 J2-1)
    )
    (net "/ETH0_TX-"
      (pins R6-2 U1-B6 J2-2)
    )
    (net /ETH0_RX+
      (pins U1-B3 R7-2 J2-7)
    )
    (net "/ETH0_RX-"
      (pins U1-B4 R8-2 J2-8)
    )
    (net /ETH0_LED
      (pins U1-C8 J2-10)
    )
    (net /WLAN_LED
      (pins U1-C7 J2-11)
    )
    (net /Omega_RX
      (pins P1-4 U1-B2)
    )
    (net /Omega_TX
      (pins P1-5 U1-B1)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U1-C24)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U1-C23)
    )
    (net /USB+
      (pins U1-B23 R3-1)
    )
    (net "/USB-"
      (pins U1-B24 R4-1)
    )
    (net +5V
      (pins C6-1 J1-1 U2-3 C7-1 C11-1 P3-2 P5-2 U4-14 J5-5)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 SW1-2 SW1-2@1 U1-C22)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 J2-3 J2-6)
    )
    (net "Net-(J2-Pad12)"
      (pins R11-1 J2-12)
    )
    (net /LED_DATA1
      (pins U4-6 J5-1)
    )
    (net /LED_FET_5V
      (pins Q1-1 P2-2 U4-3)
    )
    (net /LED_FET_3V
      (pins U1-C6 R12-1 P2-1 U4-2)
    )
    (net /LED_DATA1_3V
      (pins U1-C5 R13-1 U4-5)
    )
    (net /LED_DATA2_3V
      (pins U1-B14 R14-1 U4-9)
    )
    (net /LED_DATA3_3V
      (pins U1-B13 R15-1 U4-12)
    )
    (net /LED_DATA2
      (pins U4-8 J5-2)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 U5-2)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 U5-3)
    )
    (net /SPI_MOSI
      (pins U1-A11 U5-5)
    )
    (net /SPI_MISO
      (pins U1-A10 U5-6)
    )
    (net /SPI_CLK
      (pins U1-A9 U5-7)
    )
    (net /SPI_CS1
      (pins U1-A8 U5-1)
    )
    (net /LED_DATA3
      (pins U4-11 J5-3)
    )
    (net /CHS_GND
      (pins C9-1 J2-S2 J2-S1)
    )
    (net /FET_PWR
      (pins J4-2 Q1-2 Q1-2@1 Q1-2@2 Q1-2@3 Q1-2@4)
    )
    (net /SENS_PWR
      (pins P4-2 P5-1 J6-1)
    )
    (class kicad_default "" /ETH0_LED /ETH0_RX+ "/ETH0_RX-" /ETH0_TX+ "/ETH0_TX-"
      /LED_DATA1 /LED_DATA1_3V /LED_DATA2 /LED_DATA2_3V /LED_DATA3 /LED_DATA3_3V
      /LED_FET_3V /LED_FET_5V /Omega_RX /Omega_TX /SPI_CLK /SPI_CS1 /SPI_MISO
      /SPI_MOSI /USB+ "/USB-" /WLAN_LED "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C8-Pad1)"
      "Net-(C9-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad3)" "Net-(D2-Pad1)" "Net-(D2-Pad2)"
      "Net-(J2-Pad12)" "Net-(J2-Pad9)" "Net-(J4-Pad2)" "Net-(J6-Pad1)" "Net-(J6-Pad2)"
      "Net-(J6-Pad3)" "Net-(MH1-Pad1)" "Net-(MH2-Pad1)" "Net-(MH3-Pad1)" "Net-(MH4-Pad1)"
      "Net-(P1-Pad2)" "Net-(P1-Pad3)" "Net-(P1-Pad6)" "Net-(R1-Pad1)" "Net-(R2-Pad1)"
      "Net-(R9-Pad2)" "Net-(U1-PadA1)" "Net-(U1-PadA12)" "Net-(U1-PadA13)"
      "Net-(U1-PadA2)" "Net-(U1-PadA3)" "Net-(U1-PadA4)" "Net-(U1-PadA5)"
      "Net-(U1-PadA6)" "Net-(U1-PadB10)" "Net-(U1-PadB11)" "Net-(U1-PadB12)"
      "Net-(U1-PadB15)" "Net-(U1-PadB16)" "Net-(U1-PadB17)" "Net-(U1-PadB18)"
      "Net-(U1-PadB19)" "Net-(U1-PadB20)" "Net-(U1-PadB21)" "Net-(U1-PadB22)"
      "Net-(U1-PadB7)" "Net-(U1-PadB8)" "Net-(U1-PadB9)" "Net-(U1-PadC10)"
      "Net-(U1-PadC11)" "Net-(U1-PadC12)" "Net-(U1-PadC13)" "Net-(U1-PadC14)"
      "Net-(U1-PadC15)" "Net-(U1-PadC16)" "Net-(U1-PadC19)" "Net-(U1-PadC2)"
      "Net-(U1-PadC20)" "Net-(U1-PadC21)" "Net-(U1-PadC9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +24V +3V3 +5V /CHS_GND GND
      (circuit
        (use_via Via[0-1]_1000:600_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class PowerFET /FET_PWR
      (circuit
        (use_via Via[0-1]_1000:600_um)
      )
      (rule
        (width 5000)
        (clearance 200.1)
      )
    )
    (class PowerSmall /SENS_PWR
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 150.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 5000  92750 -81350  96150 -81350)(net /FET_PWR)(type protect))
    (wire (path F.Cu 5000  99910 -77590  99910 -70250)(net /FET_PWR)(type protect))
    (wire (path F.Cu 5000  96150 -81350  99910 -77590)(net /FET_PWR)(type protect))
  )
)
