
======================================================================
   DARION LOGIC SIM - COMPREHENSIVE TEST SUITE
======================================================================
System: Windows 11 | Python 3.13.12
Initial RAM: 32.12 MB
----------------------------------------------------------------------

======================================================================
  PART 1: UNIT TESTS
======================================================================

  [Gate Construction]
    [PASS] All 7 gate types constructed
    [PASS] Variable has inputlimit=1
    [PASS] Probe has inputlimit=1
    [PASS] AND gate has default inputlimit=2
    [PASS] AND gate has 2 source slots
    [PASS] Gate starts with UNKNOWN output

  [Gate Logic (All 7 Types)]
    [PASS] NOT(1) = 0
    [PASS] NOT(0) = 1
    [PASS] AND(1,1) = 1
    [PASS] AND(1,0) = 0
    [PASS] NAND(1,1) = 0
    [PASS] NAND(1,0) = 1
    [PASS] OR(0,0) = 0
    [PASS] OR(1,0) = 1
    [PASS] NOR(0,0) = 1
    [PASS] NOR(1,0) = 0
    [PASS] XOR(1,0) = 1
    [PASS] XOR(1,1) = 0
    [PASS] XNOR(1,1) = 1
    [PASS] XNOR(1,0) = 0

  [Profile Operations (add/remove/hide/reveal/update/burn)]
    [PASS] Profile created on connect
    [PASS] Target registered in source.targets
    [PASS] Profile.target is correct
    [PASS] Profile.source is correct

  [Book Tracking (input counting)]
    [PASS] Book tracks 1 HIGH input
    [PASS] Book tracks 1 LOW input
    [PASS] Book updates on signal change

  [Connection Mechanics]
    [PASS] Source slot starts as Nothing
    [PASS] Source slot filled after connect
    [PASS] Gate added to source's targets dict

  [Disconnection Mechanics]
    [PASS] Connected before disconnect
    [PASS] Source cleared after disconnect
    [PASS] Gate removed from source's targets

  [Variable Operations]
    [PASS] Variable sources is int (not list)
    [PASS] Variable output after toggle HIGH
    [PASS] Variable output after toggle LOW

  [Probe Operations]
    [PASS] Probe follows source (HIGH)
    [PASS] Probe follows source (LOW)

  [InputPin/OutputPin Operations]
    [PASS] InputPin follows source
    [PASS] OutputPin follows source (NOT(1)=0)

  [setlimits (change input count)]
    [PASS] Default AND has 2 inputs
    [PASS] setlimits(4) returns True
    [PASS] Input limit increased to 4
    [PASS] Sources list expanded
    [PASS] setlimits(2) returns True
    [PASS] Input limit decreased to 2

======================================================================
  PART 2: CIRCUIT OPERATIONS
======================================================================

  [Circuit Management]
    [PASS] getcomponent returns gate
    [PASS] Gate added to canvas
    [PASS] Gate added to objlist
    [PASS] clearcircuit empties canvas
    [PASS] clearcircuit empties varlist

  [Signal Propagation (SIMULATE mode)]
    [PASS] 3 NOTs: HIGH -> LOW
    [PASS] 3 NOTs: LOW -> HIGH

  [Signal Propagation (FLIPFLOP mode)]
    [PASS] SR Latch: SET makes Q=1
    [PASS] SR Latch: RESET makes Q=0

  [Error Propagation]
    [PASS] XOR feedback causes ERROR

  [Hide/Reveal Operations]
    [PASS] Hidden gate removed from canvas
    [PASS] Hidden gate removed from source targets
    [PASS] Revealed gate back in canvas
    [PASS] Revealed gate back in source targets

  [Circuit Reset]
    [PASS] NOT(1) = 0 before reset
    [PASS] Mode is DESIGN after reset
    [PASS] Output is UNKNOWN after reset

======================================================================
  PART 3: EVENT MANAGER (UNDO/REDO)
======================================================================

  [Undo: Add Component]
    [PASS] Gate added to canvas
    [PASS] Undo removes gate from canvas

  [Undo: Delete Component]
    [PASS] Gate hidden from canvas
    [PASS] Undo restores gate to canvas

  [Undo: Connect]
    [PASS] Connected
    [PASS] Undo disconnects

  [Undo: Disconnect]
    [PASS] Disconnected
    [PASS] Undo reconnects

  [Undo: Toggle Variable]
    [PASS] Variable set to HIGH
    [PASS] Undo reverts to LOW

  [Undo: setlimits]
    [PASS] Limit increased to 4
    [PASS] Undo reverts limit to 2

  [Redo Operations]
    [PASS] Undo removes gate
    [PASS] Redo restores gate

======================================================================
  PART 4: IC (INTEGRATED CIRCUIT)
======================================================================

  [IC Creation]
    [PASS] IC created
    [PASS] IC is instance of IC class
    [PASS] IC added to iclist

  [IC Connections (InputPin/OutputPin)]
    [PASS] IC internal NOT inverts signal

  [IC Hide/Reveal]
    [PASS] IC.hide() disconnects input pins from sources
    [PASS] IC.reveal() reconnects input pins

======================================================================
  PART 5: SERIALIZATION (SAVE/LOAD)
======================================================================

  [Save/Load Circuit]
    [PASS] Circuit saved to file
    [PASS] Loaded circuit has 2 components
    [PASS] Loaded circuit has 1 variable

  [Save/Load IC]
    [PASS] IC saved to file
    [PASS] IC loaded from file
    [PASS] IC has 1 input pin
    [PASS] IC has 1 output pin

  [Copy/Paste Operations]
    [PASS] Paste adds new component
    [PASS] Paste returns new item codes

======================================================================
  PART 6: TRUTH TABLE
======================================================================

  [Truth Table Generation]
    [PASS] Truth table generated
    [PASS] Output contains 'Truth Table'
    [PASS] Truth table shows TRUE output

======================================================================
  PART 7: PERFORMANCE BENCHMARKS
======================================================================

  [Marathon: 100,000 NOT Gates (Serial Latency)]
    Time: 13.8492 ms | Latency: 138.49 ns/gate
    [PASS] Output correct (T)

  [Avalanche: 18 Layers (262,143 Gates)]
    Time: 77.3054 ms | Rate: 3,391,005 events/sec
    [PASS] Avalanche completed

  [Gridlock: 250x250 Mesh (62,500 Gates)]
    Time: 23.1399 ms
    [PASS] Signal reached corner

  [Echo Chamber: 10,000 SR Latches (FLIPFLOP mode)]
    Time: 5.2026 ms
    [PASS] All latches set correctly

  [Black Hole: 100,000 Inputs -> 1 AND Gate]
    Time: 0.0018 ms
    [PASS] AND gate output is HIGH

  [Paradox: XOR Feedback Loop (Oscillation Test)]
    Time: 0.0042 ms (Engine halted safely)
    [PASS] XOR burns to ERROR state

  [Warehouse: 500,000 Disconnected NOT Gates (Memory Test)]
    Baseline RAM: 45.87 MB
    Allocated: 239.53 MB | 502.33 Bytes/Gate
    Post-Cleanup: -1.22 MB difference
    [PASS] Memory returned to baseline (no major leak)

======================================================================
  FINAL SUMMARY
======================================================================

  Total Tests: 102
  Passed: 102 (100.0%)
  Failed: 0

  ------------------------------------------------------------
  PERFORMANCE RESULTS
  ------------------------------------------------------------
  Marathon (Serial):    13.85 ms | 138.49 ns/gate
  Avalanche (Fanout):   77.31 ms | 3,391,005 events/sec
  Gridlock (Mesh):      23.14 ms | 62,500 gates
  Echo Chamber (FF):    5.20 ms | 10,000 latches
  Black Hole (Fan-in):  0.0018 ms | 100,000 inputs
  Paradox (Loop):       0.0042 ms | Burn detection
  Warehouse (Memory):   239.5 MB | 502.3 Bytes/Gate
  ------------------------------------------------------------

  ==================================================
  [SUCCESS] ALL TESTS PASSED
  ==================================================
