// Seed: 573683104
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output wor void id_2
);
  logic [7:0] id_5;
  wand id_6;
  final id_5[-1] <= -1'b0;
  wire id_7;
  wire id_8;
  assign id_5[1][1] = id_8;
  assign id_4 = id_6;
  always id_0 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_6 = 0;
  assign id_0 = id_5;
endmodule
