{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476516464900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476516464900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 15:27:44 2016 " "Processing started: Sat Oct 15 15:27:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476516464900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476516464900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CPU -c CPU --generate_functional_sim_netlist " "Command: quartus_map CPU -c CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476516464900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476516465150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk key_scan.v(5) " "Verilog HDL Declaration information at key_scan.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "key_scan/key_scan.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_scan.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file key_scan/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan/key_scan.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "key_in.v(52) " "Verilog HDL Event Control warning at key_in.v(52): Event Control contains a complex event expression" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 52 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan/key_in.v 1 1 " "Found 1 design units, including 1 entities, in source file key_scan/key_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_in " "Found entity 1: key_in" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file waitaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 waitAclock " "Found entity 1: waitAclock" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemA " "Found entity 1: systemA" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram/myram_256_8.v 1 1 " "Found 1 design units, including 1 entities, in source file myram/myram_256_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram_256_8 " "Found entity 1: myram_256_8" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit/instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit/instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag/Flag.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "ALU/alu8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom/myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom/myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom/myrom.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "IO_PORT/IO_PORT.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/reg4_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4_8/reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "reg4_8/reg4_8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_mux2_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_mux2_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2_4_8-SYN " "Found design unit 1: lpm_mux2_4_8-SYN" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2_4_8 " "Found entity 1: lpm_mux2_4_8" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_dff_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_dff_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_8_en-SYN " "Found design unit 1: lpm_dff_8_en-SYN" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_8_en " "Found entity 1: lpm_dff_8_en" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_decode2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_decode2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2_4-SYN " "Found design unit 1: lpm_decode2_4-SYN" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2_4 " "Found entity 1: lpm_decode2_4" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465713 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "myALU myALU.v(1) " "Verilog Module Declaration warning at myALU.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"myALU\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516465713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALU " "Found entity 1: myALU" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systemb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemB " "Found entity 1: systemB" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_hold.v 1 1 " "Found 1 design units, including 1 entities, in source file io_hold.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_hold " "Found entity 1: IO_hold" {  } { { "IO_hold.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_hold.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nixiescan.v 1 1 " "Found 1 design units, including 1 entities, in source file nixiescan.v" { { "Info" "ISGN_ENTITY_NAME" "1 NixieScan " "Found entity 1: NixieScan" {  } { { "NixieScan.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/NixieScan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translator.v 1 1 " "Found 1 design units, including 1 entities, in source file translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Translator " "Found entity 1: Translator" {  } { { "Translator.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Translator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systemc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemC " "Found entity 1: systemC" {  } { { "systemC.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516465760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemC " "Elaborating entity \"systemC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476516465807 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "systemC.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 1392 1352 1384 1424 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1476516465822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlunit ctrlunit:inst3 " "Elaborating entity \"ctrlunit\" for hierarchy \"ctrlunit:inst3\"" {  } { { "systemC.bdf" "inst3" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 520 512 696 728 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465838 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(28) " "Inferred latch for \"WrFlag\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(28) " "Inferred latch for \"RegDes\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(28) " "Inferred latch for \"MemToReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(28) " "Inferred latch for \"WriteReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(28) " "Inferred latch for \"WriteMem\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(28) " "Inferred latch for \"ALUSRCB\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465854 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465869 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465869 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[3\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465869 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(28) " "Inferred latch for \"branch\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465869 "|systemC|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(28) " "Inferred latch for \"jump\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465869 "|systemC|ctrlunit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU myALU:inst " "Elaborating entity \"myALU\" for hierarchy \"myALU:inst\"" {  } { { "systemC.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 720 1408 1632 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(24) " "Verilog HDL assignment warning at myALU.v(24): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516465885 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(28) " "Verilog HDL assignment warning at myALU.v(28): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516465885 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myALU.v(44) " "Verilog HDL assignment warning at myALU.v(44): truncated value with size 32 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516465885 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(58) " "Verilog HDL assignment warning at myALU.v(58): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516465885 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(62) " "Verilog HDL assignment warning at myALU.v(62): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RESULT myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"RESULT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out myALU.v(17) " "Inferred latch for \"carry_out\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] myALU.v(17) " "Inferred latch for \"RESULT\[0\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] myALU.v(17) " "Inferred latch for \"RESULT\[1\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465900 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] myALU.v(17) " "Inferred latch for \"RESULT\[2\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465916 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] myALU.v(17) " "Inferred latch for \"RESULT\[3\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465932 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] myALU.v(17) " "Inferred latch for \"RESULT\[4\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465932 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] myALU.v(17) " "Inferred latch for \"RESULT\[5\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465932 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] myALU.v(17) " "Inferred latch for \"RESULT\[6\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465932 "|systemC|myALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] myALU.v(17) " "Inferred latch for \"RESULT\[7\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516465932 "|systemC|myALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst6 " "Elaborating entity \"Flag\" for hierarchy \"Flag:inst6\"" {  } { { "systemC.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 776 872 1040 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4_8 reg4_8:inst14 " "Elaborating entity \"reg4_8\" for hierarchy \"reg4_8:inst14\"" {  } { { "systemC.bdf" "inst14" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 552 1056 1208 712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2_4_8 reg4_8:inst14\|lpm_mux2_4_8:inst1 " "Elaborating entity \"lpm_mux2_4_8\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\"" {  } { { "reg4_8/reg4_8.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 352 240 376 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "lpm_mux_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516465979 ""}  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516465979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_vmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Elaborating entity \"mux_vmc\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_8_en reg4_8:inst14\|lpm_dff_8_en:inst6 " "Elaborating entity \"lpm_dff_8_en\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\"" {  } { { "reg4_8/reg4_8.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 64 0 144 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "lpm_ff_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""}  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2_4 reg4_8:inst14\|lpm_decode2_4:inst " "Elaborating entity \"lpm_decode2_4\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\"" {  } { { "reg4_8/reg4_8.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 304 -224 -96 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "lpm_decode_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466135 ""}  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uqf " "Found entity 1: decode_uqf" {  } { { "db/decode_uqf.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_uqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uqf reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated " "Elaborating entity \"decode_uqf\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst11 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst11\"" {  } { { "systemC.bdf" "inst11" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 560 1376 1512 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466260 ""}  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PORT IO_PORT:inst5 " "Elaborating entity \"IO_PORT\" for hierarchy \"IO_PORT:inst5\"" {  } { { "systemC.bdf" "inst5" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 328 1360 1520 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8_1 IO_PORT:inst5\|lpm_mux8_1:inst33 " "Elaborating entity \"lpm_mux8_1\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst33" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { -48 216 352 128 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "IO_PORT/lpm_mux8_1.tdf" "lpm_mux_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466385 ""}  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_4nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 IO_PORT:inst5\|lpm_bustri0:inst " "Elaborating entity \"lpm_bustri0\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { 96 656 776 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "IO_PORT/lpm_bustri0.tdf" "lpm_bustri_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""}  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3_8 IO_PORT:inst5\|lpm_decode3_8:inst15 " "Elaborating entity \"lpm_decode3_8\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst15" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { 256 288 416 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\"" {  } { { "IO_PORT/lpm_decode3_8.tdf" "lpm_decode_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\"" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466510 ""}  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3rf " "Found entity 1: decode_3rf" {  } { { "db/decode_3rf.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_3rf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3rf IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated " "Elaborating entity \"decode_3rf\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst25 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst25\"" {  } { { "systemC.bdf" "inst25" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 1016 1680 1800 1072 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:inst24 " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:inst24\"" {  } { { "systemC.bdf" "inst24" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 984 1328 1528 1224 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_scan.v(45) " "Verilog HDL assignment warning at key_scan.v(45): truncated value with size 32 to match size of target (16)" {  } { { "key_scan/key_scan.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_scan.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_scan.v(49) " "Verilog HDL assignment warning at key_scan.v(49): truncated value with size 32 to match size of target (16)" {  } { { "key_scan/key_scan.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_scan.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_in key_scan:inst24\|key_in:keyboard_in " "Elaborating entity \"key_in\" for hierarchy \"key_scan:inst24\|key_in:keyboard_in\"" {  } { { "key_scan/key_scan.v" "keyboard_in" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_scan.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key_in.v(38) " "Verilog HDL assignment warning at key_in.v(38): truncated value with size 32 to match size of target (5)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(69) " "Verilog HDL assignment warning at key_in.v(69): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(70) " "Verilog HDL assignment warning at key_in.v(70): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(71) " "Verilog HDL assignment warning at key_in.v(71): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(72) " "Verilog HDL assignment warning at key_in.v(72): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(73) " "Verilog HDL assignment warning at key_in.v(73): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(74) " "Verilog HDL assignment warning at key_in.v(74): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(75) " "Verilog HDL assignment warning at key_in.v(75): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(76) " "Verilog HDL assignment warning at key_in.v(76): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(77) " "Verilog HDL assignment warning at key_in.v(77): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(78) " "Verilog HDL assignment warning at key_in.v(78): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(81) " "Verilog HDL assignment warning at key_in.v(81): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(83) " "Verilog HDL assignment warning at key_in.v(83): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466619 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(85) " "Verilog HDL assignment warning at key_in.v(85): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466635 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(87) " "Verilog HDL assignment warning at key_in.v(87): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466635 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(89) " "Verilog HDL assignment warning at key_in.v(89): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466635 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_in.v(93) " "Verilog HDL assignment warning at key_in.v(93): truncated value with size 32 to match size of target (2)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466650 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_in.v(97) " "Verilog HDL assignment warning at key_in.v(97): truncated value with size 32 to match size of target (4)" {  } { { "key_scan/key_in.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/key_scan/key_in.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466650 "|systemC|key_scan:inst24|key_in:keyboard_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst15 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst15\"" {  } { { "systemC.bdf" "inst15" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 1128 920 1088 1208 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram_256_8 myram_256_8:inst16 " "Elaborating entity \"myram_256_8\" for hierarchy \"myram_256_8:inst16\"" {  } { { "systemC.bdf" "inst16" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 208 1256 1432 320 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram_256_8:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466729 ""}  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_256_16 lpm_rom_256_16:inst18 " "Elaborating entity \"lpm_rom_256_16\" for hierarchy \"lpm_rom_256_16:inst18\"" {  } { { "systemC.bdf" "inst18" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 352 728 912 432 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemC.hex " "Parameter \"init_file\" = \"systemC.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466838 ""}  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q641 " "Found entity 1: altsyncram_q641" {  } { { "db/altsyncram_q641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_q641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516466932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516466932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q641 lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_q641:auto_generated " "Elaborating entity \"altsyncram_q641\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_q641:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrconunit instrconunit:inst1 " "Elaborating entity \"instrconunit\" for hierarchy \"instrconunit:inst1\"" {  } { { "systemC.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 408 1056 1200 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(19) " "Verilog HDL assignment warning at instrconunit.v(19): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466963 "|systemC|instrconunit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(29) " "Verilog HDL assignment warning at instrconunit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466963 "|systemC|instrconunit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitAclock waitAclock:inst22 " "Elaborating entity \"waitAclock\" for hierarchy \"waitAclock:inst22\"" {  } { { "systemC.bdf" "inst22" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 440 768 936 520 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 waitAclock.v(21) " "Verilog HDL assignment warning at waitAclock.v(21): truncated value with size 32 to match size of target (2)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516466963 "|systemC|waitAclock:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out waitAclock.v(41) " "Verilog HDL Always Construct warning at waitAclock.v(41): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516466963 "|systemC|waitAclock:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out waitAclock.v(47) " "Inferred latch for \"clk_out\" at waitAclock.v(47)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476516466963 "|systemC|waitAclock:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst20 " "Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst20\"" {  } { { "systemC.bdf" "inst20" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 568 816 952 648 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516466979 ""}  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516466979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mmc " "Found entity 1: mux_mmc" {  } { { "db/mux_mmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_mmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mmc lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated " "Elaborating entity \"mux_mmc\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst2 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst2\"" {  } { { "systemC.bdf" "inst2" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 344 2032 2248 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decoder.v(19) " "Verilog HDL assignment warning at Decoder.v(19): truncated value with size 32 to match size of target (8)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(29) " "Verilog HDL assignment warning at Decoder.v(29): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(30) " "Verilog HDL assignment warning at Decoder.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(31) " "Verilog HDL assignment warning at Decoder.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(32) " "Verilog HDL assignment warning at Decoder.v(32): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_1 Decoder.v(15) " "Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_2 Decoder.v(15) " "Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[7..0\] 0 Decoder.v(13) " "Net \"data_inH_2\[7..0\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476516467072 "|systemC|Decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_hold IO_hold:inst19 " "Elaborating entity \"IO_hold\" for hierarchy \"IO_hold:inst19\"" {  } { { "systemC.bdf" "inst19" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 344 1664 1872 488 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Translator Translator:inst13 " "Elaborating entity \"Translator\" for hierarchy \"Translator:inst13\"" {  } { { "systemC.bdf" "inst13" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 176 2584 2776 256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NixieScan NixieScan:inst8 " "Elaborating entity \"NixieScan\" for hierarchy \"NixieScan:inst8\"" {  } { { "systemC.bdf" "inst8" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemC.bdf" { { 192 2320 2528 336 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467088 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div0\"" {  } { { "Decoder.v" "Div0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Decoder:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Decoder:inst2\|Mult0\"" {  } { { "Decoder.v" "Mult0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div1\"" {  } { { "Decoder.v" "Div1" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Decoder:inst2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Decoder:inst2\|Mult1\"" {  } { { "Decoder.v" "Mult1" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div2\"" {  } { { "Decoder.v" "Div2" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myALU:inst\|Mult0\"" {  } { { "ALU/myALU.v" "Mult0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467244 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1476516467244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div0\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467307 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516467307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Decoder:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467775 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516467775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div1\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516467869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516467869 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516467869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516467979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516467979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516468041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516468041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_mult:Mult1 " "Instantiated megafunction \"Decoder:inst2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468432 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516468432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div2\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516468479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div2 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468479 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516468479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516468557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516468557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516468572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516468572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516468635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516468635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"myALU:inst\|lpm_mult:Mult0\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"myALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476516468963 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476516468963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476516469057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476516469057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476516469510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 15:27:49 2016 " "Processing ended: Sat Oct 15 15:27:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476516469510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476516469510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476516469510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476516469510 ""}
