<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1737878817" />
    <testcase name="IR_tb" classname="IR_tb" file="/home/hong/Workplace/Verilog/Verification_files/IR/IR_tb.py" lineno="6" time="0.0009567737579345703" sim_time_ns="30.001" ratio_time="31356.42021031647" />
  </testsuite>
</testsuites>
