<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/alu/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(39,3-39,20) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U4'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(39,20-39,21) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(40,3-40,20) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U8'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(40,20-40,21) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(41,3-41,22) (VERI-1158) use of undefined macro 'ALUB_SRCX_U8_REG_B'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(41,22-41,23) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(42,3-42,22) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U4_0'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(42,22-42,23) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(43,3-43,20) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U6'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(43,20-43,21) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(44,3-44,22) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U6_0'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(44,22-44,23) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(45,3-45,18) (VERI-1158) use of undefined macro 'ALUB_SRCX_ZERO'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(45,18-45,19) (VERI-1137) syntax error near ':'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(3,1-50,10) (VERI-1072) module 'aluBMux' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(45,14-45,31) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U4'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(45,31-45,32) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(51,14-51,31) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U8'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(51,31-51,32) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(57,14-57,33) (VERI-1158) use of undefined macro 'ALUB_SRCX_U8_REG_B'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(57,33-57,34) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(63,14-63,33) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U4_0'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(63,33-63,34) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(69,14-69,31) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U6'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(69,31-69,32) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(75,14-75,33) (VERI-1158) use of undefined macro 'ALUB_SRCX_ARG_U6_0'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(75,33-75,34) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(81,14-81,29) (VERI-1158) use of undefined macro 'ALUB_SRCX_ZERO'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(81,29-81,30) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(33,9-88,4) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v(5,1-90,10) (VERI-1072) module 'aluBMuxTests' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/test/aluBMuxTests.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(27,3-27,19) (VERI-1158) use of undefined macro 'ALUA_CONSTX_ONE'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(27,19-27,20) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(28,3-28,19) (VERI-1158) use of undefined macro 'ALUA_CONSTX_TWO'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(28,19-28,20) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(29,3-29,25) (VERI-1158) use of undefined macro 'ALUA_CONSTX_MINUS_ONE'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(29,25-29,26) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(30,3-30,25) (VERI-1158) use of undefined macro 'ALUA_CONSTX_MINUS_TWO'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(30,25-30,26) (VERI-1137) syntax error near ':'
ERROR - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(3,1-38,10) (VERI-1072) module 'incrementer' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v(3,8-3,17) (VERI-1018) compiling module 'alu_tests'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v(3,1-84,10) (VERI-9000) elaborating module 'alu_tests'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/alu.v(1,1-123,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(5,8-5,21) (VERI-1018) compiling module 'aluBlockTests'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v(5,1-86,10) (VERI-9000) elaborating module 'aluBlockTests'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v(4,1-55,10) (VERI-9000) elaborating module 'aluBlock_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/alu.v(1,1-123,10) (VERI-9000) elaborating module 'alu_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(5,8-5,24) (VERI-1018) compiling module 'incrementerTests'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(17,1-23,3) (VERI-1063) instantiating unknown module 'incrementer'
INFO - C:/Users/Duncan/git/ForthCPU/alu/test/incrementerTests.v(5,1-70,10) (VERI-9000) elaborating module 'incrementerTests'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(11,8-11,15) (VERI-1018) compiling module 'fullALU'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(37,1-45,3) (VERI-1063) instantiating unknown module 'aluBMux'
WARNING - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(60,1-66,3) (VERI-1063) instantiating unknown module 'incrementer'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(11,1-69,10) (VERI-9000) elaborating module 'fullALU'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v(4,1-55,10) (VERI-9000) elaborating module 'aluBlock_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/alu.v(1,1-123,10) (VERI-9000) elaborating module 'alu_uniq_3'
Done: design load finished with (21) errors, and (22) warnings

</PRE></BODY></HTML>