{
  "design": {
    "design_info": {
      "boundary_crc": "0xA6DF314632C14158",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../red_pitaya_tx.gen/sources_1/bd/dut_tx",
      "name": "dut_tx",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "full_tx_ip_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "axis_data_fifo_0": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dut_tx_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "new_frame_in_0": {
        "direction": "I"
      },
      "data_out_0": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "valid_out_0": {
        "direction": "O"
      },
      "s_axis_tdata_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "s_axis_tlast_0": {
        "direction": "I"
      },
      "s_axis_tvalid_0": {
        "direction": "I"
      },
      "s_axis_tready_0": {
        "direction": "O"
      },
      "reg0_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "reg1_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "reg2_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "reg3_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "clk_100": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_12_5": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12500000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "225.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "full_tx_ip_0": {
        "vlnv": "user.org:ip:full_tx_ip:2.0",
        "ip_revision": "1000000",
        "xci_name": "dut_tx_full_tx_ip_0_2",
        "xci_path": "ip/dut_tx_full_tx_ip_0_2/dut_tx_full_tx_ip_0_2.xci",
        "inst_hier_path": "full_tx_ip_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "dut_tx_clk_wiz_0",
        "xci_path": "ip/dut_tx_clk_wiz_0/dut_tx_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "200.764"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "12.5"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "225"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_12_5"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "80"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "225.000"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_DYN_PHASE_SHIFT": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "dut_tx_rst_clk_wiz_100M_0",
        "xci_path": "ip/dut_tx_rst_clk_wiz_100M_0/dut_tx_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "11",
        "xci_name": "dut_tx_axis_data_fifo_0_0",
        "xci_path": "ip/dut_tx_axis_data_fifo_0_0/dut_tx_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "axis_data_fifo_0_m_axis_tdata": {
        "ports": [
          "axis_data_fifo_0/m_axis_tdata",
          "full_tx_ip_0/data_in"
        ]
      },
      "axis_data_fifo_0_m_axis_tlast": {
        "ports": [
          "axis_data_fifo_0/m_axis_tlast",
          "full_tx_ip_0/last_frame"
        ]
      },
      "axis_data_fifo_0_m_axis_tvalid": {
        "ports": [
          "axis_data_fifo_0/m_axis_tvalid",
          "full_tx_ip_0/valid_in"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "axis_data_fifo_0/s_axis_tready",
          "s_axis_tready_0"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "sys_clk",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_100": {
        "ports": [
          "clk_wiz/clk_100",
          "full_tx_ip_0/IPCORE_CLK",
          "clk_100",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_clk_12_5": {
        "ports": [
          "clk_wiz/clk_12_5",
          "axis_data_fifo_0/s_axis_aclk",
          "clk_12_5"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "full_tx_ip_0_data_out": {
        "ports": [
          "full_tx_ip_0/data_out",
          "data_out_0"
        ]
      },
      "full_tx_ip_0_ready": {
        "ports": [
          "full_tx_ip_0/ready",
          "axis_data_fifo_0/m_axis_tready"
        ]
      },
      "full_tx_ip_0_valid_out": {
        "ports": [
          "full_tx_ip_0/valid_out",
          "valid_out_0"
        ]
      },
      "new_frame_in_0_1": {
        "ports": [
          "new_frame_in_0",
          "full_tx_ip_0/new_frame_in"
        ]
      },
      "reg0_0_1": {
        "ports": [
          "reg0_0",
          "full_tx_ip_0/reg0"
        ]
      },
      "reg1_0_1": {
        "ports": [
          "reg1_0",
          "full_tx_ip_0/reg1"
        ]
      },
      "reg2_0_1": {
        "ports": [
          "reg2_0",
          "full_tx_ip_0/reg2"
        ]
      },
      "reg3_0_1": {
        "ports": [
          "reg3_0",
          "full_tx_ip_0/reg3"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "rst",
          "rst_clk_wiz_100M/ext_reset_in",
          "clk_wiz/resetn"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "full_tx_ip_0/IPCORE_RESETN",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      },
      "s_axis_tdata_0_1": {
        "ports": [
          "s_axis_tdata_0",
          "axis_data_fifo_0/s_axis_tdata"
        ]
      },
      "s_axis_tlast_0_1": {
        "ports": [
          "s_axis_tlast_0",
          "axis_data_fifo_0/s_axis_tlast"
        ]
      },
      "s_axis_tvalid_0_1": {
        "ports": [
          "s_axis_tvalid_0",
          "axis_data_fifo_0/s_axis_tvalid"
        ]
      }
    }
  }
}