Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		6	4		#r107
f1_0_stencil$d_reg__U11		6	5		#r108
f1_0_stencil$d_reg__U12		4	5		#r109
f1_0_stencil$d_reg__U13		3	6		#r110
f1_0_stencil$d_reg__U2		5	4		#r111
f1_0_stencil$d_reg__U3		5	5		#r112
f1_0_stencil$d_reg__U4		7	5		#r113
f1_0_stencil$d_reg__U5		8	5		#r114
f1_0_stencil$d_reg__U6		7	3		#r115
f1_0_stencil$d_reg__U7		6	3		#r116
f1_0_stencil$d_reg__U8		6	6		#r117
f1_0_stencil$d_reg__U9		8	6		#r118
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		7	4		#m29
f1_temp_stencil$d_reg__U16		6	9		#r101
f1_temp_stencil$d_reg__U17		7	10		#r102
f1_temp_stencil$d_reg__U18		8	11		#r103
f1_temp_stencil$d_reg__U19		9	11		#r104
f1_temp_stencil$d_reg__U20		9	9		#r105
f1_temp_stencil$d_reg__U21		8	9		#r106
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		7	9		#m64
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		7	8		#m63
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		3	5		#m44
f2_temp_stencil$d_reg__U28		4	8		#r89
f2_temp_stencil$d_reg__U29		5	8		#r90
f2_temp_stencil$d_reg__U30		5	6		#r91
f2_temp_stencil$d_reg__U31		4	6		#r92
f2_temp_stencil$d_reg__U32		2	9		#r93
f2_temp_stencil$d_reg__U33		2	11		#r94
f2_temp_stencil$d_reg__U34		3	10		#r95
f2_temp_stencil$d_reg__U35		3	9		#r96
f2_temp_stencil$d_reg__U36		1	8		#r97
f2_temp_stencil$d_reg__U37		1	7		#r98
f2_temp_stencil$d_reg__U38		3	7		#r99
f2_temp_stencil$d_reg__U39		4	7		#r100
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		3	8		#m45
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	3		#m80
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		3	6		#m61
hw_input_global_wrapper_stencil$d_reg__U46		11	2		#r83
hw_input_global_wrapper_stencil$d_reg__U47		11	1		#r84
hw_input_global_wrapper_stencil$d_reg__U48		8	2		#r85
hw_input_global_wrapper_stencil$d_reg__U49		9	3		#r86
hw_input_global_wrapper_stencil$d_reg__U50		5	1		#r87
hw_input_global_wrapper_stencil$d_reg__U51		3	1		#r88
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	2		#m14
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I13
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I82
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140653200703184_i140653198296848		1	2		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653199602000_i140653198974544		2	1		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653208347664_i140653198974544		5	2		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653208393808_i140653215518544		10	1		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653208395152_i140653205386960		9	1		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653211298192_i140653215518544		4	2		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653211298448_i140653215518544		2	2		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653211301968_i140653198974544		10	2		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653211302544_i140653198974544		8	1		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653212773328_i140653198974544		9	2		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653215525968_i140653198974544		8	3		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653218622224_i140653198974544		6	2		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653218622480_i140653215518544		8	2		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140653219090768_i140653198974544		4	1		#p24
op_hcompute_f0_up_stencil$inner_compute$i140653209135376_i140653205386960		6	4		#p81
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140653206701392_i140653198296848		6	6		#p10
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193111056_i140653198974544		4	6		#p41
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193135184_i140653198974544		8	5		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193136592_i140653198974544		9	6		#p37
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193162896_i140653198974544		6	5		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193163792_i140653198974544		9	3		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193166352_i140653215518544		8	4		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193166800_i140653205386960		9	4		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193179472_i140653198974544		10	5		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193179856_i140653215518544		8	6		#p40
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193179920_i140653198974544		5	4		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193180112_i140653215518544		5	6		#p42
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193180880_i140653215518544		9	5		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140653193734352_i140653198974544		8	7		#p39
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140653191279056_i140653198296848		9	9		#p6
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189911760_i140653198974544		8	10		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189912976_i140653215518544		6	10		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189913360_i140653205386960		6	11		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189913680_i140653198974544		8	11		#p70
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189914192_i140653198974544		10	11		#p71
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189935184_i140653215518544		10	10		#p75
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189935312_i140653215518544		8	9		#p77
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653189935440_i140653215518544		9	11		#p73
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653190290512_i140653198974544		10	9		#p74
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653190291408_i140653198974544		8	8		#p76
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653190350032_i140653198974544		9	12		#p72
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653190352784_i140653198974544		5	11		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140653190369040_i140653198974544		9	10		#p65
op_hcompute_f1_up_stencil_1$inner_compute$i140653187696848_i140653205386960		4	7		#p62
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140653185778192_i140653198296848		6	9		#p8
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184677712_i140653198974544		5	7		#p57
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184677776_i140653198974544		2	7		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184768016_i140653198974544		5	5		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184768336_i140653215518544		4	5		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184768720_i140653205386960		1	7		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184769040_i140653198974544		1	9		#p51
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184769552_i140653198974544		2	10		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184784336_i140653198974544		4	8		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184786320_i140653198974544		4	9		#p53
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184839760_i140653215518544		2	8		#p56
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184839824_i140653215518544		5	8		#p58
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184839952_i140653215518544		2	9		#p54
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140653184922128_i140653198974544		1	8		#p47
op_hcompute_h0_0_stencil$inner_compute$i140653182657296_i140653212697616		6	3		#p79
op_hcompute_h1_0_stencil$inner_compute$i140653181736016_i140653212697616		2	6		#p60
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		7	1		#m3
op_hcompute_l0_0_stencil$inner_compute$i140653179117840_i140653203473552		5	3		#p28
op_hcompute_l0_0_stencil$inner_compute$i140653179119696_i140653198296848		4	3		#p11
op_hcompute_l0_up_stencil$inner_compute$i140653178523472_i140653203473552		6	7		#p78
op_hcompute_l0_up_stencil$inner_compute$i140653179534416_i140653198296848		6	8		#p5
op_hcompute_l1_0_stencil$inner_compute$i140653177317200_i140653198296848		2	4		#p9
op_hcompute_l1_0_stencil$inner_compute$i140653177343056_i140653203473552		2	5		#p43
op_hcompute_l1_up_stencil$inner_compute$i140653176214736_i140653198296848		5	10		#p7
op_hcompute_l1_up_stencil$inner_compute$i140653176713424_i140653203473552		5	9		#p59
reset		2	0		#i0
