OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer Metal2 -top_routing_layer Metal5 -via_in_pin_bottom_layer Metal1 -via_in_pin_top_layer Metal1 -disable_via_gen -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0140] SpacingRange unsupported.

Units:                2000
Number of layers:     11
Number of macros:     230
Number of vias:       60
Number of viarulegen: 18

[INFO DRT-0150] Reading design.

Design:                   uart
Die area:                 ( 0 0 ) ( 860000 860000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     2124
Number of terminals:      44
Number of snets:          2
Number of nets:           354

[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/busy
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/frame_error
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tdata[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tready
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/m_axis_tvalid
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/overrun_error
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/prescale[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/rst
[WARNING DRT-0419] No routing tracks pass through the center of Term uart_rx_inst/rxd
[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_1_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 69.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 13007.
[INFO DRT-0033] Via1 shape region query size = 2312.
[INFO DRT-0033] Metal2 shape region query size = 1157.
[INFO DRT-0033] Via2 shape region query size = 4624.
[INFO DRT-0033] Metal3 shape region query size = 1233.
[INFO DRT-0033] Via3 shape region query size = 4624.
[INFO DRT-0033] Metal4 shape region query size = 705.
[INFO DRT-0033] Via4 shape region query size = 1392.
[INFO DRT-0033] Metal5 shape region query size = 102.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 201 pins.
[INFO DRT-0081]   Complete 48 unique inst patterns.
[INFO DRT-0084]   Complete 296 groups.
#scanned instances     = 2124
#unique  instances     = 69
#stdCellGenAp          = 3201
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 978
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 935
#instTermValidViaApCnt = 0
#macroGenAp            = 160
#macroValidPlanarAp    = 160
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 119.12 (MB), peak = 119.12 (MB)

Number of guides:     2754

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 51 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 51 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 851.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 751.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 470.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 25.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 11.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 776 vertical wires in 2 frboxes and 1332 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 122 vertical wires in 2 frboxes and 78 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.82 (MB), peak = 128.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.82 (MB), peak = 128.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 129.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 129.14 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 135.89 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 136.61 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 160.05 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:01, memory = 160.05 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:01, memory = 160.05 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:01, memory = 162.64 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:01, memory = 162.64 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:01, memory = 173.71 (MB).
[INFO DRT-0199]   Number of violations = 226.
Viol/Layer      Metal1 Metal2 Metal3
Metal Spacing       12      7      0
Recheck              0    143     21
Short                0     36      7
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 475.09 (MB), peak = 486.86 (MB)
Total wire length = 16948 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6039 um.
Total wire length on LAYER Metal3 = 9463 um.
Total wire length on LAYER Metal4 = 319 um.
Total wire length on LAYER Metal5 = 1126 um.
Total number of vias = 1825.
Up-via summary (total 1825):.

---------------
  Poly2       0
 Metal1     938
 Metal2     833
 Metal3      36
 Metal4      18
---------------
           1825


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 226 violations.
    elapsed time = 00:00:00, memory = 475.09 (MB).
    Completing 20% with 226 violations.
    elapsed time = 00:00:00, memory = 478.70 (MB).
    Completing 30% with 177 violations.
    elapsed time = 00:00:00, memory = 485.40 (MB).
    Completing 40% with 177 violations.
    elapsed time = 00:00:00, memory = 485.40 (MB).
    Completing 50% with 177 violations.
    elapsed time = 00:00:00, memory = 503.15 (MB).
    Completing 60% with 77 violations.
    elapsed time = 00:00:00, memory = 503.15 (MB).
    Completing 70% with 77 violations.
    elapsed time = 00:00:00, memory = 507.53 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:01, memory = 510.11 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:01, memory = 510.11 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 511.65 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer      Metal2 Metal3
Metal Spacing        1     10
Short                6      1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 511.78 (MB), peak = 523.51 (MB)
Total wire length = 16913 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6026 um.
Total wire length on LAYER Metal3 = 9496 um.
Total wire length on LAYER Metal4 = 287 um.
Total wire length on LAYER Metal5 = 1104 um.
Total number of vias = 1808.
Up-via summary (total 1808):.

---------------
  Poly2       0
 Metal1     937
 Metal2     822
 Metal3      31
 Metal4      18
---------------
           1808


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 511.78 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 511.78 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 511.78 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 511.78 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 522.86 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 522.86 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 522.86 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 522.86 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 522.86 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 523.11 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer      Metal2
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 527.11 (MB), peak = 538.84 (MB)
Total wire length = 16855 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5963 um.
Total wire length on LAYER Metal3 = 9514 um.
Total wire length on LAYER Metal4 = 278 um.
Total wire length on LAYER Metal5 = 1098 um.
Total number of vias = 1802.
Up-via summary (total 1802):.

---------------
  Poly2       0
 Metal1     937
 Metal2     819
 Metal3      28
 Metal4      18
---------------
           1802


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 527.11 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 527.11 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 528.66 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 528.66 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 528.91 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 528.91 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 528.91 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 529.43 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 529.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 529.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 529.43 (MB), peak = 541.29 (MB)
Total wire length = 16839 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5923 um.
Total wire length on LAYER Metal3 = 9512 um.
Total wire length on LAYER Metal4 = 305 um.
Total wire length on LAYER Metal5 = 1098 um.
Total number of vias = 1808.
Up-via summary (total 1808):.

---------------
  Poly2       0
 Metal1     937
 Metal2     823
 Metal3      30
 Metal4      18
---------------
           1808


[INFO DRT-0198] Complete detail routing.
Total wire length = 16839 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5923 um.
Total wire length on LAYER Metal3 = 9512 um.
Total wire length on LAYER Metal4 = 305 um.
Total wire length on LAYER Metal5 = 1098 um.
Total number of vias = 1808.
Up-via summary (total 1808):.

---------------
  Poly2       0
 Metal1     937
 Metal2     823
 Metal3      30
 Metal4      18
---------------
           1808


[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 529.43 (MB), peak = 541.29 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:06.16[h:]min:sec. CPU time: user 16.39 sys 0.15 (268%). Peak memory: 554276KB.
