0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.sim/sim_1/impl/timing/xsim/fourBitRegAsync_testbench_time_impl.v,1670327331,verilog,,/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sim_1/new/fourBitRegAsync_testbench.v,,fourBitRegAsync;glbl,,,,,,,,
/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sim_1/new/fourBitRegAsync_testbench.v,1670326959,verilog,,,,fourBitRegAsync_testbench,,,,,,,,
