          0 :                            include "mc146805e.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :                            include "mc6805.inc"
(2)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(2)       0 :
(2)       0 :                    ;;; MC6805
(2)       0 :                    ;;; Condition Code Register (CC)
(2)       0 : =1                 CC_CARRY      equ  %00000001   ; set to 1 if carry occurred
(2)       0 : =2                 CC_ZERO       equ  %00000010   ; set to 1 if result is zero
(2)       0 : =4                 CC_NEGATIVE   equ  %00000100   ; set to 1 if result is negative
(2)       0 : =8                 CC_IRQ        equ  %00001000   ; if 1, IRQ is masked
(2)       0 : =10                CC_HALF_CARRY equ  %00010000   ; if 1, decimal carry from least digit occurred
(2)       0 :
(2)       0 :                    ;;; Internal Register Area
(2)       0 : =0                 PORTA:  equ     $00          ; $00: Port A Data Register
(2)       0 : =1                 PORTB:  equ     $01          ; $01: Port B Data Register
(2)       0 : =4                 DDRA:   equ     $04          ; $04: Port A Data Direction Register
(2)       0 : =5                 DDRB:   equ     $05          ; $05: Port B Data Direction Register
(2)       0 : =8                 TDR:    equ     $08          ; $08: Timer Data Register
(2)       0 : =9                 TCR:    equ     $09          ; $09: Timer Control Register
(2)       0 :
(2)       0 :                    ;;; Port 2 Data Register
(2)       0 :
(2)       0 :                    ;;; Timer Control Register
(2)       0 : =7                 TCR_SCALER_gm:  equ     %00000111 ; Prescaler
(2)       0 : =0                 TCR_DIV1_gc:    equ     %00000000 ; - 1/1
(2)       0 : =1                 TCR_DIV2_gc:    equ     %00000001 ; - 1/2
(2)       0 : =2                 TCR_DIV4_gc:    equ     %00000010 ; - 1/4
(2)       0 : =3                 TCR_DIV8_gc:    equ     %00000011 ; - 1/8
(2)       0 : =4                 TCR_DIV16_gc:   equ     %00000100 ; - 1/16
(2)       0 : =5                 TCR_DIV32_gc:   equ     %00000101 ; - 1/32
(2)       0 : =6                 TCR_DIV64_gc:   equ     %00000110 ; - 1/64
(2)       0 : =7                 TCR_DIV128_gc:  equ     %00000111 ; - 1/128
(2)       0 : =18                TCR_CS_gm:      equ     %00011000 ; Timer clock source
(2)       0 : =0                 TCR_AS_gc:      equ     %00000000 ; - Internal Clock (AS)
(2)       0 : =8                 TCR_AS_AND_gc:  equ     %00001000 ; - Internal Clock (AS) AND TIMER input
(2)       0 : =10                TCR_DISABLE_gc: equ     %00010000 ; - Timer input is disabled
(2)       0 : =18                TCR_TIMER_gc:   equ     %00011000 ; - TIMER input
(2)       0 : =20                TCR_TOF_bm:     equ     %00100000 ; Timer Overflow Flag
(2)       0 : =40                TCR_IM_bm:      equ     %01000000 ; Timer interrupt mask
(2)       0 : =80                TCR_IF_bm:      equ     %10000000 ; Timer interrupt request flag
(1)       0 :                    ;;; MC146805E
(1)       0 :                    ;;; Vector
(1)       0 : =1FFA              VEC_IRQ:        equ     $1FFA  ; $1FFA: Maskable Interrupt Request
(1)       0 : =1FFC              VEC_SWI:        equ     $1FFC  ; $1FFC: Software Interrupt
(1)       0 : =1FFE              VEC_RESET:      equ     $1FFE  ; $1FFE: Reset
          0 :                            cpu     mc146805
          0 :
          0 :                    ;;; MC6850 Asynchronous Communication Interface Adapter
          0 : =17F8              ACIA:   equ     $17F8
          0 :                            include "mc6850.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6850
(1)       0 :                    ;;; Asynchronous Communication Interface Adapter
(1)       0 :
(1)       0 :                    ;;; Control register
(1)       0 : =17F8              ACIA_control:   equ     ACIA+0
(1)       0 :                            ;; Counter Divider Select Bits
(1)       0 : =3                 CDS_gm:         equ     %11    ; Group mask
(1)       0 : =0                 CDS_DIV1_gc:    equ     %00000000 ; /1
(1)       0 : =1                 CDS_DIV16_gc:   equ     %00000001 ; /16
(1)       0 : =2                 CDS_DIV64_gc:   equ     %00000010 ; /64
(1)       0 : =3                 CDS_RESET_gc:   equ     %00000011 ; Master Reset
(1)       0 :                            ;; Word Select Bits
(1)       0 : =1C                WSB_gm:         equ     %00011100 ; Group mask
(1)       0 : =0                 WSB_7E2_gc:     equ     %00000000 ; 7 Bits + Even Parity + 2 Stop Bits
(1)       0 : =4                 WSB_7O2_gc:     equ     %00000100 ; 7 bits + Odd Parity  + 2 Stop Bits
(1)       0 : =8                 WSB_7E1_gc:     equ     %00001000 ; 7 bits + Even Parity + 1 Stop Bits
(1)       0 : =C                 WSB_7O1_gc:     equ     %00001100 ; 7 bits + Odd Parity  + 1 Stop Bits
(1)       0 : =10                WSB_8N2_gc:     equ     %00010000 ; 8 bits + No Parity   + 2 Stop Bits
(1)       0 : =14                WSB_8N1_gc:     equ     %00010100 ; 8 bits + No Parity   + 1 Stop Bits
(1)       0 : =18                WSB_8E1_gc:     equ     %00011000 ; 8 bits + Even Parity + 1 Stop Bits
(1)       0 : =1C                WSB_8O1_gc:     equ     %00011100 ; 8 bits + Odd Parity  + 1 Stop Bits
(1)       0 :                            ;; Transmit Control Bits
(1)       0 : =60                TCB_gm:         equ     %01100000 ; Group mask
(1)       0 : =0                 TCB_DI_gc:      equ     %00000000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 : =20                TCB_EI_gc:      equ     %00100000 ; RTS=Low,  Tx Interrupt Enabled
(1)       0 : =40                TCB_RTS_gc:     equ     %01000000 ; RTS=High, Tx Interrupt Disabled
(1)       0 : =60                TCB_BREAK_gc:   equ     %01100000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 :                                                      ; Transmit Break Level
(1)       0 : =80                RIEB_bm:        equ     %10000000 ; Receive Interrupt Enable Bit mask
(1)       0 :
(1)       0 :                    ;;; Status register
(1)       0 : =17F8              ACIA_status:    equ     ACIA+0
(1)       0 : =1                 RDRF_bm:        equ     %00000001 ; Receive Data Register Full
(1)       0 : =2                 TDRE_bm:        equ     %00000010 ; Transmit Data Register Empty
(1)       0 : =4                 DCDF_bm:        equ     %00000100 ; Data Carrier Detect Flag
(1)       0 : =8                 CTSF_bm:        equ     %00001000 ; Clear To Send Flag
(1)       0 : =10                FERR_bm:        equ     %00010000 ; Frame Error Flag
(1)       0 : =20                OVRN_bm:        equ     %00100000 ; Receiver Overrun Flag
(1)       0 : =40                PERR_bm:        equ     %01000000 ; Parity Error Flag
(1)       0 : =80                IRQF_bm:        equ     %10000000 ; Interrupt Request Flag
(1)       0 :
(1)       0 :                    ;;; Data register
(1)       0 : =17F9              ACIA_data:      equ     ACIA+1          ; Data register
          0 : =94                RX_INT_TX_NO:   equ     WSB_8N1_gc|RIEB_bm
          0 :
         10 :                            org     $10
         10 :                    save_a:
         10 :                            rmb     1
         11 :
         80 :                            org     $0080
         80 : =10                rx_queue_size:  equ     16
         80 :                    rx_queue:
         80 :                            rmb     rx_queue_size
         90 :
       1FFA :                            org     VEC_IRQ
       1FFA : 01 95                      fdb     isr_irq
       1FFC :
       1FFC :                            org     VEC_SWI
       1FFC : 1F FC                      fdb     VEC_SWI         ; halt to system
       1FFE :
       1FFE :                            org     VEC_RESET
       1FFE : 01 00                      fdb     initialize
       2000 :
        100 :                            org     $0100
        100 :                    initialize:
        100 : AE 80                      ldx     #rx_queue
        102 : A6 10                      lda     #rx_queue_size
        104 : CD 01 3D                   jsr     queue_init
        107 :                            ;; initialize ACIA
        107 : A6 03                      lda     #CDS_RESET_gc   ; Master reset
        109 : C7 17 F8                   sta     ACIA_control
        10C : A6 94                      lda     #RX_INT_TX_NO
        10E : C7 17 F8                   sta     ACIA_control
        111 : 9A                         cli                     ; Enable IRQ
        112 : 20 01                      bra     loop
        114 :
        114 :                    wait:
        114 : 8F                         wait
        115 :                    loop:
        115 : AE 80                      ldx     #rx_queue
        117 : 9B                         sei                     ; Disable IRQ
        118 : CD 01 74                   jsr     queue_remove
        11B : 9A                         cli                     ; Enable IRQ
        11C : 24 F6                      bcc     wait
        11E : 4D                         tsta
        11F : 27 0C                      beq     halt_to_system
        121 : AD 0B                      bsr     putchar
        123 : A1 0D                      cmp     #$0D            ; carriage return
        125 : 26 EE                      bne     loop
        127 : A6 0A                      lda     #$0A            ; newline
        129 : AD 03                      bsr     putchar
        12B : 20 E8                      bra     loop
        12D :                    halt_to_system:
        12D : 83                         swi
        12E :
        12E :                    putchar:
        12E : B7 10                      sta     save_a
        130 :                    transmit_loop:
        130 : C6 17 F8                   lda     ACIA_status
        133 : A5 02                      bit     #TDRE_bm
        135 : 27 F9                      beq     transmit_loop
        137 :                    transmit_data:
        137 : B6 10                      lda     save_a
        139 : C7 17 F9                   sta     ACIA_data
        13C : 81                         rts
        13D :
        13D :                            include "queue.inc"
(1)     13D :                    ;;; [queue] queue structure
(1)     13D : =0                 queue_len:      equ     0       ; queue length
(1)     13D : =1                 queue_size:     equ     1       ; buffer size
(1)     13D : =2                 queue_put:      equ     2       ; queue put index
(1)     13D : =3                 queue_get:      equ     3       ; queue get index
(1)     13D : =4                 queue_buf:      equ     4       ; buffer start offset
(1)     13D :
(1)     13D :                    ;;; [queue] Initialize queue
(1)     13D :                    ;;; @param X queue work space pointer
(1)     13D :                    ;;; @param A queue work space size
(1)     13D :                    ;;; @clobber A
(1)     13D :                    queue_init:
(1)     13D : 7F                         clr     queue_len,x
(1)     13E : 6F 02                      clr     queue_put,x
(1)     140 : 6F 03                      clr     queue_get,x
(1)     142 : A0 04                      sub     #queue_buf
(1)     144 : E7 01                      sta     queue_size,x
(1)     146 : 81                         rts
(1)     147 :
(1)     147 :                    ;;; [queue] Add an element to queue
(1)     147 :                    ;;; @param X queue work space pointer
(1)     147 :                    ;;; @param A an element
(1)     147 :                    ;;; @return CC.C 0 if queue is full
(1)     147 :                    queue_add_X:
(1)     147 :                            rmb     1               ; save X
(1)     148 :                    queue_add_A:
(1)     148 :                            rmb     1               ; save X
(1)     149 :                    queue_add:
(1)     149 : C7 01 48                   sta     queue_add_A     ; save A
(1)     14C : F6                         lda     queue_len,x
(1)     14D : E1 01                      cmp     queue_size,x
(1)     14F : 24 1E                      bhs     queue_add_return ; carry is cleared
(1)     151 : 7C                         inc     queue_len,x      ; increment queue length
(1)     152 : E6 02                      lda     queue_put,x      ; 8 bits offset
(1)     154 : 4C                         inca
(1)     155 : E7 02                      sta     queue_put,x     ; update put pointer
(1)     157 : E1 01                      cmp     queue_size,x
(1)     159 : 25 02                      blo     queue_add_elem
(1)     15B : 6F 02                      clr     queue_put,x
(1)     15D :                    queue_add_elem:
(1)     15D : 4A                         deca                    ; restore put pointer
(1)     15E : AB 04                      add     #queue_buf
(1)     160 : CF 01 47                   stx     queue_add_X     ; save X
(1)     163 : CB 01 47                   add     queue_add_X
(1)     166 : 97                         tax
(1)     167 : C6 01 48                   lda     queue_add_A
(1)     16A : F7                         sta     ,x              ; put element
(1)     16B : CE 01 47                   ldx     queue_add_X     ; restore X
(1)     16E : 99                         sec                     ; set carry
(1)     16F :                    queue_add_return:
(1)     16F : C6 01 48                   lda     queue_add_A     ; restore A
(1)     172 : 81                         rts
(1)     173 :
(1)     173 :                    ;;; [queue] Remove an element from queue
(1)     173 :                    ;;; @param X queue work space pointer
(1)     173 :                    ;;; @return A an element
(1)     173 :                    ;;; @return CC.C 0 if queue is empty
(1)     173 :                    queue_remove_X:
(1)     173 :                            rmb     1
(1)     174 :                    queue_remove:
(1)     174 : 7D                         tst     queue_len,x
(1)     175 : 26 02                      bne     queue_remove_has_elem
(1)     177 : 98                         clc                     ; clear carry
(1)     178 : 81                         rts
(1)     179 :                    queue_remove_has_elem:
(1)     179 : 7A                         dec     queue_len,x     ; decrement queue length
(1)     17A : E6 03                      lda     queue_get,x     ; 8 bits offset
(1)     17C : 4C                         inca
(1)     17D : E7 03                      sta     queue_get,x     ; update get pointer
(1)     17F : E1 01                      cmp     queue_size,x
(1)     181 : 25 02                      blo     queue_remove_elem
(1)     183 : 6F 03                      clr     queue_get,x
(1)     185 :                    queue_remove_elem:
(1)     185 : 4A                         deca                    ; restore get pointer
(1)     186 : AB 04                      add     #queue_buf
(1)     188 : CF 01 73                   stx     queue_remove_X  ; save X
(1)     18B : CB 01 73                   add     queue_remove_X
(1)     18E : 97                         tax
(1)     18F : F6                         lda     ,x              ; get element
(1)     190 : CE 01 73                   ldx     queue_remove_X  ; restore X
(1)     193 : 99                         sec                     ; set carry
(1)     194 :                    queue_remove_return:
(1)     194 : 81                         rts
(1)     195 :
(1)     195 :                    ;;; Local Variables:
(1)     195 :                    ;;; mode: asm
(1)     195 :                    ;;; End:
(1)     195 :                    ;;; vim: set ft=asm et ts=4 sw=4:
        195 :
        195 :                    isr_irq:
        195 : C6 17 F8                   lda     ACIA_status
        198 : A5 80                      bit     #IRQF_bm
        19A : 27 0C                      beq     isr_irq_return
        19C :                    isr_irq_receive:
        19C : A5 01                      bit     #RDRF_bm
        19E : 27 08                      beq     isr_irq_recv_end
        1A0 : C6 17 F9                   lda     ACIA_data
        1A3 : AE 80                      ldx     #rx_queue
        1A5 : CD 01 49                   jsr     queue_add
        1A8 :                    isr_irq_recv_end:
        1A8 :                    isr_irq_return:
        1A8 : 80                         rti
