# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a200tfbg676-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v
  D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.v
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.xdc
set_property used_in_implementation false [get_files D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.xdc]


synth_design -top AES_Encrypt -part xc7a200tfbg676-2


write_checkpoint -force -noxdef AES_Encrypt.dcp

catch { report_utilization -file AES_Encrypt_utilization_synth.rpt -pb AES_Encrypt_utilization_synth.pb }
