set_property CLOCK_BUFFER_TYPE BUFG [get_nets {caliptra_tcl_main_project_bd_i/caliptra_package_top_0/gpio_in[0]}]
set_property CLOCK_BUFFER_TYPE BUFG [get_nets {caliptra_tcl_main_project_bd_i/caliptra_package_top_0/gpio_in[1]}]

if 0 {
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list caliptra_fpga_project_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[0]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_addr[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 29 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[30]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/fetch_addr_next[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 30 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_addr_bf[30]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rw_addr[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[0]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[30]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/iccm_rd_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 31 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[30]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu_i0_pc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 78 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[0]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[30]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[31]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[32]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[33]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[34]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[35]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[36]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[37]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[38]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[39]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[40]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[41]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[42]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[43]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[44]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[45]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[46]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[47]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[48]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[49]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[50]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[51]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[52]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[53]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[54]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[55]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[56]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[57]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[58]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[59]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[60]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[61]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[62]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[63]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[64]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[65]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[66]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[67]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[68]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[69]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[70]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[71]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[72]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[73]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[74]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[75]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[76]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/rvtop/iccm_wr_data[77]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[0]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[1]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[2]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[3]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[4]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[5]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[6]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[7]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[8]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[9]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[10]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[11]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[12]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[13]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[14]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[15]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[16]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[17]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[18]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[19]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[20]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[21]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[22]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[23]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[24]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[25]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[26]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[27]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[28]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[29]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[30]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[31]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[32]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[33]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[34]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[35]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[36]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[37]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[38]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[39]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[40]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[41]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[42]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[43]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[44]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[45]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[46]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[47]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[48]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[49]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[50]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[51]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[52]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[53]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[54]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[55]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[56]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[57]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[58]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[59]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[60]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[61]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[62]} {caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_rdata[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/imem_cs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/mem_ctl/ifu_bp_hit_taken_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/ifu/ifc_fetch_req_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list caliptra_fpga_project_bd_i/caliptra_package_top_0/inst/cptra_wrapper/caliptra_top_dut/rvtop/veer/exu_flush_final]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_pl_clk0]
}