
---------- Begin Simulation Statistics ----------
final_tick                               5236080915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181832                       # Simulator instruction rate (inst/s)
host_mem_usage                                8586888                       # Number of bytes of host memory used
host_op_rate                                   181832                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   549.96                       # Real time elapsed on the host
host_tick_rate                              134224977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000023                       # Number of instructions simulated
sim_ops                                     100000023                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073818                       # Number of seconds simulated
sim_ticks                                 73818022500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21789550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21789556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77038.670612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77038.560664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 102669.250023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102669.250023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17585479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17585479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 323876041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 323876041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.192940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.192940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4204071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4204077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2007897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2007897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 225479537500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 225479537500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.100790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.100790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2196174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2196174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6354321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6354324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6354321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6354321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.388318                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs           1071259                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     80760414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            9                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     28143871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28143880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77038.670612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77038.505690                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 102669.250023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102669.250023                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     23939800                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23939800                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 323876041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 323876041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.149378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149378                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            9                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4204071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4204080                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2007897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2007897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 225479537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 225479537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.078034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2196174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2196174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            9                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     28143871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28143880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77038.670612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77038.505690                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 102669.250023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102669.250023                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     23939800                       # number of overall hits
system.cpu.dcache.overall_hits::total        23939800                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 323876041000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 323876041000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.149378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149378                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            9                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4204071                       # number of overall misses
system.cpu.dcache.overall_misses::total       4204080                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2007897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2007897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 225479537500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 225479537500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.078034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2196174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2196174                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                2195669                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             11.900650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        227347221                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001871                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.938945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           2196181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         227347221                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.940816                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26135981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5162262894000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       821559                       # number of writebacks
system.cpu.dcache.writebacks::total            821559                       # number of writebacks
system.cpu.dtb.data_accesses                        9                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            9                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        6                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            6                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       3                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           3                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8895956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8895976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 61977.272727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        54540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87444.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87444.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8895934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8895951                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1363500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1363500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       787000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       787000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      8895956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8895976                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 61977.272727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        54540                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87444.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87444.444444                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      8895934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8895951                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1363500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1363500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8895956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8895976                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 61977.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        54540                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87444.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87444.444444                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      8895934                       # number of overall hits
system.cpu.icache.overall_hits::total         8895951                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1363500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1363500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       787000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       787000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          741330.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         71167820                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     8.981883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.017543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          71167820                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            11.981883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8895963                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5162262893500                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     10                       # Number of float alu accesses
system.cpu.num_fp_insts                            10                       # number of float instructions
system.cpu.num_fp_register_reads                    5                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   7                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  21                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             9                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        10     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      5.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   6     30.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  3     15.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    73818012500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64458.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       773500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       773500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2196174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2196180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101301.096477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101300.818942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91301.101043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91301.101043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 221850819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 221850819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2190014                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2190020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 199950689500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199950689500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2190014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2190014                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks       821559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       821559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       821559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           821559                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2196174                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2196195                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101301.096477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101300.478303                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91301.101043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91301.037934                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data         6160                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6160                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst       773500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 221850819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221851593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997195                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2190014                       # number of demand (read+write) misses
system.l2.demand_misses::total                2190035                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 199950689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199951373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2190014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2190023                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2196174                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2196195                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101301.096477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101300.478303                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91301.101043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91301.037934                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data         6160                       # number of overall hits
system.l2.overall_hits::total                    6160                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst       773500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 221850819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221851593000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997195                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2190014                       # number of overall misses
system.l2.overall_misses::total               2190035                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 199950689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199951373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2190014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2190023                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        2157305                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        28207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1396                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.005345                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 72459897                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.340280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.035982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.113404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.103314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32518.967323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   2190073                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  72459897                       # Number of tag accesses
system.l2.tags.tagsinuse                 32522.560303                       # Cycle average of tags in use
system.l2.tags.total_refs                     4391852                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              5162262893500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              804559                       # number of writebacks
system.l2.writebacks::total                    804559                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      24650.52                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49922.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    804558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2190014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     31172.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1898.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1898.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       697.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    697.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        20.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         2601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         7803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            10404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              2601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              7803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst         7803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1898734581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1898752788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      697549328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             7803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         7803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1898734581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2596302116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      697549328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            697549328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       991573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.276872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.538695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.601861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       552523     55.72%     55.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140769     14.20%     69.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       136364     13.75%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71837      7.24%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32589      3.29%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20086      2.03%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11968      1.21%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7233      0.73%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18204      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       991573                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              140161472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               140161472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51490112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             51491712                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    140160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          140162176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51491712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51491712                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2190014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49922.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    140160896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7802.972505799651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1898735447.701812982559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       313500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 109330246500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       804558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2263002.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     51490112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 697527653.223167896271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1820716501500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        49736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4554284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             755765                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        49736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2190013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2190034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       804558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             804558                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            136525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            136662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            136488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            137110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            136986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            137389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           137085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           137304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           136980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           137260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           136728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           136894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             50278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             50283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             50185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             50286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             50371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            50298                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000126688500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        49736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.032532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.710461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.999454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        49734    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  659249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  613453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  523612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  393709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2190023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2190023                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2190023                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 65.90                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1443234                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                10950115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   73817992000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            109330560000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  68267628750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        49736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.694796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46208     92.91%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              624      1.25%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1257      2.53%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1115      2.24%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              404      0.81%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              111      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   804558                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               804558                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     804558                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.57                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  559741                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          15337620420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               3539769240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     17880235950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            741.892617                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     90293000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2464020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     15040500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    454100500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31584226750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  39210331750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            191026560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1881416790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       174382560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              7806847440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5824943280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         27473340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            54765045870                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          39679472750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             2099040300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          15356777550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3540119100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17866043520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            742.256335                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     95408250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2464020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      9502250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    449694500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   31618333500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  39181054000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            190657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1881602745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       172680960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              7829909640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5824943280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     26178840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            54791894835                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          39640204500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             2100621960                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6537322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6537322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7844212000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11669588500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2190035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2190035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2190035                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2157253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4347288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            2190031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       804558                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1352695                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2190032                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.514303                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         2212194                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2222991                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        10417                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2223128                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2223138                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              10                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        10447                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138197                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       9611698                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2780763                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100020317                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100020317                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    147274588                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.679142                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.134505                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    132653239     90.07%     90.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       254147      0.17%     90.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       255136      0.17%     90.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1080351      0.73%     91.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1073349      0.73%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       702666      0.48%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       193479      0.13%     92.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1450523      0.98%     93.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      9611698      6.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    147274588                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           69911902                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          57641378                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21342306                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20314      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29944751     29.94%     29.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     29.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     29.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     29651039     29.65%     59.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     12707586     12.71%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142822      0.14%     72.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          528      0.00%     72.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     21199484     21.20%     93.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6353793      6.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100020317                       # Class of committed instruction
system.switch_cpus.commit.refs               27696627                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.476360                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.476360                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     129293565                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchResolved      2190988                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      103359231                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4388241                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          10497853                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          29804                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       3425695                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         28288904                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             28209838                       # DTB hits
system.switch_cpus.dtb.data_misses              79066                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         21880760                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             21801694                       # DTB read hits
system.switch_cpus.dtb.read_misses              79066                       # DTB read misses
system.switch_cpus.dtb.write_accesses         6408144                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             6408144                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches             2223138                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8895956                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             138689792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              104302857                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          380                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           59608                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015058                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8915154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2212204                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706486                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    147635159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.706491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.115348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        130746048     88.56%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           526800      0.36%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           390635      0.26%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2503340      1.70%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2308251      1.56%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           503477      0.34%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           463762      0.31%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           590962      0.40%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          9601884      6.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    147635159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          92907108                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         64845219                       # number of floating regfile writes
system.switch_cpus.idleCycles                     866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10493                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2200166                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 22122                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.763365                       # Inst execution rate
system.switch_cpus.iew.exec_refs             38626405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6408144                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        39761319                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      21997904                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6540949                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    103030471                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      32218261                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        40059                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     112700230                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         658031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      27343345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          29804                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      28427176                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1063693                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          473                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       655575                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       186619                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        10392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          63310813                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             102218914                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.931785                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58992073                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.692371                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              102304129                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         74084446                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        28771575                       # number of integer regfile writes
system.switch_cpus.ipc                       0.677341                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.677341                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30839841     27.35%     27.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     27.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     27.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30243469     26.83%     54.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     13009889     11.54%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       247174      0.22%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          575      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     31991398     28.38%     94.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6407912      5.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      112740290                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        86479575                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    168145796                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     71246787                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     74091979                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4865178                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043154                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             351      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        946215     19.45%     19.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1681647     34.56%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          37911      0.78%     54.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             9      0.00%     54.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      2199045     45.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31125861                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    209849940                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30972127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     31924716                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          103008349                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         112740290                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3008225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14820                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1275374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    147635159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.763641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.702317                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111747051     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11036201      7.48%     83.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6882538      4.66%     87.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3916835      2.65%     90.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4713262      3.19%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3978340      2.69%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1895025      1.28%     97.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1653646      1.12%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1812261      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    147635159                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.763637                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses         8895995                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits             8895956                       # ITB hits
system.switch_cpus.itb.fetch_misses                39                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5934595                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5467674                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     21997904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6540949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.numCycles                147636025                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  73818022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles        72344761                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      91507477                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6834663                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5734980                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       53199480                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           529                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     157922794                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      103112623                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     94346793                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          12235285                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          29804                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      57290328                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2839192                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     93819230                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64103564                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          20754846                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            240213759                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           205962858                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6588033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6588057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    193135360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              193136128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5236080915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3017485000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3294258000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  51491776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4353500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4353438    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     62      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4353500                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2195669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           62                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4391864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             62                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2157305                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           2196190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1626118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2726856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            12                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2196180                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
