INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Federico/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Federico/Desktop/project_reti_logiche/Test Bench/Test Bench  Progetto/tb_esempio_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
