Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 28 13:43:54 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.517        0.000                      0                  583        0.071        0.000                      0                  583        1.100        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_adc_pll    {0.000 7.692}        15.385          65.000          
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clkfbout_adc_pll    {0.000 25.000}       50.000          20.000          
  clkfbout_video_pll  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     2  
  clk_out1_adc_pll         11.455        0.000                      0                  248        0.117        0.000                      0                  248        7.192        0.000                       0                   142  
  clk_out1_video_pll        7.517        0.000                      0                  335        0.071        0.000                      0                  335        6.838        0.000                       0                   215  
  clkfbout_adc_pll                                                                                                                                                     48.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adc_pll
  To Clock:  clk_out1_adc_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.930ns (50.997%)  route 1.855ns (49.003%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 14.039 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.669    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X3Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.767 r  ad9226_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.767    ad9226_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.947 r  ad9226_sample_m0/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.668     2.615    ad9226_sample_m0/wait_cnt0_carry__6_n_7
    SLICE_X4Y157         LUT5 (Prop_lut5_I4_O)        0.249     2.864 r  ad9226_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.864    ad9226_sample_m0/wait_cnt_0[29]
    SLICE_X4Y157         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.487    14.039    ad9226_sample_m0/clk_out1
    SLICE_X4Y157         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.380    14.419    
                         clock uncertainty           -0.130    14.289    
    SLICE_X4Y157         FDCE (Setup_fdce_C_D)        0.030    14.319    ad9226_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.596ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.822ns (49.177%)  route 1.883ns (50.823%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.831 r  ad9226_sample_m0/wait_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.697     2.527    ad9226_sample_m0/wait_cnt0_carry__4_n_4
    SLICE_X2Y155         LUT5 (Prop_lut5_I4_O)        0.257     2.784 r  ad9226_sample_m0/wait_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.784    ad9226_sample_m0/wait_cnt_0[24]
    SLICE_X2Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[24]/C
                         clock pessimism              0.397    14.437    
                         clock uncertainty           -0.130    14.307    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.074    14.381    ad9226_sample_m0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 11.596    

Slack (MET) :             11.616ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.832ns (49.323%)  route 1.882ns (50.677%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.669    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X3Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.849 r  ad9226_sample_m0/wait_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.696     2.545    ad9226_sample_m0/wait_cnt0_carry__5_n_7
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.249     2.794 r  ad9226_sample_m0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.794    ad9226_sample_m0/wait_cnt_0[25]
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[25]/C
                         clock pessimism              0.424    14.464    
                         clock uncertainty           -0.130    14.334    
    SLICE_X2Y156         FDCE (Setup_fdce_C_D)        0.076    14.410    ad9226_sample_m0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 11.616    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.820ns (49.631%)  route 1.847ns (50.369%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.836 r  ad9226_sample_m0/wait_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.661     2.496    ad9226_sample_m0/wait_cnt0_carry__4_n_6
    SLICE_X2Y155         LUT5 (Prop_lut5_I4_O)        0.250     2.746 r  ad9226_sample_m0/wait_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.746    ad9226_sample_m0/wait_cnt_0[22]
    SLICE_X2Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[22]/C
                         clock pessimism              0.397    14.437    
                         clock uncertainty           -0.130    14.307    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.072    14.379    ad9226_sample_m0/wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.734ns (48.094%)  route 1.871ns (51.906%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 14.039 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.751 r  ad9226_sample_m0/wait_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.685     2.436    ad9226_sample_m0/wait_cnt0_carry__4_n_7
    SLICE_X4Y155         LUT5 (Prop_lut5_I4_O)        0.249     2.685 r  ad9226_sample_m0/wait_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.685    ad9226_sample_m0/wait_cnt_0[21]
    SLICE_X4Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.487    14.039    ad9226_sample_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[21]/C
                         clock pessimism              0.380    14.419    
                         clock uncertainty           -0.130    14.289    
    SLICE_X4Y155         FDCE (Setup_fdce_C_D)        0.030    14.319    ad9226_sample_m0/wait_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.920ns (52.273%)  route 1.753ns (47.727%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.571    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.669    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X3Y156         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.929 r  ad9226_sample_m0/wait_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.567     2.495    ad9226_sample_m0/wait_cnt0_carry__5_n_4
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.257     2.752 r  ad9226_sample_m0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.752    ad9226_sample_m0/wait_cnt_0[28]
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[28]/C
                         clock pessimism              0.424    14.464    
                         clock uncertainty           -0.130    14.334    
    SLICE_X2Y156         FDCE (Setup_fdce_C_D)        0.074    14.408    ad9226_sample_m0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.718ns  (required time - arrival time)
  Source:                 ad9226_sample_m1/wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m1/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.694ns (19.615%)  route 2.844ns (80.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 14.033 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.602    -0.925    ad9226_sample_m1/clk_out1
    SLICE_X3Y163         FDCE                                         r  ad9226_sample_m1/wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDCE (Prop_fdce_C_Q)         0.379    -0.546 r  ad9226_sample_m1/wait_cnt_reg[15]/Q
                         net (fo=2, routed)           1.061     0.515    ad9226_sample_m1/wait_cnt_reg_n_0_[15]
    SLICE_X3Y163         LUT4 (Prop_lut4_I1_O)        0.105     0.620 r  ad9226_sample_m1/wait_cnt[31]_i_6__0/O
                         net (fo=2, routed)           0.252     0.873    ad9226_sample_m1/wait_cnt[31]_i_6__0_n_0
    SLICE_X4Y163         LUT5 (Prop_lut5_I4_O)        0.105     0.978 r  ad9226_sample_m1/wait_cnt[31]_i_3__0/O
                         net (fo=32, routed)          1.531     2.509    ad9226_sample_m1/wait_cnt[31]_i_3__0_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I1_O)        0.105     2.614 r  ad9226_sample_m1/wait_cnt[28]_i_1__0/O
                         net (fo=1, routed)           0.000     2.614    ad9226_sample_m1/wait_cnt[28]
    SLICE_X3Y167         FDCE                                         r  ad9226_sample_m1/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.481    14.033    ad9226_sample_m1/clk_out1
    SLICE_X3Y167         FDCE                                         r  ad9226_sample_m1/wait_cnt_reg[28]/C
                         clock pessimism              0.397    14.430    
                         clock uncertainty           -0.130    14.300    
    SLICE_X3Y167         FDCE (Setup_fdce_C_D)        0.032    14.332    ad9226_sample_m1/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                 11.718    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.722ns (48.329%)  route 1.841ns (51.671%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.738 r  ad9226_sample_m0/wait_cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.655     2.392    ad9226_sample_m0/wait_cnt0_carry__3_n_6
    SLICE_X2Y154         LUT5 (Prop_lut5_I4_O)        0.250     2.642 r  ad9226_sample_m0/wait_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.642    ad9226_sample_m0/wait_cnt_0[18]
    SLICE_X2Y154         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y154         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[18]/C
                         clock pessimism              0.397    14.437    
                         clock uncertainty           -0.130    14.307    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.076    14.383    ad9226_sample_m0/wait_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.636ns (46.382%)  route 1.891ns (53.618%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606    -0.921    ad9226_sample_m0/clk_out1
    SLICE_X2Y156         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.433    -0.488 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.186     0.699    ad9226_sample_m0/wait_cnt[0]
    SLICE_X3Y150         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.179 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.277 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.375 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.473 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.473    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.653 r  ad9226_sample_m0/wait_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.705     2.358    ad9226_sample_m0/wait_cnt0_carry__3_n_7
    SLICE_X2Y154         LUT5 (Prop_lut5_I4_O)        0.249     2.607 r  ad9226_sample_m0/wait_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.607    ad9226_sample_m0/wait_cnt_0[17]
    SLICE_X2Y154         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.488    14.040    ad9226_sample_m0/clk_out1
    SLICE_X2Y154         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[17]/C
                         clock pessimism              0.397    14.437    
                         clock uncertainty           -0.130    14.307    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.072    14.379    ad9226_sample_m0/wait_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 ad9226_sample_m1/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m1/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.694ns (20.075%)  route 2.763ns (79.925%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 14.036 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.599    -0.928    ad9226_sample_m1/clk_out1
    SLICE_X3Y165         FDCE                                         r  ad9226_sample_m1/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDCE (Prop_fdce_C_Q)         0.379    -0.549 f  ad9226_sample_m1/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.949     0.400    ad9226_sample_m1/wait_cnt_reg_n_0_[22]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.105     0.505 r  ad9226_sample_m1/wait_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.546     1.051    ad9226_sample_m1/wait_cnt[31]_i_8__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I0_O)        0.105     1.156 r  ad9226_sample_m1/wait_cnt[31]_i_5__0/O
                         net (fo=34, routed)          1.268     2.424    ad9226_sample_m1/wait_cnt[31]_i_5__0_n_0
    SLICE_X4Y162         LUT6 (Prop_lut6_I3_O)        0.105     2.529 r  ad9226_sample_m1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.529    ad9226_sample_m1/state[1]_i_1_n_0
    SLICE_X4Y162         FDCE                                         r  ad9226_sample_m1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    17.201    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    11.094 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.475    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.552 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.484    14.036    ad9226_sample_m1/clk_out1
    SLICE_X4Y162         FDCE                                         r  ad9226_sample_m1/state_reg[1]/C
                         clock pessimism              0.380    14.416    
                         clock uncertainty           -0.130    14.286    
    SLICE_X4Y162         FDCE (Setup_fdce_C_D)        0.030    14.316    ad9226_sample_m1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                 11.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_data_narrow_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.861%)  route 0.293ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.679    -0.370    ad9226_sample_m1/clk_out1
    SLICE_X2Y162         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDCE (Prop_fdce_C_Q)         0.164    -0.206 r  ad9226_sample_m1/adc_data_narrow_reg[5]/Q
                         net (fo=1, routed)           0.293     0.088    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.029    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.847%)  route 0.242ns (63.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.652    -0.397    ad9226_sample_m1/clk_out1
    SLICE_X11Y159        FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  ad9226_sample_m1/sample_cnt_reg[9]/Q
                         net (fo=3, routed)           0.242    -0.014    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.142    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_buf_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.318%)  route 0.144ns (46.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.650    -0.399    ad9226_sample_m1/clk_out1
    SLICE_X8Y162         FDCE                                         r  ad9226_sample_m1/adc_buf_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  ad9226_sample_m1/adc_buf_wr_reg/Q
                         net (fo=2, routed)           0.144    -0.091    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.346    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.250    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_data_narrow_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.864%)  route 0.365ns (72.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.674    -0.375    ad9226_sample_m1/clk_out1
    SLICE_X0Y169         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.234 r  ad9226_sample_m1/adc_data_narrow_reg[1]/Q
                         net (fo=1, routed)           0.365     0.131    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.029    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_data_narrow_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.701%)  route 0.368ns (72.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.674    -0.375    ad9226_sample_m1/clk_out1
    SLICE_X0Y169         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.234 r  ad9226_sample_m1/adc_data_narrow_reg[7]/Q
                         net (fo=1, routed)           0.368     0.134    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.029    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.191%)  route 0.254ns (60.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.652    -0.397    ad9226_sample_m1/clk_out1
    SLICE_X10Y159        FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  ad9226_sample_m1/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.254     0.022    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.142    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/adc_data_narrow_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.516%)  route 0.371ns (72.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.682    -0.367    ad9226_sample_m0/clk_out1
    SLICE_X3Y156         FDCE                                         r  ad9226_sample_m0/adc_data_narrow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDCE (Prop_fdce_C_Q)         0.141    -0.226 r  ad9226_sample_m0/adc_data_narrow_reg[0]/Q
                         net (fo=1, routed)           0.371     0.146    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.321    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.025    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.284%)  route 0.264ns (61.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.651    -0.398    ad9226_sample_m1/clk_out1
    SLICE_X10Y160        FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDCE (Prop_fdce_C_Q)         0.164    -0.234 r  ad9226_sample_m1/sample_cnt_reg[2]/Q
                         net (fo=6, routed)           0.264     0.031    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.962    -0.753    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.325    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.142    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_data_offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m1/adc_data_narrow_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.892%)  route 0.449ns (76.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.601    -0.448    ad9226_sample_m1/clk_out1
    SLICE_X0Y149         FDCE                                         r  ad9226_sample_m1/adc_data_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.307 r  ad9226_sample_m1/adc_data_offset_reg[4]/Q
                         net (fo=1, routed)           0.449     0.142    ad9226_sample_m1/adc_data_offset_reg_n_0_[4]
    SLICE_X3Y150         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.960    -0.755    ad9226_sample_m1/clk_out1
    SLICE_X3Y150         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[0]/C
                         clock pessimism              0.661    -0.094    
    SLICE_X3Y150         FDCE (Hold_fdce_C_D)         0.058    -0.036    ad9226_sample_m1/adc_data_narrow_reg[0]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/adc_data_narrow_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.829%)  route 0.385ns (73.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.681    -0.368    ad9226_sample_m0/clk_out1
    SLICE_X3Y157         FDCE                                         r  ad9226_sample_m0/adc_data_narrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.141    -0.227 r  ad9226_sample_m0/adc_data_narrow_reg[5]/Q
                         net (fo=1, routed)           0.385     0.158    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.428    -0.321    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.025    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adc_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y64     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y62     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y0    adc_pll_m0/inst/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y157    ad9226_sample_m0/adc_data_reve_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y154    ad9226_sample_m0/adc_data_reve_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y163    ad9226_sample_m0/adc_data_reve_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y199    ad9226_sample_m0/adc_data_reve_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y149    ad9226_sample_m0/adc_data_reve_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y100    ad9226_sample_m0/adc_data_reve_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     ILOGIC_X0Y150    ad9226_sample_m0/adc_data_reve_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X0Y127     ad9226_sample_m0/adc_data_offset_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X9Y154     ad9226_sample_m0/adc_buf_wr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X9Y154     ad9226_sample_m0/adc_buf_wr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y156     ad9226_sample_m0/adc_data_narrow_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y156     ad9226_sample_m0/adc_data_narrow_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X0Y169     ad9226_sample_m0/adc_data_narrow_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X0Y169     ad9226_sample_m0/adc_data_narrow_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X0Y149     ad9226_sample_m0/adc_data_narrow_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X0Y140     ad9226_sample_m0/adc_data_narrow_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y150     ad9226_sample_m0/adc_data_narrow_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X9Y154     ad9226_sample_m0/adc_buf_wr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y153     ad9226_sample_m0/sample_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y154     ad9226_sample_m0/sample_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y154     ad9226_sample_m0/sample_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y154     ad9226_sample_m0/sample_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.782ns (39.778%)  route 4.212ns (60.222%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 14.003 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT2 (Prop_lut2_I1_O)        0.108     3.593 r  wav_display_m1/timing_gen_xy_m0/v_data[15]_i_1__0/O
                         net (fo=11, routed)          2.550     6.143    wav_display_m1/timing_gen_xy_m0_n_15
    SLICE_X0Y99          FDSE                                         r  wav_display_m1/v_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.349    14.003    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y99          FDSE                                         r  wav_display_m1/v_data_reg[15]/C
                         clock pessimism              0.310    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X0Y99          FDSE (Setup_fdse_C_S)       -0.522    13.661    wav_display_m1/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[22]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 2.779ns (38.558%)  route 4.428ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 14.003 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.591     3.481    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT3 (Prop_lut3_I1_O)        0.105     3.586 r  wav_display_m1/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.771     6.357    wav_display_m1/timing_gen_xy_m0_n_14
    SLICE_X0Y54          FDRE                                         r  wav_display_m1/v_data_reg[22]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.349    14.003    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y54          FDRE                                         r  wav_display_m1/v_data_reg[22]_lopt_replica/C
                         clock pessimism              0.310    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)       -0.047    14.136    wav_display_m1/v_data_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[22]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 2.779ns (40.886%)  route 4.018ns (59.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 14.000 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.591     3.481    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT3 (Prop_lut3_I1_O)        0.105     3.586 r  wav_display_m1/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.361     5.946    wav_display_m1/timing_gen_xy_m0_n_14
    SLICE_X0Y62          FDRE                                         r  wav_display_m1/v_data_reg[22]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.346    14.000    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y62          FDRE                                         r  wav_display_m1/v_data_reg[22]_lopt_replica_2/C
                         clock pessimism              0.310    14.310    
                         clock uncertainty           -0.130    14.180    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.047    14.133    wav_display_m1/v_data_reg[22]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.480ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 2.779ns (42.778%)  route 3.717ns (57.222%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.591     3.481    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT3 (Prop_lut3_I1_O)        0.105     3.586 r  wav_display_m1/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.060     5.646    wav_display_m1/timing_gen_xy_m0_n_14
    SLICE_X0Y70          FDRE                                         r  wav_display_m1/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.339    13.993    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y70          FDRE                                         r  wav_display_m1/v_data_reg[22]/C
                         clock pessimism              0.310    14.303    
                         clock uncertainty           -0.130    14.173    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.047    14.126    wav_display_m1/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  8.480    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.782ns (47.362%)  route 3.092ns (52.638%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT2 (Prop_lut2_I1_O)        0.108     3.593 r  wav_display_m1/timing_gen_xy_m0/v_data[15]_i_1__0/O
                         net (fo=11, routed)          1.431     5.023    wav_display_m1/timing_gen_xy_m0_n_15
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.322    13.976    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]/C
                         clock pessimism              0.316    14.292    
                         clock uncertainty           -0.130    14.162    
    SLICE_X0Y130         FDSE (Setup_fdse_C_S)       -0.522    13.640    wav_display_m1/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.782ns (47.362%)  route 3.092ns (52.638%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT2 (Prop_lut2_I1_O)        0.108     3.593 r  wav_display_m1/timing_gen_xy_m0/v_data[15]_i_1__0/O
                         net (fo=11, routed)          1.431     5.023    wav_display_m1/timing_gen_xy_m0_n_15
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.322    13.976    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_2/C
                         clock pessimism              0.316    14.292    
                         clock uncertainty           -0.130    14.162    
    SLICE_X0Y130         FDSE (Setup_fdse_C_S)       -0.522    13.640    wav_display_m1/v_data_reg[14]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.782ns (47.362%)  route 3.092ns (52.638%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT2 (Prop_lut2_I1_O)        0.108     3.593 r  wav_display_m1/timing_gen_xy_m0/v_data[15]_i_1__0/O
                         net (fo=11, routed)          1.431     5.023    wav_display_m1/timing_gen_xy_m0_n_15
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.322    13.976    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_3/C
                         clock pessimism              0.316    14.292    
                         clock uncertainty           -0.130    14.162    
    SLICE_X0Y130         FDSE (Setup_fdse_C_S)       -0.522    13.640    wav_display_m1/v_data_reg[14]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.782ns (47.362%)  route 3.092ns (52.638%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT2 (Prop_lut2_I1_O)        0.108     3.593 r  wav_display_m1/timing_gen_xy_m0/v_data[15]_i_1__0/O
                         net (fo=11, routed)          1.431     5.023    wav_display_m1/timing_gen_xy_m0_n_15
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.322    13.976    wav_display_m1/bbstub_clk_out1
    SLICE_X0Y130         FDSE                                         r  wav_display_m1/v_data_reg[14]_lopt_replica_4/C
                         clock pessimism              0.316    14.292    
                         clock uncertainty           -0.130    14.162    
    SLICE_X0Y130         FDSE (Setup_fdse_C_S)       -0.522    13.640    wav_display_m1/v_data_reg[14]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 2.779ns (45.704%)  route 3.301ns (54.296%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT3 (Prop_lut3_I1_O)        0.105     3.590 r  wav_display_m1/timing_gen_xy_m0/v_data[23]_i_1/O
                         net (fo=2, routed)           1.640     5.230    wav_display_m1/timing_gen_xy_m0_n_13
    SLICE_X9Y113         FDRE                                         r  wav_display_m1/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.258    13.912    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y113         FDRE                                         r  wav_display_m1/v_data_reg[23]/C
                         clock pessimism              0.316    14.228    
                         clock uncertainty           -0.130    14.098    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.047    14.051    wav_display_m1/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[23]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.779ns (46.803%)  route 3.159ns (53.197%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -0.850    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y64         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.275 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.066     2.341    wav_display_m1/timing_gen_xy_m0/doutb[3]
    SLICE_X10Y157        LUT6 (Prop_lut6_I0_O)        0.105     2.446 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.446    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.890 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.595     3.485    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X9Y157         LUT3 (Prop_lut3_I1_O)        0.105     3.590 r  wav_display_m1/timing_gen_xy_m0/v_data[23]_i_1/O
                         net (fo=2, routed)           1.497     5.087    wav_display_m1/timing_gen_xy_m0_n_13
    SLICE_X9Y113         FDRE                                         r  wav_display_m1/v_data_reg[23]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.258    13.912    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y113         FDRE                                         r  wav_display_m1/v_data_reg[23]_lopt_replica/C
                         clock pessimism              0.316    14.228    
                         clock uncertainty           -0.130    14.098    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.059    14.039    wav_display_m1/v_data_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  8.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.652%)  route 0.168ns (54.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y161         FDRE                                         r  wav_display_m1/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[5]/Q
                         net (fo=6, routed)           0.168    -0.055    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.340%)  route 0.177ns (55.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y160         FDRE                                         r  wav_display_m1/rdaddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[6]/Q
                         net (fo=5, routed)           0.177    -0.046    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.814%)  route 0.186ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y161         FDRE                                         r  wav_display_m1/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.128    -0.236 r  wav_display_m1/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.186    -0.050    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.179    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.907%)  route 0.231ns (62.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y161         FDRE                                         r  wav_display_m1/rdaddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[2]/Q
                         net (fo=6, routed)           0.231     0.008    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/rgb_g_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.581%)  route 0.102ns (35.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.677    -0.336    color_bar_m0/clk_out1
    SLICE_X4Y161         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDCE (Prop_fdce_C_Q)         0.141    -0.195 f  color_bar_m0/active_x_reg[9]/Q
                         net (fo=1, routed)           0.102    -0.093    color_bar_m0/active_x[9]
    SLICE_X6Y161         LUT5 (Prop_lut5_I0_O)        0.045    -0.048 r  color_bar_m0/rgb_g_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    color_bar_m0/rgb_g_reg[7]_i_1_n_0
    SLICE_X6Y161         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.954    -0.720    color_bar_m0/clk_out1
    SLICE_X6Y161         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]/C
                         clock pessimism              0.400    -0.320    
    SLICE_X6Y161         FDCE (Hold_fdce_C_D)         0.121    -0.199    color_bar_m0/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.569%)  route 0.279ns (66.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.651    -0.362    wav_display_m0/bbstub_clk_out1
    SLICE_X11Y155        FDRE                                         r  wav_display_m0/rdaddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.221 r  wav_display_m0/rdaddress_reg[6]/Q
                         net (fo=5, routed)           0.279     0.058    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.965    -0.709    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y62         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.423    -0.286    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.103    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.993%)  route 0.228ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y160         FDRE                                         r  wav_display_m1/rdaddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.128    -0.236 r  wav_display_m1/rdaddress_reg[8]/Q
                         net (fo=3, routed)           0.228    -0.008    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.179    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.322%)  route 0.270ns (65.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y160         FDRE                                         r  wav_display_m1/rdaddress_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[7]/Q
                         net (fo=4, routed)           0.270     0.047    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.306%)  route 0.270ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y160         FDRE                                         r  wav_display_m1/rdaddress_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[9]/Q
                         net (fo=2, routed)           0.270     0.047    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.243%)  route 0.271ns (65.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.649    -0.364    wav_display_m1/bbstub_clk_out1
    SLICE_X9Y160         FDRE                                         r  wav_display_m1/rdaddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  wav_display_m1/rdaddress_reg[4]/Q
                         net (fo=4, routed)           0.271     0.048    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.963    -0.711    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y64         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    -0.309    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.126    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y64     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y62     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X3Y160     color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X4Y161     color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X4Y161     color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X4Y159     color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X4Y159     color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X4Y159     color_bar_m0/active_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y169     wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y169     wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y157     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y157     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X6Y158     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y157     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y169     wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y169     wav_display_m1/timing_gen_xy_m0/hs_d0_reg_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_pll
  To Clock:  clkfbout_adc_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y1    adc_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



