{
  "submitter" : "Reach",
  "model_relation" : "extension",
  "extracted_information" : {
    "interaction_type" : "Amount",
    "negative_information" : false,
    "participant_b" : {
      "in_model" : true,
      "identifier" : "pfam:PF07670",
      "entity_text" : "gate",
      "entity_type" : "family"
    },
    "hypothesis_information" : false,
    "context" : {
      "Organ" : [ "uberon:UBERON:0012176" ]
    }
  },
  "verbose_text" : "The VHDL gate level structural model of the NCL FPM was designed using gate delays based on physical-level simulations with TSMC 1.8 V 0.18 mum static CMOS technology libraries [XREF_BIBR].",
  "reading_complete" : "2020-08-04T17:44:09Z",
  "reader_type" : "machine",
  "reading_started" : "2020-08-04T17:39:28Z",
  "trigger" : "level",
  "evidence" : [ "gate level" ],
  "pmc_id" : "4387975",
  "score" : 0
}