{
  "history": [
    [
      {
        "cmd": "cd \"tmp/quartus/ExampleTop0\"",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "project_new ExampleTop0 -overwrite",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "project_open ExampleTop0",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [
          "Project is already open: ExampleTop0"
        ],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "set_global_assignment -name FAMILY \"Arria 10\"",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "set_global_assignment -name DEVICE 10AX048H1F34E1HG",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "set_global_assignment -name VERILOG_FILE \"src/ExampleTop0.v\"",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "set_global_assignment -name TOP_LEVEL_ENTITY ExampleTop0",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "package require ::quartus::project",
        "resultText": "6.0",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "package require ::quartus::flow",
        "resultText": "1.1",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "execute_module -tool ipg",
        "resultText": "",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      []
    ],
    [
      {
        "cmd": "execute_module -tool map",
        "resultText": "Info: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition\r\n    Info: Processing started: {% RecordingToolController.NAME_DATE %}\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off ExampleTop0 -c ExampleTop0\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file src/ExampleTop0.v\r\n    Info (12023): Found entity 1: ExampleTop0 File: {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/src/ExampleTop0.v Line: 4\r\nInfo (12127): Elaborating entity \"ExampleTop0\" for the top level hierarchy\r\nInfo (19000): Inferred 1 megafunctions from design logic\r\n    Info (276029): Inferred altsyncram megafunction from the following design logic: \"ram_rtl_0\" \r\n        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT\r\n        Info (286033): Parameter WIDTH_A set to 8\r\n        Info (286033): Parameter WIDTHAD_A set to 10\r\n        Info (286033): Parameter NUMWORDS_A set to 1024\r\n        Info (286033): Parameter WIDTH_B set to 8\r\n        Info (286033): Parameter WIDTHAD_B set to 10\r\n        Info (286033): Parameter NUMWORDS_B set to 1024\r\n        Info (286033): Parameter ADDRESS_ACLR_A set to NONE\r\n        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED\r\n        Info (286033): Parameter ADDRESS_ACLR_B set to NONE\r\n        Info (286033): Parameter OUTDATA_ACLR_B set to NONE\r\n        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0\r\n        Info (286033): Parameter INDATA_ACLR_A set to NONE\r\n        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE\r\n        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA\r\n        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0\r\nInfo (12130): Elaborated megafunction instantiation \"altsyncram:ram_rtl_0\"\r\nInfo (12133): Instantiated megafunction \"altsyncram:ram_rtl_0\" with the following parameter:\r\n    Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"\r\n    Info (12134): Parameter \"WIDTH_A\" = \"8\"\r\n    Info (12134): Parameter \"WIDTHAD_A\" = \"10\"\r\n    Info (12134): Parameter \"NUMWORDS_A\" = \"1024\"\r\n    Info (12134): Parameter \"WIDTH_B\" = \"8\"\r\n    Info (12134): Parameter \"WIDTHAD_B\" = \"10\"\r\n    Info (12134): Parameter \"NUMWORDS_B\" = \"1024\"\r\n    Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"\r\n    Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"\r\n    Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"\r\n    Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"\r\n    Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"\r\n    Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"\r\n    Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"\r\n    Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"\r\n    Info (12134): Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"\r\nInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9up1.tdf\r\n    Info (12023): Found entity 1: altsyncram_9up1 File: {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/db/altsyncram_9up1.tdf Line: 27\r\nInfo (286030): Timing-Driven Synthesis is running\r\nInfo (21057): Implemented 50 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 26 input pins\r\n    Info (21059): Implemented 12 output pins\r\n    Info (21061): Implemented 4 logic cells\r\n    Info (21064): Implemented 8 RAM segments\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: {% RecordingExecutor.QUARTUS_PEAK_VIRT_MEM %} megabytes\r\n    Info: Processing ended: {% RecordingToolController.NAME_DATE %}\r\n    Info: Elapsed time: {% RecordingExecutor.QUARTUS_ELAPSED_TIME %}\r\n    Info: Total CPU time (on all processors): {% RecordingExecutor.QUARTUS_TOTAL_CPU_TIME %}",
        "errors": [],
        "criticalWarnings": [],
        "warnings": [],
        "infos": [],
        "__class__": "TclCmdResult"
      },
      [
        [
          "tmp/quartus/ExampleTop0/ExampleTop0.map.rpt",
          {
            "mode": "w",
            "text": "Analysis & Synthesis report for ExampleTop0\n{% RecordingToolController.NAME_DATE %}\nQuartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition\n\n\n---------------------\n; Table of Contents ;\n---------------------\n  1. Legal Notice\n  2. Analysis & Synthesis Summary\n  3. Analysis & Synthesis Settings\n  4. Parallel Compilation\n  5. Analysis & Synthesis Source Files Read\n  6. Analysis & Synthesis Resource Usage Summary\n  7. Analysis & Synthesis Resource Utilization by Entity\n  8. Analysis & Synthesis RAM Summary\n  9. General Register Statistics\n 10. Registers Packed Into Inferred Megafunctions\n 11. Source assignments for altsyncram:ram_rtl_0|altsyncram_9up1:auto_generated\n 12. Parameter Settings for User Entity Instance: Top-level Entity: |ExampleTop0\n 13. Parameter Settings for Inferred Entity Instance: altsyncram:ram_rtl_0\n 14. altsyncram Parameter Settings by Entity Instance\n 15. Post-Synthesis Netlist Statistics for Top Partition\n 16. Elapsed Time Per Partition\n 17. Analysis & Synthesis Messages\n\n\n\n----------------\n; Legal Notice ;\n----------------\nCopyright (C) 2018  Intel Corporation. All rights reserved.\nYour use of Intel Corporation's design tools, logic functions \nand other software and tools, and its AMPP partner logic \nfunctions, and any output files from any of the foregoing \n(including device programming or simulation files), and any \nassociated documentation or information are expressly subject \nto the terms and conditions of the Intel Program License \nSubscription Agreement, the Intel Quartus Prime License Agreement,\nthe Intel FPGA IP License Agreement, or other applicable license\nagreement, including, without limitation, that your use is for\nthe sole purpose of programming logic devices manufactured by\nIntel and sold by Intel or its authorized distributors.  Please\nrefer to the applicable agreement for further details.\n\n\n\n+-------------------------------------------------------------------------------+\n; Analysis & Synthesis Summary                                                  ;\n+-----------------------------+-------------------------------------------------+\n; Analysis & Synthesis Status ; Successful - {% RecordingToolController.NAME_DATE %}           ;\n; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;\n; Revision Name               ; ExampleTop0                                     ;\n; Top-level Entity Name       ; ExampleTop0                                     ;\n; Family                      ; Arria 10                                        ;\n; Logic utilization (in ALMs) ; N/A                                             ;\n; Total registers             ; 1                                               ;\n; Total pins                  ; 38                                              ;\n; Total virtual pins          ; 0                                               ;\n; Total block memory bits     ; 8,192                                           ;\n; Total DSP Blocks            ; 0                                               ;\n; Total HSSI RX channels      ; 0                                               ;\n; Total HSSI TX channels      ; 0                                               ;\n; Total PLLs                  ; 0                                               ;\n+-----------------------------+-------------------------------------------------+\n\n\n+---------------------------------------------------------------------------------------------------------------------------+\n; Analysis & Synthesis Settings                                                                                             ;\n+---------------------------------------------------------------------------------+--------------------+--------------------+\n; Option                                                                          ; Setting            ; Default Value      ;\n+---------------------------------------------------------------------------------+--------------------+--------------------+\n; Device                                                                          ; 10AX048H1F34E1HG   ;                    ;\n; Top-level entity name                                                           ; ExampleTop0        ; ExampleTop0        ;\n; Family name                                                                     ; Arria 10           ; Cyclone V          ;\n; Use smart compilation                                                           ; Off                ; Off                ;\n; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;\n; Enable compact report table                                                     ; Off                ; Off                ;\n; Restructure Multiplexers                                                        ; Auto               ; Auto               ;\n; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;\n; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;\n; Preserve fewer node names                                                       ; On                 ; On                 ;\n; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;\n; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;\n; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;\n; State Machine Processing                                                        ; Auto               ; Auto               ;\n; Safe State Machine                                                              ; Off                ; Off                ;\n; Extract Verilog State Machines                                                  ; On                 ; On                 ;\n; Extract VHDL State Machines                                                     ; On                 ; On                 ;\n; Ignore Verilog initial constructs                                               ; Off                ; Off                ;\n; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;\n; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;\n; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;\n; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;\n; Parallel Synthesis                                                              ; On                 ; On                 ;\n; DSP Block Balancing                                                             ; Auto               ; Auto               ;\n; NOT Gate Push-Back                                                              ; On                 ; On                 ;\n; Power-Up Don't Care                                                             ; On                 ; On                 ;\n; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;\n; Remove Duplicate Registers                                                      ; On                 ; On                 ;\n; Ignore CARRY Buffers                                                            ; Off                ; Off                ;\n; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;\n; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;\n; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;\n; Ignore LCELL Buffers                                                            ; Off                ; Off                ;\n; Ignore SOFT Buffers                                                             ; On                 ; On                 ;\n; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;\n; Optimization Technique                                                          ; Balanced           ; Balanced           ;\n; Carry Chain Length                                                              ; 70                 ; 70                 ;\n; Auto Carry Chains                                                               ; On                 ; On                 ;\n; Auto Open-Drain Pins                                                            ; On                 ; On                 ;\n; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;\n; Auto ROM Replacement                                                            ; On                 ; On                 ;\n; Auto RAM Replacement                                                            ; On                 ; On                 ;\n; Auto DSP Block Replacement                                                      ; On                 ; On                 ;\n; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;\n; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;\n; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;\n; Strict RAM Replacement                                                          ; Off                ; Off                ;\n; Allow Synchronous Control Signals                                               ; On                 ; On                 ;\n; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;\n; Auto Resource Sharing                                                           ; Off                ; Off                ;\n; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;\n; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;\n; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;\n; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;\n; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;\n; Timing-Driven Synthesis                                                         ; On                 ; On                 ;\n; Report Parameter Settings                                                       ; On                 ; On                 ;\n; Report Source Assignments                                                       ; On                 ; On                 ;\n; Report Connectivity Checks                                                      ; On                 ; On                 ;\n; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;\n; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;\n; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;\n; HDL message level                                                               ; Level2             ; Level2             ;\n; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;\n; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;\n; Number of Rows Reported in Synthesis Migration Checks                           ; 5000               ; 5000               ;\n; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;\n; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;\n; Clock MUX Protection                                                            ; On                 ; On                 ;\n; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;\n; Block Design Naming                                                             ; Auto               ; Auto               ;\n; SDC constraint protection                                                       ; Off                ; Off                ;\n; Synthesis Effort                                                                ; Auto               ; Auto               ;\n; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;\n; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;\n; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;\n; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;\n; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;\n; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;\n; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;\n+---------------------------------------------------------------------------------+--------------------+--------------------+\n\n\n+------------------------------------------+\n; Parallel Compilation                     ;\n+----------------------------+-------------+\n; Processors                 ; Number      ;\n+----------------------------+-------------+\n; Number detected on machine ; 12          ;\n; Maximum allowed            ; 6           ;\n;                            ;             ;\n; Average used               ; 1.00        ;\n; Maximum used               ; 6           ;\n;                            ;             ;\n; Usage by Processor         ; % Time Used ;\n;     Processor 1            ; 100.0%      ;\n;     Processors 2-6         ;   0.0%      ;\n+----------------------------+-------------+\n\n\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;\n+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+\n; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;\n+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+\n; src/ExampleTop0.v                ; yes             ; User Verilog HDL File        ; {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/src/ExampleTop0.v      ;         ;\n; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;\n; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;\n; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;\n; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;\n; aglobal180.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                    ;         ;\n; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;\n; altrom.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;\n; altram.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altram.inc                                                        ;         ;\n; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;\n; db/altsyncram_9up1.tdf           ; yes             ; Auto-Generated Megafunction  ; {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/db/altsyncram_9up1.tdf ;         ;\n+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+\n\n\n+---------------------------------------------------------+\n; Analysis & Synthesis Resource Usage Summary             ;\n+---------------------------------------------+-----------+\n; Resource                                    ; Usage     ;\n+---------------------------------------------+-----------+\n; Estimate of Logic utilization (ALMs needed) ; 2         ;\n;                                             ;           ;\n; Combinational ALUT usage for logic          ; 4         ;\n;     -- 7 input functions                    ; 0         ;\n;     -- 6 input functions                    ; 0         ;\n;     -- 5 input functions                    ; 0         ;\n;     -- 4 input functions                    ; 0         ;\n;     -- <=3 input functions                  ; 4         ;\n;                                             ;           ;\n; Dedicated logic registers                   ; 1         ;\n;                                             ;           ;\n; I/O pins                                    ; 38        ;\n; Total MLAB memory bits                      ; 0         ;\n; Total block memory bits                     ; 8192      ;\n;                                             ;           ;\n; Total DSP Blocks                            ; 0         ;\n;     -- Total Fixed Point DSP Blocks         ; 0         ;\n;     -- Total Floating Point DSP Blocks      ; 0         ;\n;                                             ;           ;\n; Maximum fan-out node                        ; clk~input ;\n; Maximum fan-out                             ; 9         ;\n; Total fan-out                               ; 172       ;\n; Average fan-out                             ; 1.93      ;\n+---------------------------------------------+-----------+\n\n\n+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;\n+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-----------------+--------------+\n; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Entity Name     ; Library Name ;\n+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-----------------+--------------+\n; |ExampleTop0                           ; 4 (4)               ; 1 (1)                     ; 8192              ; 0          ; 38   ; 0            ; |ExampleTop0                                                     ; ExampleTop0     ; work         ;\n;    |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ExampleTop0|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;\n;       |altsyncram_9up1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ExampleTop0|altsyncram:ram_rtl_0|altsyncram_9up1:auto_generated ; altsyncram_9up1 ; work         ;\n+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-----------------+--------------+\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\n\n\n+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+\n; Analysis & Synthesis RAM Summary                                                                                                                                   ;\n+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+\n; Name                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;\n+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+\n; altsyncram:ram_rtl_0|altsyncram_9up1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;\n+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+\n\n\n+------------------------------------------------------+\n; General Register Statistics                          ;\n+----------------------------------------------+-------+\n; Statistic                                    ; Value ;\n+----------------------------------------------+-------+\n; Total registers                              ; 1     ;\n; Number of registers using Synchronous Clear  ; 0     ;\n; Number of registers using Synchronous Load   ; 0     ;\n; Number of registers using Asynchronous Clear ; 0     ;\n; Number of registers using Asynchronous Load  ; 0     ;\n; Number of registers using Clock Enable       ; 0     ;\n; Number of registers using Preset             ; 0     ;\n+----------------------------------------------+-------+\n\n\n+----------------------------------------------+\n; Registers Packed Into Inferred Megafunctions ;\n+-----------------------+--------------+-------+\n; Register Name         ; Megafunction ; Type  ;\n+-----------------------+--------------+-------+\n; ram_port_dout[0]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[1]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[2]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[3]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[4]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[5]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[6]~reg0 ; ram_rtl_0    ; RAM   ;\n; ram_port_dout[7]~reg0 ; ram_rtl_0    ; RAM   ;\n+-----------------------+--------------+-------+\n\n\n+----------------------------------------------------------------------------+\n; Source assignments for altsyncram:ram_rtl_0|altsyncram_9up1:auto_generated ;\n+---------------------------------+--------------------+------+--------------+\n; Assignment                      ; Value              ; From ; To           ;\n+---------------------------------+--------------------+------+--------------+\n; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;\n+---------------------------------+--------------------+------+--------------+\n\n\n+-----------------------------------------------------------------------------+\n; Parameter Settings for User Entity Instance: Top-level Entity: |ExampleTop0 ;\n+----------------+-------+----------------------------------------------------+\n; Parameter Name ; Value ; Type                                               ;\n+----------------+-------+----------------------------------------------------+\n; DATA_WIDTH     ; 2     ; Signed Integer                                     ;\n+----------------+-------+----------------------------------------------------+\nNote: In order to hide this table in the UI and the text report file, please set the \"Show Parameter Settings in Synthesis Report\" option in \"Analysis and Synthesis Settings -> More Settings\" to \"Off\".\n\n\n+----------------------------------------------------------------------------+\n; Parameter Settings for Inferred Entity Instance: altsyncram:ram_rtl_0      ;\n+------------------------------------+----------------------+----------------+\n; Parameter Name                     ; Value                ; Type           ;\n+------------------------------------+----------------------+----------------+\n; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;\n; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;\n; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;\n; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;\n; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;\n; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;\n; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;\n; WIDTH_A                            ; 8                    ; Untyped        ;\n; WIDTHAD_A                          ; 10                   ; Untyped        ;\n; NUMWORDS_A                         ; 1024                 ; Untyped        ;\n; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;\n; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;\n; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;\n; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;\n; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;\n; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;\n; WIDTH_B                            ; 8                    ; Untyped        ;\n; WIDTHAD_B                          ; 10                   ; Untyped        ;\n; NUMWORDS_B                         ; 1024                 ; Untyped        ;\n; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;\n; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;\n; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped        ;\n; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;\n; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;\n; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;\n; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;\n; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;\n; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;\n; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;\n; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;\n; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;\n; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;\n; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;\n; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;\n; BYTE_SIZE                          ; 8                    ; Untyped        ;\n; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;\n; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;\n; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;\n; INIT_FILE                          ; UNUSED               ; Untyped        ;\n; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;\n; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;\n; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;\n; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;\n; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;\n; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;\n; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;\n; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;\n; ENABLE_ECC                         ; FALSE                ; Untyped        ;\n; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;\n; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;\n; DEVICE_FAMILY                      ; Arria 10             ; Untyped        ;\n; CBXI_PARAMETER                     ; altsyncram_9up1      ; Untyped        ;\n+------------------------------------+----------------------+----------------+\nNote: In order to hide this table in the UI and the text report file, please set the \"Show Parameter Settings in Synthesis Report\" option in \"Analysis and Synthesis Settings -> More Settings\" to \"Off\".\n\n\n+------------------------------------------------------------------+\n; altsyncram Parameter Settings by Entity Instance                 ;\n+-------------------------------------------+----------------------+\n; Name                                      ; Value                ;\n+-------------------------------------------+----------------------+\n; Number of entity instances                ; 1                    ;\n; Entity Instance                           ; altsyncram:ram_rtl_0 ;\n;     -- OPERATION_MODE                     ; DUAL_PORT            ;\n;     -- WIDTH_A                            ; 8                    ;\n;     -- NUMWORDS_A                         ; 1024                 ;\n;     -- OUTDATA_REG_A                      ; UNREGISTERED         ;\n;     -- WIDTH_B                            ; 8                    ;\n;     -- NUMWORDS_B                         ; 1024                 ;\n;     -- ADDRESS_REG_B                      ; CLOCK0               ;\n;     -- OUTDATA_REG_B                      ; UNREGISTERED         ;\n;     -- RAM_BLOCK_TYPE                     ; AUTO                 ;\n;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ;\n+-------------------------------------------+----------------------+\n\n\n+-----------------------------------------------------+\n; Post-Synthesis Netlist Statistics for Top Partition ;\n+-----------------------+-----------------------------+\n; Type                  ; Count                       ;\n+-----------------------+-----------------------------+\n; boundary_port         ; 38                          ;\n; twentynm_ff           ; 1                           ;\n;     plain             ; 1                           ;\n; twentynm_lcell_comb   ; 5                           ;\n;     normal            ; 5                           ;\n;         1 data inputs ; 1                           ;\n;         2 data inputs ; 4                           ;\n; twentynm_ram_block    ; 8                           ;\n;                       ;                             ;\n; Max LUT depth         ; 1.00                        ;\n; Average LUT depth     ; 0.33                        ;\n+-----------------------+-----------------------------+\n\n\n+-------------------------------+\n; Elapsed Time Per Partition    ;\n+----------------+--------------+\n; Partition Name ; Elapsed Time ;\n+----------------+--------------+\n; Top            ; 00:00:00     ;\n+----------------+--------------+\n\n\n+-------------------------------+\n; Analysis & Synthesis Messages ;\n+-------------------------------+\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition\n    Info: Processing started: {% RecordingToolController.NAME_DATE %}\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off ExampleTop0 -c ExampleTop0\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file src/ExampleTop0.v\n    Info (12023): Found entity 1: ExampleTop0 File: {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/src/ExampleTop0.v Line: 4\nInfo (12127): Elaborating entity \"ExampleTop0\" for the top level hierarchy\nInfo (19000): Inferred 1 megafunctions from design logic\n    Info (276029): Inferred altsyncram megafunction from the following design logic: \"ram_rtl_0\" \n        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT\n        Info (286033): Parameter WIDTH_A set to 8\n        Info (286033): Parameter WIDTHAD_A set to 10\n        Info (286033): Parameter NUMWORDS_A set to 1024\n        Info (286033): Parameter WIDTH_B set to 8\n        Info (286033): Parameter WIDTHAD_B set to 10\n        Info (286033): Parameter NUMWORDS_B set to 1024\n        Info (286033): Parameter ADDRESS_ACLR_A set to NONE\n        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED\n        Info (286033): Parameter ADDRESS_ACLR_B set to NONE\n        Info (286033): Parameter OUTDATA_ACLR_B set to NONE\n        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0\n        Info (286033): Parameter INDATA_ACLR_A set to NONE\n        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE\n        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA\n        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0\nInfo (12130): Elaborated megafunction instantiation \"altsyncram:ram_rtl_0\"\nInfo (12133): Instantiated megafunction \"altsyncram:ram_rtl_0\" with the following parameter:\n    Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"\n    Info (12134): Parameter \"WIDTH_A\" = \"8\"\n    Info (12134): Parameter \"WIDTHAD_A\" = \"10\"\n    Info (12134): Parameter \"NUMWORDS_A\" = \"1024\"\n    Info (12134): Parameter \"WIDTH_B\" = \"8\"\n    Info (12134): Parameter \"WIDTHAD_B\" = \"10\"\n    Info (12134): Parameter \"NUMWORDS_B\" = \"1024\"\n    Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"\n    Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"\n    Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"\n    Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"\n    Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"\n    Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"\n    Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"\n    Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"\n    Info (12134): Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"\nInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9up1.tdf\n    Info (12023): Found entity 1: altsyncram_9up1 File: {% RecordingToolController.PWD %}/tmp/quartus/ExampleTop0/db/altsyncram_9up1.tdf Line: 27\nInfo (286030): Timing-Driven Synthesis is running\nInfo (21057): Implemented 50 device resources after synthesis - the final resource count might be different\n    Info (21058): Implemented 26 input pins\n    Info (21059): Implemented 12 output pins\n    Info (21061): Implemented 4 logic cells\n    Info (21064): Implemented 8 RAM segments\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: {% RecordingExecutor.QUARTUS_PEAK_VIRT_MEM %} megabytes\n    Info: Processing ended: {% RecordingToolController.NAME_DATE %}\n    Info: Elapsed time: {% RecordingExecutor.QUARTUS_ELAPSED_TIME %}\n    Info: Total CPU time (on all processors): {% RecordingExecutor.QUARTUS_TOTAL_CPU_TIME %}\n\n\n",
            "__class__": "FileOp"
          }
        ]
      ]
    ]
  ],
  "filesToWatch": {
    "tmp/quartus/ExampleTop0/ExampleTop0.map.rpt": {
      "mode": "d",
      "text": null,
      "__class__": "FileOp"
    }
  },
  "executorCls": [
    "hwtBuildsystem.quartus.executor",
    "QuartusExecutor"
  ],
  "workerCnt": null
}