#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000018857fe23f0 .scope module, "cache_hierarchy_tb" "cache_hierarchy_tb" 2 5;
 .timescale -9 -12;
v0000018858046780_0 .var "address", 31 0;
v0000018858047360_0 .var "clk", 0 0;
v0000018858046460_0 .var "data_in", 7 0;
v0000018858046500_0 .net "data_out", 7 0, L_0000018858047ae0;  1 drivers
v0000018858046820_0 .var "l1_data", 7 0;
v00000188580468c0_0 .net "l1_hit", 0 0, v00000188580455d0_0;  1 drivers
v0000018858047400_0 .net "l1_miss", 0 0, v0000018858044a90_0;  1 drivers
v0000018858046960_0 .var "l1_tag", 31 0;
v00000188580465a0_0 .var "l1_valid", 0 0;
v00000188580477c0_0 .var "l2_data", 7 0;
v0000018858046a00_0 .net "l2_hit", 0 0, v0000018858044db0_0;  1 drivers
v0000018858046be0_0 .net "l2_miss", 0 0, v0000018858045b70_0;  1 drivers
v0000018858046c80_0 .var "l2_tag", 31 0;
v0000018858046d20_0 .var "l2_valid", 0 0;
v0000018858046f00_0 .net "memory_access", 0 0, L_0000018857fdde80;  1 drivers
v00000188580474a0_0 .var "read_write", 0 0;
v0000018858047540_0 .var "rst_n", 0 0;
E_0000018857fe58f0 .event posedge, v0000018857fb3270_0;
S_0000018857fe9d40 .scope module, "dut" "cache_hierarchy" 2 32, 3 165 0, S_0000018857fe23f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "l1_valid";
    .port_info 6 /INPUT 32 "l1_stored_tag";
    .port_info 7 /INPUT 8 "l1_data";
    .port_info 8 /INPUT 1 "l2_valid";
    .port_info 9 /INPUT 32 "l2_stored_tag";
    .port_info 10 /INPUT 8 "l2_data";
    .port_info 11 /OUTPUT 1 "l1_hit";
    .port_info 12 /OUTPUT 1 "l1_miss";
    .port_info 13 /OUTPUT 1 "l2_hit";
    .port_info 14 /OUTPUT 1 "l2_miss";
    .port_info 15 /OUTPUT 8 "data_out";
    .port_info 16 /OUTPUT 1 "memory_access";
L_0000018857fdde80 .functor BUFZ 1, v0000018858044a90_0, C4<0>, C4<0>, C4<0>;
L_00000188580703e8 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000018858046140_0 .net *"_ivl_12", 7 0, L_00000188580703e8;  1 drivers
v0000018858047ea0_0 .net *"_ivl_14", 7 0, L_0000018858047a40;  1 drivers
L_00000188580701f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188580461e0_0 .net *"_ivl_3", 23 0, L_00000188580701f0;  1 drivers
L_00000188580703a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018858047d60_0 .net *"_ivl_8", 23 0, L_00000188580703a0;  1 drivers
v0000018858046b40_0 .net "address", 31 0, v0000018858046780_0;  1 drivers
v00000188580470e0_0 .net "clk", 0 0, v0000018858047360_0;  1 drivers
v0000018858047040_0 .net "data_in", 7 0, v0000018858046460_0;  1 drivers
v0000018858047180_0 .net "data_out", 7 0, L_0000018858047ae0;  alias, 1 drivers
v0000018858047220_0 .net "l1_data", 7 0, v0000018858046820_0;  1 drivers
v0000018858046fa0_0 .net "l1_hit", 0 0, v00000188580455d0_0;  alias, 1 drivers
v0000018858047f40_0 .net "l1_miss", 0 0, v0000018858044a90_0;  alias, 1 drivers
v00000188580463c0_0 .net "l1_stored_tag", 31 0, v0000018858046960_0;  1 drivers
v00000188580460a0_0 .net "l1_valid", 0 0, v00000188580465a0_0;  1 drivers
v0000018858046aa0_0 .net "l2_data", 7 0, v00000188580477c0_0;  1 drivers
v0000018858046280_0 .net "l2_hit", 0 0, v0000018858044db0_0;  alias, 1 drivers
v0000018858046320_0 .net "l2_miss", 0 0, v0000018858045b70_0;  alias, 1 drivers
v0000018858047b80_0 .net "l2_stored_tag", 31 0, v0000018858046c80_0;  1 drivers
v0000018858047e00_0 .net "l2_valid", 0 0, v0000018858046d20_0;  1 drivers
v0000018858046dc0_0 .net "memory_access", 0 0, L_0000018857fdde80;  alias, 1 drivers
v00000188580472c0_0 .net "read_write", 0 0, v00000188580474a0_0;  1 drivers
v00000188580466e0_0 .net "rst_n", 0 0, v0000018858047540_0;  1 drivers
L_0000018858047680 .concat [ 8 24 0 0], v0000018858046820_0, L_00000188580701f0;
L_00000188580479a0 .concat [ 8 24 0 0], v00000188580477c0_0, L_00000188580703a0;
L_0000018858047a40 .functor MUXZ 8, L_00000188580703e8, v00000188580477c0_0, v0000018858044db0_0, C4<>;
L_0000018858047ae0 .functor MUXZ 8, L_0000018858047a40, v0000018858046820_0, v00000188580455d0_0, C4<>;
S_0000018857fe7510 .scope module, "l1_ctrl" "l1_cache_controller" 3 191, 3 49 0, S_0000018857fe9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /OUTPUT 1 "l1_hit";
    .port_info 9 /OUTPUT 1 "l1_miss";
    .port_info 10 /OUTPUT 8 "data_out";
    .port_info 11 /OUTPUT 32 "decoded_tag";
    .port_info 12 /OUTPUT 16 "decoded_index";
    .port_info 13 /OUTPUT 32 "decoded_offset";
v00000188580457b0_0 .net "address", 31 0, v0000018858046780_0;  alias, 1 drivers
v0000018858045210_0 .net "clk", 0 0, v0000018858047360_0;  alias, 1 drivers
v0000018858045850_0 .net "data_in", 7 0, v0000018858046460_0;  alias, 1 drivers
v00000188580458f0_0 .var "data_out", 7 0;
v0000018858045f30_0 .net "decoded_index", 15 0, v0000018858045710_0;  1 drivers
v0000018858045990_0 .net "decoded_offset", 31 0, v0000018857fb31d0_0;  1 drivers
v0000018858044090_0 .net "decoded_tag", 31 0, v00000188580443b0_0;  1 drivers
v00000188580455d0_0 .var "l1_hit", 0 0;
v0000018858044130_0 .net "l1_hit_internal", 0 0, L_0000018857fddb00;  1 drivers
v0000018858044a90_0 .var "l1_miss", 0 0;
v0000018858045e90_0 .net "read_write", 0 0, v00000188580474a0_0;  alias, 1 drivers
v00000188580441d0_0 .net "rst_n", 0 0, v0000018858047540_0;  alias, 1 drivers
v0000018858045a30_0 .net "stored_data", 31 0, L_0000018858047680;  1 drivers
v0000018858045c10_0 .net "stored_tag", 31 0, v0000018858046960_0;  alias, 1 drivers
v00000188580450d0_0 .net "valid", 0 0, v00000188580465a0_0;  alias, 1 drivers
E_0000018857fe59f0/0 .event negedge, v00000188580449f0_0;
E_0000018857fe59f0/1 .event posedge, v0000018857fb3270_0;
E_0000018857fe59f0 .event/or E_0000018857fe59f0/0, E_0000018857fe59f0/1;
S_0000018857fc20e0 .scope module, "hit_det" "cache_hit_detector" 3 71, 3 3 0, S_0000018857fe7510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 16 "num_sets";
    .port_info 4 /INPUT 8 "offset_bits";
    .port_info 5 /INPUT 8 "index_bits";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 1 "valid_bit";
    .port_info 8 /OUTPUT 16 "set_index";
    .port_info 9 /OUTPUT 32 "tag";
    .port_info 10 /OUTPUT 32 "block_offset";
    .port_info 11 /OUTPUT 1 "tag_match";
    .port_info 12 /OUTPUT 1 "hit_signal";
L_0000018857fddb00 .functor AND 1, v00000188580465a0_0, L_00000188580475e0, C4<1>, C4<1>;
v0000018857fb2c30_0 .net *"_ivl_0", 0 0, L_0000018858047860;  1 drivers
L_0000018858070088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018857fb2e10_0 .net/2u *"_ivl_2", 0 0, L_0000018858070088;  1 drivers
L_00000188580700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018857fb3090_0 .net/2u *"_ivl_4", 0 0, L_00000188580700d0;  1 drivers
v0000018857fb3130_0 .net "address", 31 0, v0000018858046780_0;  alias, 1 drivers
v0000018857fb31d0_0 .var "block_offset", 31 0;
v0000018857fb3270_0 .net "clk", 0 0, v0000018858047360_0;  alias, 1 drivers
v0000018857fb3590_0 .net "hit_signal", 0 0, L_0000018857fddb00;  alias, 1 drivers
L_00000188580701a8 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0000018858044b30_0 .net "index_bits", 7 0, L_00000188580701a8;  1 drivers
L_0000018858070118 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v00000188580453f0_0 .net "num_sets", 15 0, L_0000018858070118;  1 drivers
L_0000018858070160 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0000018858045ad0_0 .net "offset_bits", 7 0, L_0000018858070160;  1 drivers
v00000188580449f0_0 .net "rst_n", 0 0, v0000018858047540_0;  alias, 1 drivers
v0000018858045710_0 .var "set_index", 15 0;
v0000018858045030_0 .net "stored_tag", 31 0, v0000018858046960_0;  alias, 1 drivers
v00000188580443b0_0 .var "tag", 31 0;
v0000018858044450_0 .net "tag_match", 0 0, L_00000188580475e0;  1 drivers
v0000018858045350_0 .net "valid_bit", 0 0, v00000188580465a0_0;  alias, 1 drivers
E_0000018857fe5a70 .event anyedge, v0000018857fb3130_0, v0000018858045ad0_0, v0000018858044b30_0;
L_0000018858047860 .cmp/eq 32, v00000188580443b0_0, v0000018858046960_0;
L_00000188580475e0 .functor MUXZ 1, L_00000188580700d0, L_0000018858070088, L_0000018858047860, C4<>;
S_0000018857fc2270 .scope module, "l2_ctrl" "l2_cache_controller" 3 208, 3 110 0, S_0000018857fe9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /OUTPUT 1 "l2_hit";
    .port_info 9 /OUTPUT 1 "l2_miss";
    .port_info 10 /OUTPUT 8 "data_out";
v0000018858044950_0 .net "address", 31 0, v0000018858046780_0;  alias, 1 drivers
v0000018858044ef0_0 .net "clk", 0 0, v0000018858047360_0;  alias, 1 drivers
v0000018858044d10_0 .net "data_in", 7 0, v0000018858046460_0;  alias, 1 drivers
v0000018858045670_0 .var "data_out", 7 0;
v0000018858044db0_0 .var "l2_hit", 0 0;
v0000018858044e50_0 .net "l2_hit_internal", 0 0, L_0000018857fdd780;  1 drivers
v0000018858045b70_0 .var "l2_miss", 0 0;
v0000018858044f90_0 .net "read_write", 0 0, v00000188580474a0_0;  alias, 1 drivers
v0000018858045d50_0 .net "rst_n", 0 0, v0000018858047540_0;  alias, 1 drivers
v0000018858045df0_0 .net "stored_data", 31 0, L_00000188580479a0;  1 drivers
v0000018858046e60_0 .net "stored_tag", 31 0, v0000018858046c80_0;  alias, 1 drivers
v0000018858046640_0 .net "valid", 0 0, v0000018858046d20_0;  alias, 1 drivers
S_0000018857fcfbe0 .scope module, "hit_det" "cache_hit_detector" 3 126, 3 3 0, S_0000018857fc2270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 16 "num_sets";
    .port_info 4 /INPUT 8 "offset_bits";
    .port_info 5 /INPUT 8 "index_bits";
    .port_info 6 /INPUT 32 "stored_tag";
    .port_info 7 /INPUT 1 "valid_bit";
    .port_info 8 /OUTPUT 16 "set_index";
    .port_info 9 /OUTPUT 32 "tag";
    .port_info 10 /OUTPUT 32 "block_offset";
    .port_info 11 /OUTPUT 1 "tag_match";
    .port_info 12 /OUTPUT 1 "hit_signal";
L_0000018857fdd780 .functor AND 1, v0000018858046d20_0, L_0000018858047900, C4<1>, C4<1>;
v0000018858045170_0 .net *"_ivl_0", 0 0, L_0000018858047720;  1 drivers
L_0000018858070238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018858045490_0 .net/2u *"_ivl_2", 0 0, L_0000018858070238;  1 drivers
L_0000018858070280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018858044270_0 .net/2u *"_ivl_4", 0 0, L_0000018858070280;  1 drivers
v0000018858044310_0 .net "address", 31 0, v0000018858046780_0;  alias, 1 drivers
v00000188580452b0_0 .var "block_offset", 31 0;
v00000188580444f0_0 .net "clk", 0 0, v0000018858047360_0;  alias, 1 drivers
v0000018858045530_0 .net "hit_signal", 0 0, L_0000018857fdd780;  alias, 1 drivers
L_0000018858070358 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0000018858044590_0 .net "index_bits", 7 0, L_0000018858070358;  1 drivers
L_00000188580702c8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0000018858044630_0 .net "num_sets", 15 0, L_00000188580702c8;  1 drivers
L_0000018858070310 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v00000188580446d0_0 .net "offset_bits", 7 0, L_0000018858070310;  1 drivers
v0000018858044770_0 .net "rst_n", 0 0, v0000018858047540_0;  alias, 1 drivers
v0000018858044bd0_0 .var "set_index", 15 0;
v0000018858044c70_0 .net "stored_tag", 31 0, v0000018858046c80_0;  alias, 1 drivers
v0000018858044810_0 .var "tag", 31 0;
v0000018858045cb0_0 .net "tag_match", 0 0, L_0000018858047900;  1 drivers
v00000188580448b0_0 .net "valid_bit", 0 0, v0000018858046d20_0;  alias, 1 drivers
E_0000018857fe53b0 .event anyedge, v0000018857fb3130_0, v00000188580446d0_0, v0000018858044590_0;
L_0000018858047720 .cmp/eq 32, v0000018858044810_0, v0000018858046c80_0;
L_0000018858047900 .functor MUXZ 1, L_0000018858070280, L_0000018858070238, L_0000018858047720, C4<>;
    .scope S_0000018857fc20e0;
T_0 ;
    %wait E_0000018857fe5a70;
    %load/vec4 v0000018857fb3130_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0000018858045ad0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v0000018857fb31d0_0, 0, 32;
    %load/vec4 v0000018857fb3130_0;
    %ix/getv 4, v0000018858045ad0_0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0000018858044b30_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 16;
    %store/vec4 v0000018858045710_0, 0, 16;
    %load/vec4 v0000018857fb3130_0;
    %load/vec4 v0000018858045ad0_0;
    %load/vec4 v0000018858044b30_0;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000188580443b0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018857fe7510;
T_1 ;
    %wait E_0000018857fe59f0;
    %load/vec4 v00000188580441d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188580455d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018858044a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000188580458f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018858044130_0;
    %assign/vec4 v00000188580455d0_0, 0;
    %load/vec4 v0000018858044130_0;
    %inv;
    %assign/vec4 v0000018858044a90_0, 0;
    %load/vec4 v0000018858044130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000018858045e90_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000018858045a30_0;
    %pad/u 8;
    %assign/vec4 v00000188580458f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000188580458f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018857fcfbe0;
T_2 ;
    %wait E_0000018857fe53b0;
    %load/vec4 v0000018858044310_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v00000188580446d0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v00000188580452b0_0, 0, 32;
    %load/vec4 v0000018858044310_0;
    %ix/getv 4, v00000188580446d0_0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0000018858044590_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 16;
    %store/vec4 v0000018858044bd0_0, 0, 16;
    %load/vec4 v0000018858044310_0;
    %load/vec4 v00000188580446d0_0;
    %load/vec4 v0000018858044590_0;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000018858044810_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018857fc2270;
T_3 ;
    %wait E_0000018857fe59f0;
    %load/vec4 v0000018858045d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018858044db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018858045b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018858045670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018858044e50_0;
    %assign/vec4 v0000018858044db0_0, 0;
    %load/vec4 v0000018858044e50_0;
    %inv;
    %assign/vec4 v0000018858045b70_0, 0;
    %load/vec4 v0000018858044e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000018858044f90_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000018858045df0_0;
    %pad/u 8;
    %assign/vec4 v0000018858045670_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000018858045670_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018857fe23f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858047360_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000018858047360_0;
    %inv;
    %store/vec4 v0000018858047360_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000018857fe23f0;
T_5 ;
    %vpi_call 2 61 "$dumpfile", "cache_waveform.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018857fe23f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858047540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018858046460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046c80_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000188580477c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018858047540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %vpi_call 2 86 "$display", "T=%0t: L1 HIT test (addr=0x10, READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046c80_0, 0, 32;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v00000188580477c0_0, 0, 8;
    %vpi_call 2 98 "$display", "T=%0t: L1 MISS, L2 HIT test (addr=0x20, READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018858046c80_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000188580477c0_0, 0, 8;
    %vpi_call 2 110 "$display", "T=%0t: L1 MISS, L2 MISS test (addr=0x40, READ)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000018858046460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %vpi_call 2 121 "$display", "T=%0t: L1 HIT test (addr=0x50, WRITE)", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 96, 0, 32;
    %store/vec4 v0000018858046780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188580474a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188580465a0_0, 0, 1;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000018858046960_0, 0, 32;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v0000018858046820_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018858046d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018858046c80_0, 0, 32;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000188580477c0_0, 0, 8;
    %vpi_call 2 133 "$display", "T=%0t: Tag mismatch test (addr=0x60, L1 MISS, L2 HIT)", $time {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000018857fe23f0;
T_6 ;
    %wait E_0000018857fe58f0;
    %load/vec4 v00000188580468c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 142 "$display", "T=%0t: L1 HIT (addr=0x%h)", $time, v0000018858046780_0 {0 0 0};
T_6.0 ;
    %load/vec4 v0000018858047400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0000018858046a00_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 144 "$display", "T=%0t: L1 MISS, L2 HIT (addr=0x%h)", $time, v0000018858046780_0 {0 0 0};
T_6.2 ;
    %load/vec4 v0000018858047400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0000018858046be0_0;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %vpi_call 2 146 "$display", "T=%0t: L1 MISS, L2 MISS - MEMORY ACCESS (addr=0x%h)", $time, v0000018858046780_0 {0 0 0};
T_6.5 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cache_sim_tb.v";
    "cache_logic.v";
