
*** Running vivado
    with args -log single_cycle_core.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source single_cycle_core.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 12:13:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source single_cycle_core.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.340 ; gain = 34.840 ; free physical = 2036 ; free virtual = 13840
Command: link_design -top single_cycle_core -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.191 ; gain = 0.000 ; free physical = 1773 ; free virtual = 13586
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.750 ; gain = 0.000 ; free physical = 1670 ; free virtual = 13484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2040.500 ; gain = 89.781 ; free physical = 1640 ; free virtual = 13454

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e4684775

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2502.312 ; gain = 461.812 ; free physical = 1184 ; free virtual = 13015

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e4684775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e4684775

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Phase 1 Initialization | Checksum: 1e4684775

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e4684775

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e4684775

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e4684775

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e4684775

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Retarget | Checksum: 1e4684775
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e4684775

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Constant propagation | Checksum: 1e4684775
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 233ec4df3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Sweep | Checksum: 233ec4df3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 233ec4df3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
BUFG optimization | Checksum: 233ec4df3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 233ec4df3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Shift Register Optimization | Checksum: 233ec4df3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 233ec4df3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Post Processing Netlist | Checksum: 233ec4df3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 27433651e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Phase 9.2 Verifying Netlist Connectivity | Checksum: 27433651e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Phase 9 Finalization | Checksum: 27433651e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 27433651e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 866 ; free virtual = 12696

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27433651e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 865 ; free virtual = 12695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27433651e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 865 ; free virtual = 12695

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 865 ; free virtual = 12695
Ending Netlist Obfuscation Task | Checksum: 27433651e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.086 ; gain = 0.000 ; free physical = 865 ; free virtual = 12695
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2818.086 ; gain = 867.367 ; free physical = 865 ; free virtual = 12695
INFO: [Vivado 12-24828] Executing command : report_drc -file single_cycle_core_drc_opted.rpt -pb single_cycle_core_drc_opted.pb -rpx single_cycle_core_drc_opted.rpx
Command: report_drc -file single_cycle_core_drc_opted.rpt -pb single_cycle_core_drc_opted.pb -rpx single_cycle_core_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 853 ; free virtual = 12684
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 821 ; free virtual = 12654
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f85ba1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 821 ; free virtual = 12654
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 821 ; free virtual = 12654

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1494d7d2d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 817 ; free virtual = 12650

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15563484a

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 820 ; free virtual = 12653

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15563484a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 820 ; free virtual = 12653
Phase 1 Placer Initialization | Checksum: 15563484a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 820 ; free virtual = 12653

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cb4b103b

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 819 ; free virtual = 12652

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ea4d882f

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 826 ; free virtual = 12659

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ea4d882f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 826 ; free virtual = 12659

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cf9799bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 857 ; free virtual = 12690

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 854 ; free virtual = 12687

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b5d1e3ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 850 ; free virtual = 12683
Phase 2.4 Global Placement Core | Checksum: 17855badf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675
Phase 2 Global Placement | Checksum: 17855badf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22a8ab7c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 201d81d0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f7cc5137

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18353c8a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 842 ; free virtual = 12675

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2c9c2d733

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 837 ; free virtual = 12670

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28e1348d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fa4cc165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Phase 3 Detail Placement | Checksum: 1fa4cc165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27534d7bd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.489 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22a45494d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 323ef4680

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Phase 4.1.1.1 BUFG Insertion | Checksum: 27534d7bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.489. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2cb6c4550

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Phase 4.1 Post Commit Optimization | Checksum: 2cb6c4550

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cb6c4550

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cb6c4550

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Phase 4.3 Placer Reporting | Checksum: 2cb6c4550

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c8f3a70a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 838 ; free virtual = 12671
Ending Placer Task | Checksum: 22cc8fd3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 839 ; free virtual = 12673
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file single_cycle_core_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 815 ; free virtual = 12648
INFO: [Vivado 12-24828] Executing command : report_utilization -file single_cycle_core_utilization_placed.rpt -pb single_cycle_core_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file single_cycle_core_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 806 ; free virtual = 12639
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 806 ; free virtual = 12639
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 802 ; free virtual = 12637
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 802 ; free virtual = 12637
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 802 ; free virtual = 12637
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 802 ; free virtual = 12637
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 801 ; free virtual = 12636
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 801 ; free virtual = 12636
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 770 ; free virtual = 12605
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.489 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 770 ; free virtual = 12605
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 767 ; free virtual = 12604
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 767 ; free virtual = 12604
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 767 ; free virtual = 12604
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 767 ; free virtual = 12604
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 766 ; free virtual = 12604
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2906.129 ; gain = 0.000 ; free physical = 766 ; free virtual = 12604
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9f1bdd19 ConstDB: 0 ShapeSum: ed2bc3ca RouteDB: a0815c57
Post Restoration Checksum: NetGraph: dcc455b7 | NumContArr: 2f394452 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2914f8f43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2956.098 ; gain = 43.945 ; free physical = 679 ; free virtual = 12519

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2914f8f43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2956.098 ; gain = 43.945 ; free physical = 679 ; free virtual = 12519

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2914f8f43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2956.098 ; gain = 43.945 ; free physical = 679 ; free virtual = 12519
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27b53cade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 656 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.597  | TNS=0.000  | WHS=-0.098 | THS=-5.979 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 679
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 679
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2017e2412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 657 ; free virtual = 12497

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2017e2412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 657 ; free virtual = 12497

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a6acf2d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 657 ; free virtual = 12497
Phase 4 Initial Routing | Checksum: 1a6acf2d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 657 ; free virtual = 12496

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.321  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2f32f6362

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 665 ; free virtual = 12505
Phase 5 Rip-up And Reroute | Checksum: 2f32f6362

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 665 ; free virtual = 12505

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dd9073f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.414  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2dd9073f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2dd9073f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504
Phase 6 Delay and Skew Optimization | Checksum: 2dd9073f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.414  | TNS=0.000  | WHS=0.142  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2fcbabbd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504
Phase 7 Post Hold Fix | Checksum: 2fcbabbd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.199314 %
  Global Horizontal Routing Utilization  = 0.288001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2fcbabbd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 664 ; free virtual = 12504

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2fcbabbd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23be95295

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23be95295

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.414  | TNS=0.000  | WHS=0.142  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23be95295

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503
Total Elapsed time in route_design: 8.31 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 24ed5dd09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 24ed5dd09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2981.098 ; gain = 68.945 ; free physical = 663 ; free virtual = 12503

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.098 ; gain = 74.969 ; free physical = 663 ; free virtual = 12503
INFO: [Vivado 12-24828] Executing command : report_drc -file single_cycle_core_drc_routed.rpt -pb single_cycle_core_drc_routed.pb -rpx single_cycle_core_drc_routed.rpx
Command: report_drc -file single_cycle_core_drc_routed.rpt -pb single_cycle_core_drc_routed.pb -rpx single_cycle_core_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file single_cycle_core_methodology_drc_routed.rpt -pb single_cycle_core_methodology_drc_routed.pb -rpx single_cycle_core_methodology_drc_routed.rpx
Command: report_methodology -file single_cycle_core_methodology_drc_routed.rpt -pb single_cycle_core_methodology_drc_routed.pb -rpx single_cycle_core_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file single_cycle_core_timing_summary_routed.rpt -pb single_cycle_core_timing_summary_routed.pb -rpx single_cycle_core_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file single_cycle_core_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file single_cycle_core_route_status.rpt -pb single_cycle_core_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file single_cycle_core_bus_skew_routed.rpt -pb single_cycle_core_bus_skew_routed.pb -rpx single_cycle_core_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file single_cycle_core_power_routed.rpt -pb single_cycle_core_power_summary_routed.pb -rpx single_cycle_core_power_routed.rpx
Command: report_power -file single_cycle_core_power_routed.rpt -pb single_cycle_core_power_summary_routed.pb -rpx single_cycle_core_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file single_cycle_core_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 592 ; free virtual = 12433
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 590 ; free virtual = 12432
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 590 ; free virtual = 12432
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 589 ; free virtual = 12432
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 589 ; free virtual = 12432
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 587 ; free virtual = 12431
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3087.984 ; gain = 0.000 ; free physical = 587 ; free virtual = 12431
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_routed.dcp' has been generated.
Command: write_bitstream -force single_cycle_core.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14318624 bits.
Writing bitstream ./single_cycle_core.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3310.035 ; gain = 222.051 ; free physical = 691 ; free virtual = 12255
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 12:14:16 2025...
