
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.kiuJCP
# read_mem /tmp/tmp.HX9ETN/data/example.mem
# read_mem /tmp/tmp.HX9ETN/data/image.mem
# read_mem /tmp/tmp.HX9ETN/data/palette.mem
# read_verilog -sv /tmp/tmp.HX9ETN/src/block_sprite.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.HX9ETN/src/debouncer.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.HX9ETN/src/lfsr_16.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/pong_game.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/top_level.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/vga.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v
# read_xdc /tmp/tmp.HX9ETN/xdc/top_level.xdc
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1414550
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.HX9ETN/src/debouncer.sv:11]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.HX9ETN/src/debouncer.sv:12]
WARNING: [Synth 8-6901] identifier 'palette_prod' is used before its declaration [/tmp/tmp.HX9ETN/src/image_sprite.sv:23]
WARNING: [Synth 8-6901] identifier 'h' is used before its declaration [/tmp/tmp.HX9ETN/src/pong_game.sv:46]
WARNING: [Synth 8-6901] identifier 'w' is used before its declaration [/tmp/tmp.HX9ETN/src/pong_game.sv:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.285 ; gain = 0.000 ; free physical = 10057 ; free virtual = 15759
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.HX9ETN/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/tmp/tmp.HX9ETN/src/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/tmp/tmp.HX9ETN/src/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/tmp/tmp.HX9ETN/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/tmp/tmp.HX9ETN/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.HX9ETN/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.HX9ETN/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'pong_game' [/tmp/tmp.HX9ETN/src/pong_game.sv:4]
INFO: [Synth 8-6157] synthesizing module 'lfsr_16' [/tmp/tmp.HX9ETN/src/lfsr_16.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_16' (0#1) [/tmp/tmp.HX9ETN/src/lfsr_16.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite' [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter COLOR bound to: 12'b000011110000 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite' (0#1) [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite__parameterized0' [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter COLOR bound to: 12'b111100000000 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite__parameterized0' (0#1) [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/tmp/tmp.HX9ETN/src/image_sprite.sv:6]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.HX9ETN/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/tmp/tmp.HX9ETN/src/image_sprite.sv:6]
WARNING: [Synth 8-7071] port 'rst_in' of module 'image_sprite' is unconnected for instance 'puck' [/tmp/tmp.HX9ETN/src/pong_game.sv:59]
WARNING: [Synth 8-7023] instance 'puck' of module 'image_sprite' has 7 connections declared, but only 6 given [/tmp/tmp.HX9ETN/src/pong_game.sv:59]
INFO: [Synth 8-6157] synthesizing module 'block_sprite__parameterized1' [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter COLOR bound to: 12'b111111111111 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite__parameterized1' (0#1) [/tmp/tmp.HX9ETN/src/block_sprite.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pong_game' (0#1) [/tmp/tmp.HX9ETN/src/pong_game.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.HX9ETN/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.HX9ETN/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.HX9ETN/src/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:10]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:10]
WARNING: [Synth 8-6014] Unused sequential element q3_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:10]
WARNING: [Synth 8-6014] Unused sequential element q4_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:10]
WARNING: [Synth 8-6014] Unused sequential element q5_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:11]
WARNING: [Synth 8-6014] Unused sequential element q6_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:11]
WARNING: [Synth 8-6014] Unused sequential element q7_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:11]
WARNING: [Synth 8-6014] Unused sequential element q8_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:11]
WARNING: [Synth 8-6014] Unused sequential element q9_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:12]
WARNING: [Synth 8-6014] Unused sequential element q10_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:12]
WARNING: [Synth 8-6014] Unused sequential element q11_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:12]
WARNING: [Synth 8-6014] Unused sequential element q12_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:12]
WARNING: [Synth 8-6014] Unused sequential element q13_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:13]
WARNING: [Synth 8-6014] Unused sequential element q14_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:13]
WARNING: [Synth 8-6014] Unused sequential element q15_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:13]
WARNING: [Synth 8-6014] Unused sequential element q16_reg was removed.  [/tmp/tmp.HX9ETN/src/lfsr_16.sv:10]
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.285 ; gain = 0.000 ; free physical = 10123 ; free virtual = 15826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.285 ; gain = 0.000 ; free physical = 10122 ; free virtual = 15825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.285 ; gain = 0.000 ; free physical = 10122 ; free virtual = 15825
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.285 ; gain = 0.000 ; free physical = 10114 ; free virtual = 15817
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.HX9ETN/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.HX9ETN/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.HX9ETN/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.234 ; gain = 0.000 ; free physical = 10035 ; free virtual = 15738
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.234 ; gain = 0.000 ; free physical = 10035 ; free virtual = 15738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 10106 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 10106 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 10106 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 10098 ; free virtual = 15802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               3K Bit	(256 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 12    
	   4 Input   10 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'random/q_out_reg' and it is trimmed from '16' to '14' bits. [/tmp/tmp.HX9ETN/src/lfsr_16.sv:9]
DSP Report: Generating DSP pixel_out2, operation Mode is: A*B.
DSP Report: operator pixel_out2 is absorbed into DSP pixel_out2.
DSP Report: operator pixel_out2 is absorbed into DSP pixel_out2.
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 10074 ; free virtual = 15784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pong_game   | A*B         | 18     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9907 ; free virtual = 15618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9893 ; free virtual = 15604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9890 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9890 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9890 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9890 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9890 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9889 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9889 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pong_game   | A*B         | 17     | 4      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    92|
|3     |DSP48E1    |     1|
|4     |LUT1       |    51|
|5     |LUT2       |   168|
|6     |LUT3       |    27|
|7     |LUT4       |   113|
|8     |LUT5       |    67|
|9     |LUT6       |   116|
|10    |MMCME2_ADV |     1|
|11    |RAMB18E1   |     1|
|12    |RAMB36E1   |    16|
|28    |FDRE       |   139|
|29    |IBUF       |    20|
|30    |OBUF       |    30|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9889 ; free virtual = 15600
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2661.234 ; gain = 0.000 ; free physical = 9952 ; free virtual = 15663
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.234 ; gain = 39.949 ; free physical = 9952 ; free virtual = 15663
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.234 ; gain = 0.000 ; free physical = 10043 ; free virtual = 15754
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.HX9ETN/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.HX9ETN/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.234 ; gain = 0.000 ; free physical = 9972 ; free virtual = 15683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 110830a1
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2661.234 ; gain = 64.195 ; free physical = 10219 ; free virtual = 15930
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2725.266 ; gain = 64.031 ; free physical = 10221 ; free virtual = 15931

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 162f7b13c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2725.266 ; gain = 0.000 ; free physical = 9939 ; free virtual = 15649

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162f7b13c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bb933097

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24e8ccf12

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24e8ccf12

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2953.281 ; gain = 32.016 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24e8ccf12

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2953.281 ; gain = 32.016 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24e8ccf12

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2953.281 ; gain = 32.016 ; free physical = 9722 ; free virtual = 15433
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.281 ; gain = 0.000 ; free physical = 9722 ; free virtual = 15433
Ending Logic Optimization Task | Checksum: 1c951c11f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2953.281 ; gain = 32.016 ; free physical = 9722 ; free virtual = 15433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 1c951c11f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9926 ; free virtual = 15637
Ending Power Optimization Task | Checksum: 1c951c11f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3153.359 ; gain = 200.078 ; free physical = 9931 ; free virtual = 15642

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c951c11f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9931 ; free virtual = 15642

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9931 ; free virtual = 15642
Ending Netlist Obfuscation Task | Checksum: 1c951c11f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9931 ; free virtual = 15642
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3153.359 ; gain = 492.125 ; free physical = 9931 ; free virtual = 15642
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9905 ; free virtual = 15616
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12798736b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9905 ; free virtual = 15616
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9905 ; free virtual = 15616

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bed3182a

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9917 ; free virtual = 15628

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14c610e6c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9924 ; free virtual = 15634

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14c610e6c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9924 ; free virtual = 15634
Phase 1 Placer Initialization | Checksum: 14c610e6c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9923 ; free virtual = 15634

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f89365b9

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9915 ; free virtual = 15625

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19796aa2e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9917 ; free virtual = 15628

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19796aa2e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9917 ; free virtual = 15628

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9890 ; free virtual = 15601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1177dedfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9891 ; free virtual = 15601
Phase 2.4 Global Placement Core | Checksum: dc27c87b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9891 ; free virtual = 15602
Phase 2 Global Placement | Checksum: dc27c87b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9891 ; free virtual = 15602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1afc60fa2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9890 ; free virtual = 15601

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 181a06c0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9889 ; free virtual = 15599

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13190dfa8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9889 ; free virtual = 15599

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abe6ca50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9889 ; free virtual = 15599

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ffe29e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 137070aef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b31125c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597
Phase 3 Detail Placement | Checksum: b31125c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cec53b91

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.847 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e14bb7fc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22e4a420b

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cec53b91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.847. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f95223e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596
Phase 4.1 Post Commit Optimization | Checksum: 1f95223e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9885 ; free virtual = 15596

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f95223e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f95223e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597
Phase 4.3 Placer Reporting | Checksum: 1f95223e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edfd096d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597
Ending Placer Task | Checksum: 1813bd9dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9886 ; free virtual = 15597
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8f32d149 ConstDB: 0 ShapeSum: f2090893 RouteDB: 0
Post Restoration Checksum: NetGraph: a07841c NumContArr: b6b91db7 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c0c0a1d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9775 ; free virtual = 15486

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c0c0a1d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9741 ; free virtual = 15452

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c0c0a1d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9741 ; free virtual = 15452
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 184595a3b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9730 ; free virtual = 15440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.960  | TNS=0.000  | WHS=-0.098 | THS=-1.908 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 549
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 549
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 169475114

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9728 ; free virtual = 15439

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 169475114

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9728 ; free virtual = 15439
Phase 3 Initial Routing | Checksum: a3b4c4a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9726 ; free virtual = 15437

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22fc3f116

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439
Phase 4 Rip-up And Reroute | Checksum: 22fc3f116

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f8e085f8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f8e085f8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f8e085f8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439
Phase 5 Delay and Skew Optimization | Checksum: 1f8e085f8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 171917b6f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.171  | TNS=0.000  | WHS=0.184  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e95d8d49

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439
Phase 6 Post Hold Fix | Checksum: 1e95d8d49

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.134482 %
  Global Horizontal Routing Utilization  = 0.159562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1be4b1546

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9729 ; free virtual = 15439

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be4b1546

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9728 ; free virtual = 15438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 194b99edf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9728 ; free virtual = 15438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.171  | TNS=0.000  | WHS=0.184  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 194b99edf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9728 ; free virtual = 15438
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9768 ; free virtual = 15479

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3153.359 ; gain = 0.000 ; free physical = 9768 ; free virtual = 15479
# write_bitstream -force /tmp/tmp.HX9ETN/obj/out.bit
Command: write_bitstream -force /tmp/tmp.HX9ETN/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP pg/pixel_out2 input pg/pixel_out2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pg/pixel_out2 input pg/pixel_out2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pg/pixel_out2 output pg/pixel_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pg/pixel_out2 multiplier stage pg/pixel_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.HX9ETN/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3301.973 ; gain = 148.613 ; free physical = 9729 ; free virtual = 15443
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 22:06:21 2022...
