

================================================================
== Vivado HLS Report for 'convolution5'
================================================================
* Date:           Wed Nov  7 23:47:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  587281|  587281|  587281|  587281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  587280|  587280|      4894|          -|          -|   120|    no    |
        | + Loop 1.1          |    4885|    4885|       977|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |     975|     975|       195|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |     193|     193|        12|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	17  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:261
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %3 ]

ST_2: co_cast4 (8)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:1  %co_cast4 = zext i7 %co to i32

ST_2: tmp_142 (9)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:2  %tmp_142 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co, i4 0)

ST_2: tmp_150_cast (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:3  %tmp_150_cast = zext i11 %tmp_142 to i12

ST_2: exitcond3 (11)  [1/1] 2.91ns  loc: lenet/lenet_hls.c:261
:4  %exitcond3 = icmp eq i7 %co, -8

ST_2: empty (12)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_2: co_1 (13)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:261
:6  %co_1 = add i7 %co, 1

ST_2: StgValue_32 (14)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:7  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: StgValue_33 (16)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:263
.preheader5.preheader:0  br label %.preheader5

ST_2: StgValue_34 (89)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:272
:0  ret void


 <State 3>: 3.25ns
ST_3: i (18)  [1/1] 0.00ns
.preheader5:0  %i = phi i3 [ %m, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_3: sum (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader5:1  %sum = phi float [ %sum_1, %.preheader5.loopexit ], [ 0.000000e+00, %.preheader5.preheader ]

ST_3: i_cast3 (20)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:2  %i_cast3 = zext i3 %i to i32

ST_3: i_cast3_cast (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:3  %i_cast3_cast = zext i3 %i to i8

ST_3: exitcond2 (22)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:263
.preheader5:4  %exitcond2 = icmp eq i3 %i, -3

ST_3: empty_76 (23)  [1/1] 0.00ns
.preheader5:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: m (24)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:263
.preheader5:6  %m = add i3 %i, 1

ST_3: StgValue_42 (25)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:7  br i1 %exitcond2, label %3, label %.preheader4.preheader

ST_3: StgValue_43 (27)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:264
.preheader4.preheader:0  br label %.preheader4

ST_3: conv5_b_addr (82)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:270
:0  %conv5_b_addr = getelementptr [120 x float]* %conv5_b, i32 0, i32 %co_cast4

ST_3: conv5_b_load (83)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:270
:1  %conv5_b_load = load float* %conv5_b_addr, align 4


 <State 4>: 2.26ns
ST_4: j (29)  [1/1] 0.00ns
.preheader4:0  %j = phi i3 [ %n, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

ST_4: sum_1 (30)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader4:1  %sum_1 = phi float [ %sum_2, %.preheader4.loopexit ], [ %sum, %.preheader4.preheader ]

ST_4: j_cast2_cast1 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:2  %j_cast2_cast1 = zext i3 %j to i10

ST_4: j_cast2_cast (32)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:3  %j_cast2_cast = zext i3 %j to i17

ST_4: exitcond1 (33)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:264
.preheader4:4  %exitcond1 = icmp eq i3 %j, -3

ST_4: empty_77 (34)  [1/1] 0.00ns
.preheader4:5  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: n (35)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:264
.preheader4:6  %n = add i3 %j, 1

ST_4: StgValue_53 (36)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:7  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: StgValue_54 (38)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:266
.preheader.preheader:0  br label %.preheader

ST_4: StgValue_55 (80)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.40ns
ST_5: ci (40)  [1/1] 0.00ns
.preheader:0  %ci = phi i5 [ %ci_1, %2 ], [ 0, %.preheader.preheader ]

ST_5: ci_cast1_cast1 (42)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:2  %ci_cast1_cast1 = zext i5 %ci to i8

ST_5: ci_cast1_cast (43)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:3  %ci_cast1_cast = zext i5 %ci to i12

ST_5: tmp_143 (44)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:266
.preheader:4  %tmp_143 = add i12 %ci_cast1_cast, %tmp_150_cast

ST_5: tmp_151_cast (45)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:5  %tmp_151_cast = zext i12 %tmp_143 to i32

ST_5: tmp_141 (46)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:6  %tmp_141 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_143, i2 0)

ST_5: p_shl3 (47)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:7  %p_shl3 = zext i14 %tmp_141 to i32

ST_5: tmp_144 (48)  [1/1] 1.94ns  loc: lenet/lenet_hls.c:266
.preheader:8  %tmp_144 = add i32 %p_shl3, %tmp_151_cast

ST_5: tmp_145 (49)  [1/1] 1.94ns  loc: lenet/lenet_hls.c:266
.preheader:9  %tmp_145 = add i32 %i_cast3, %tmp_144

ST_5: tmp_146 (50)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:10  %tmp_146 = trunc i32 %tmp_145 to i17

ST_5: tmp_147 (51)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:11  %tmp_147 = trunc i32 %tmp_145 to i15

ST_5: tmp_150 (57)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
.preheader:17  %tmp_150 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ci, i2 0)

ST_5: p_shl1_cast (58)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:18  %p_shl1_cast = zext i7 %tmp_150 to i8

ST_5: tmp_151 (59)  [1/1] 1.83ns  loc: lenet/lenet_hls.c:266
.preheader:19  %tmp_151 = add i8 %p_shl1_cast, %ci_cast1_cast1

ST_5: tmp_152 (60)  [1/1] 1.83ns  loc: lenet/lenet_hls.c:266
.preheader:20  %tmp_152 = add i8 %i_cast3_cast, %tmp_151

ST_5: tmp_160_cast (61)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:21  %tmp_160_cast = zext i8 %tmp_152 to i10

ST_5: p_shl_cast (62)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:22  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_152, i2 0)

ST_5: tmp_153 (63)  [1/1] 1.86ns  loc: lenet/lenet_hls.c:266
.preheader:23  %tmp_153 = add i10 %p_shl_cast, %tmp_160_cast

ST_5: tmp_154 (64)  [1/1] 1.86ns  loc: lenet/lenet_hls.c:266
.preheader:24  %tmp_154 = add i10 %j_cast2_cast1, %tmp_153

ST_5: tmp_163_cast (65)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:25  %tmp_163_cast = zext i10 %tmp_154 to i32

ST_5: p4_o_2_addr (66)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:26  %p4_o_2_addr = getelementptr [400 x float]* @p4_o_2, i32 0, i32 %tmp_163_cast

ST_5: exitcond (67)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:265
.preheader:27  %exitcond = icmp eq i5 %ci, -16

ST_5: ci_1 (69)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:265
.preheader:29  %ci_1 = add i5 1, %ci


 <State 6>: 7.19ns
ST_6: sum_2 (41)  [1/1] 0.00ns
.preheader:1  %sum_2 = phi float [ %sum_3, %2 ], [ %sum_1, %.preheader.preheader ]

ST_6: p_shl2_cast (52)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:12  %p_shl2_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_147, i2 0)

ST_6: tmp_148 (53)  [1/1] 1.97ns  loc: lenet/lenet_hls.c:266
.preheader:13  %tmp_148 = add i17 %p_shl2_cast, %tmp_146

ST_6: tmp_149 (54)  [1/1] 1.97ns  loc: lenet/lenet_hls.c:266
.preheader:14  %tmp_149 = add i17 %j_cast2_cast, %tmp_148

ST_6: tmp_157_cast (55)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:15  %tmp_157_cast = zext i17 %tmp_149 to i32

ST_6: conv5_w_addr (56)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:16  %conv5_w_addr = getelementptr [48000 x float]* %conv5_w, i32 0, i32 %tmp_157_cast

ST_6: empty_78 (68)  [1/1] 0.00ns
.preheader:28  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_86 (70)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
.preheader:30  br i1 %exitcond, label %.preheader4.loopexit, label %2

ST_6: conv5_w_load (72)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:266
:0  %conv5_w_load = load float* %conv5_w_addr, align 4

ST_6: p4_o_2_load (73)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:266
:1  %p4_o_2_load = load float* %p4_o_2_addr, align 4

ST_6: StgValue_89 (78)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 7>: 3.25ns
ST_7: conv5_w_load (72)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:266
:0  %conv5_w_load = load float* %conv5_w_addr, align 4

ST_7: p4_o_2_load (73)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:266
:1  %p4_o_2_load = load float* %p4_o_2_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_s (74)  [4/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 9>: 5.70ns
ST_9: tmp_s (74)  [3/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 10>: 5.70ns
ST_10: tmp_s (74)  [2/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 11>: 5.70ns
ST_11: tmp_s (74)  [1/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 12>: 7.26ns
ST_12: sum_3 (75)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 13>: 7.26ns
ST_13: sum_3 (75)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 14>: 7.26ns
ST_14: sum_3 (75)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 15>: 7.26ns
ST_15: sum_3 (75)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 16>: 7.26ns
ST_16: sum_3 (75)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s

ST_16: StgValue_101 (76)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
:4  br label %.preheader


 <State 17>: 3.25ns
ST_17: conv5_b_load (83)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:270
:1  %conv5_b_load = load float* %conv5_b_addr, align 4


 <State 18>: 7.26ns
ST_18: tmp (84)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 19>: 7.26ns
ST_19: tmp (84)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 20>: 7.26ns
ST_20: tmp (84)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 21>: 7.26ns
ST_21: tmp (84)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 22>: 7.26ns
ST_22: tmp (84)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 23>: 3.25ns
ST_23: output_0_0_addr (85)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:270
:3  %output_0_0_addr = getelementptr [120 x float]* %output_0_0, i32 0, i32 %co_cast4

ST_23: StgValue_109 (86)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:270
:4  store float %tmp, float* %output_0_0_addr, align 4

ST_23: StgValue_110 (87)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv5_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv5_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p4_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24     (br               ) [ 011111111111111111111111]
co              (phi              ) [ 001000000000000000000000]
co_cast4        (zext             ) [ 000111111111111111111111]
tmp_142         (bitconcatenate   ) [ 000000000000000000000000]
tmp_150_cast    (zext             ) [ 000111111111111110000000]
exitcond3       (icmp             ) [ 001111111111111111111111]
empty           (speclooptripcount) [ 000000000000000000000000]
co_1            (add              ) [ 011111111111111111111111]
StgValue_32     (br               ) [ 000000000000000000000000]
StgValue_33     (br               ) [ 001111111111111111111111]
StgValue_34     (ret              ) [ 000000000000000000000000]
i               (phi              ) [ 000100000000000000000000]
sum             (phi              ) [ 000111111111111111111110]
i_cast3         (zext             ) [ 000011111111111110000000]
i_cast3_cast    (zext             ) [ 000011111111111110000000]
exitcond2       (icmp             ) [ 001111111111111111111111]
empty_76        (speclooptripcount) [ 000000000000000000000000]
m               (add              ) [ 001111111111111111111111]
StgValue_42     (br               ) [ 000000000000000000000000]
StgValue_43     (br               ) [ 001111111111111111111111]
conv5_b_addr    (getelementptr    ) [ 000000000000000001000000]
j               (phi              ) [ 000010000000000000000000]
sum_1           (phi              ) [ 001111111111111111111111]
j_cast2_cast1   (zext             ) [ 000001111111111110000000]
j_cast2_cast    (zext             ) [ 000001111111111110000000]
exitcond1       (icmp             ) [ 001111111111111111111111]
empty_77        (speclooptripcount) [ 000000000000000000000000]
n               (add              ) [ 001111111111111111111111]
StgValue_53     (br               ) [ 000000000000000000000000]
StgValue_54     (br               ) [ 001111111111111111111111]
StgValue_55     (br               ) [ 001111111111111111111111]
ci              (phi              ) [ 000001000000000000000000]
ci_cast1_cast1  (zext             ) [ 000000000000000000000000]
ci_cast1_cast   (zext             ) [ 000000000000000000000000]
tmp_143         (add              ) [ 000000000000000000000000]
tmp_151_cast    (zext             ) [ 000000000000000000000000]
tmp_141         (bitconcatenate   ) [ 000000000000000000000000]
p_shl3          (zext             ) [ 000000000000000000000000]
tmp_144         (add              ) [ 000000000000000000000000]
tmp_145         (add              ) [ 000000000000000000000000]
tmp_146         (trunc            ) [ 000000100000000000000000]
tmp_147         (trunc            ) [ 000000100000000000000000]
tmp_150         (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast     (zext             ) [ 000000000000000000000000]
tmp_151         (add              ) [ 000000000000000000000000]
tmp_152         (add              ) [ 000000000000000000000000]
tmp_160_cast    (zext             ) [ 000000000000000000000000]
p_shl_cast      (bitconcatenate   ) [ 000000000000000000000000]
tmp_153         (add              ) [ 000000000000000000000000]
tmp_154         (add              ) [ 000000000000000000000000]
tmp_163_cast    (zext             ) [ 000000000000000000000000]
p4_o_2_addr     (getelementptr    ) [ 000000110000000000000000]
exitcond        (icmp             ) [ 000000100000000000000000]
ci_1            (add              ) [ 001111111111111111111111]
sum_2           (phi              ) [ 001111111111111111111111]
p_shl2_cast     (bitconcatenate   ) [ 000000000000000000000000]
tmp_148         (add              ) [ 000000000000000000000000]
tmp_149         (add              ) [ 000000000000000000000000]
tmp_157_cast    (zext             ) [ 000000000000000000000000]
conv5_w_addr    (getelementptr    ) [ 000000010000000000000000]
empty_78        (speclooptripcount) [ 000000000000000000000000]
StgValue_86     (br               ) [ 000000000000000000000000]
StgValue_89     (br               ) [ 001111111111111111111111]
conv5_w_load    (load             ) [ 000000001111000000000000]
p4_o_2_load     (load             ) [ 000000001111000000000000]
tmp_s           (fmul             ) [ 000000000000111110000000]
sum_3           (fadd             ) [ 001111111111111111111111]
StgValue_101    (br               ) [ 001111111111111111111111]
conv5_b_load    (load             ) [ 000000000000000000111110]
tmp             (fadd             ) [ 000000000000000000000001]
output_0_0_addr (getelementptr    ) [ 000000000000000000000000]
StgValue_109    (store            ) [ 000000000000000000000000]
StgValue_110    (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv5_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv5_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p4_o_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p4_o_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="conv5_b_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="1"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv5_b_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv5_b_load/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p4_o_2_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p4_o_2_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="conv5_w_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="17" slack="0"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv5_w_addr/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv5_w_load/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p4_o_2_load/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_0_0_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="8"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_0_addr/23 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_109_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/23 "/>
</bind>
</comp>

<comp id="99" class="1005" name="co_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="co_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="sum_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="sum_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="sum_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="ci_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="ci_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="sum_2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="sum_2_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="2"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/12 tmp/18 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="co_cast4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast4/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_142_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_150_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_150_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="exitcond3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="co_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_cast3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_cast3_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="m_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_cast2_cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_cast2_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="n_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ci_cast1_cast1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast1_cast1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ci_cast1_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast1_cast/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_143_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="3"/>
<pin id="268" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_143/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_151_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_141_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_141/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_144_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="12" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_145_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="2"/>
<pin id="294" dir="0" index="1" bw="15" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_146_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_146/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_147_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_147/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_150_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_shl1_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_151_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_152_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="2"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_152/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_160_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_160_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_153_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_154_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_154/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_163_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_cast/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exitcond_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ci_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl2_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="0" index="1" bw="15" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_148_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="0" index="1" bw="17" slack="1"/>
<pin id="378" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_148/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_149_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="2"/>
<pin id="382" dir="0" index="1" bw="17" slack="0"/>
<pin id="383" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_149/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_157_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="17" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_157_cast/6 "/>
</bind>
</comp>

<comp id="390" class="1005" name="co_cast4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_cast4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_150_cast_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="3"/>
<pin id="398" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_150_cast "/>
</bind>
</comp>

<comp id="404" class="1005" name="co_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_cast3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_cast3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_cast3_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2"/>
<pin id="416" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_cast3_cast "/>
</bind>
</comp>

<comp id="422" class="1005" name="m_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="427" class="1005" name="conv5_b_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv5_b_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="j_cast2_cast1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="1"/>
<pin id="434" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_cast2_cast1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="j_cast2_cast_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="2"/>
<pin id="439" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="j_cast2_cast "/>
</bind>
</comp>

<comp id="445" class="1005" name="n_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_146_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="17" slack="1"/>
<pin id="452" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_147_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="1"/>
<pin id="457" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p4_o_2_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="1"/>
<pin id="462" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p4_o_2_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="exitcond_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="469" class="1005" name="ci_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="conv5_w_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv5_w_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="conv5_w_load_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv5_w_load "/>
</bind>
</comp>

<comp id="484" class="1005" name="p4_o_2_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p4_o_2_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_s_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="494" class="1005" name="sum_3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="conv5_b_load_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv5_b_load "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="154"><net_src comp="121" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="177"><net_src comp="144" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="121" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="103" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="103" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="103" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="103" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="114" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="114" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="114" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="114" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="137" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="137" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="137" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="137" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="160" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="160" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="270" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="160" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="257" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="360"><net_src comp="160" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="160" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="393"><net_src comp="189" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="399"><net_src comp="201" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="407"><net_src comp="211" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="412"><net_src comp="217" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="417"><net_src comp="221" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="425"><net_src comp="231" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="430"><net_src comp="52" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="435"><net_src comp="237" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="440"><net_src comp="241" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="448"><net_src comp="251" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="453"><net_src comp="297" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="458"><net_src comp="301" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="463"><net_src comp="64" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="468"><net_src comp="356" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="362" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="477"><net_src comp="71" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="482"><net_src comp="78" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="487"><net_src comp="83" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="492"><net_src comp="185" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="497"><net_src comp="179" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="502"><net_src comp="59" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="507"><net_src comp="179" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_0 | {23 }
 - Input state : 
	Port: convolution5 : conv5_w | {6 7 }
	Port: convolution5 : conv5_b | {3 17 }
	Port: convolution5 : p4_o_2 | {6 7 }
  - Chain level:
	State 1
	State 2
		co_cast4 : 1
		tmp_142 : 1
		tmp_150_cast : 2
		exitcond3 : 1
		co_1 : 1
		StgValue_32 : 2
	State 3
		i_cast3 : 1
		i_cast3_cast : 1
		exitcond2 : 1
		m : 1
		StgValue_42 : 2
		conv5_b_load : 1
	State 4
		j_cast2_cast1 : 1
		j_cast2_cast : 1
		exitcond1 : 1
		n : 1
		StgValue_53 : 2
	State 5
		ci_cast1_cast1 : 1
		ci_cast1_cast : 1
		tmp_143 : 2
		tmp_151_cast : 3
		tmp_141 : 3
		p_shl3 : 4
		tmp_144 : 5
		tmp_145 : 6
		tmp_146 : 7
		tmp_147 : 7
		tmp_150 : 1
		p_shl1_cast : 2
		tmp_151 : 3
		tmp_152 : 4
		tmp_160_cast : 5
		p_shl_cast : 5
		tmp_153 : 6
		tmp_154 : 7
		tmp_163_cast : 8
		p4_o_2_addr : 9
		exitcond : 1
		ci_1 : 1
	State 6
		tmp_148 : 1
		tmp_149 : 2
		tmp_157_cast : 3
		conv5_w_addr : 4
		conv5_w_load : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		StgValue_109 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_179      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_185      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |      co_1_fu_211      |    0    |    26   |    12   |
|          |        m_fu_231       |    0    |    14   |    9    |
|          |        n_fu_251       |    0    |    14   |    9    |
|          |     tmp_143_fu_265    |    0    |    38   |    16   |
|          |     tmp_144_fu_286    |    0    |    0    |    10   |
|          |     tmp_145_fu_292    |    0    |    0    |    10   |
|    add   |     tmp_151_fu_317    |    0    |    0    |    10   |
|          |     tmp_152_fu_323    |    0    |    0    |    10   |
|          |     tmp_153_fu_340    |    0    |    0    |    10   |
|          |     tmp_154_fu_346    |    0    |    0    |    10   |
|          |      ci_1_fu_362      |    0    |    20   |    10   |
|          |     tmp_148_fu_375    |    0    |    0    |    10   |
|          |     tmp_149_fu_380    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond3_fu_205   |    0    |    0    |    4    |
|   icmp   |    exitcond2_fu_225   |    0    |    0    |    1    |
|          |    exitcond1_fu_245   |    0    |    0    |    1    |
|          |    exitcond_fu_356    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    co_cast4_fu_189    |    0    |    0    |    0    |
|          |  tmp_150_cast_fu_201  |    0    |    0    |    0    |
|          |     i_cast3_fu_217    |    0    |    0    |    0    |
|          |  i_cast3_cast_fu_221  |    0    |    0    |    0    |
|          |  j_cast2_cast1_fu_237 |    0    |    0    |    0    |
|          |  j_cast2_cast_fu_241  |    0    |    0    |    0    |
|   zext   | ci_cast1_cast1_fu_257 |    0    |    0    |    0    |
|          |  ci_cast1_cast_fu_261 |    0    |    0    |    0    |
|          |  tmp_151_cast_fu_270  |    0    |    0    |    0    |
|          |     p_shl3_fu_282     |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_313  |    0    |    0    |    0    |
|          |  tmp_160_cast_fu_328  |    0    |    0    |    0    |
|          |  tmp_163_cast_fu_351  |    0    |    0    |    0    |
|          |  tmp_157_cast_fu_385  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_142_fu_193    |    0    |    0    |    0    |
|          |     tmp_141_fu_274    |    0    |    0    |    0    |
|bitconcatenate|     tmp_150_fu_305    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_332   |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_368  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_146_fu_297    |    0    |    0    |    0    |
|          |     tmp_147_fu_301    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   460   |   855   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     ci_1_reg_469    |    5   |
|      ci_reg_156     |    5   |
|     co_1_reg_404    |    7   |
|   co_cast4_reg_390  |   32   |
|      co_reg_99      |    7   |
| conv5_b_addr_reg_427|    7   |
| conv5_b_load_reg_499|   32   |
| conv5_w_addr_reg_474|   16   |
| conv5_w_load_reg_479|   32   |
|   exitcond_reg_465  |    1   |
| i_cast3_cast_reg_414|    8   |
|   i_cast3_reg_409   |   32   |
|      i_reg_110      |    3   |
|j_cast2_cast1_reg_432|   10   |
| j_cast2_cast_reg_437|   17   |
|      j_reg_133      |    3   |
|      m_reg_422      |    3   |
|      n_reg_445      |    3   |
| p4_o_2_addr_reg_460 |    9   |
| p4_o_2_load_reg_484 |   32   |
|    sum_1_reg_144    |   32   |
|    sum_2_reg_167    |   32   |
|    sum_3_reg_494    |   32   |
|     sum_reg_121     |   32   |
|   tmp_146_reg_450   |   17   |
|   tmp_147_reg_455   |   15   |
| tmp_150_cast_reg_396|   12   |
|     tmp_reg_504     |   32   |
|    tmp_s_reg_489    |   32   |
+---------------------+--------+
|        Total        |   500  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  16  |   32   ||    9    |
|    sum_reg_121   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_179    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_179    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   238  ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   460  |   855  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   500  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   960  |   900  |
+-----------+--------+--------+--------+--------+
