Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec 11 00:33:24 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: JAA[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: spi_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.873        0.000                      0                  142        0.217        0.000                      0                  142        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.873        0.000                      0                  142        0.217        0.000                      0                  142        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.809%)  route 3.581ns (77.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.980     9.727    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[24]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.809%)  route 3.581ns (77.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.980     9.727    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[25]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.809%)  route 3.581ns (77.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.980     9.727    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.809%)  route 3.581ns (77.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.980     9.727    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.641%)  route 3.417ns (76.359%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.817     9.564    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[20]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y47         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.641%)  route 3.417ns (76.359%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.817     9.564    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[21]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y47         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.641%)  route 3.417ns (76.359%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.817     9.564    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[22]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y47         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.641%)  route 3.417ns (76.359%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.817     9.564    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y47         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.058ns (23.688%)  route 3.408ns (76.312%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.808     9.555    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.058ns (23.688%)  route 3.408ns (76.312%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X45Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.820     6.365    LED_DISPLAY/cnt_reg[7]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.489 f  LED_DISPLAY/SegmentsValue[3]_i_8/O
                         net (fo=2, routed)           0.808     7.296    LED_DISPLAY/SegmentsValue[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.448 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.972     8.421    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.326     8.747 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.808     9.555    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    LED_DISPLAY/CLK
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    LED_DISPLAY/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/SegmentsValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.557%)  route 0.168ns (47.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[12]/Q
                         net (fo=8, routed)           0.168     1.756    LED_DISPLAY/cnt_reg[12]
    SLICE_X46Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.801 r  LED_DISPLAY/SegmentsValue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    LED_DISPLAY/SegmentsValue[0]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.121     1.584    LED_DISPLAY/SegmentsValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/SegmentsValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.299%)  route 0.177ns (48.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  LED_DISPLAY/cnt_reg[13]/Q
                         net (fo=8, routed)           0.177     1.765    LED_DISPLAY/cnt_reg[13]
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  LED_DISPLAY/SegmentsValue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    LED_DISPLAY/SegmentsValue[1]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.121     1.584    LED_DISPLAY/SegmentsValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/SegmentsValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.201%)  route 0.218ns (53.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  LED_DISPLAY/cnt_reg[13]/Q
                         net (fo=8, routed)           0.218     1.806    LED_DISPLAY/cnt_reg[13]
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.046     1.852 r  LED_DISPLAY/SegmentsValue[3]_i_2/O
                         net (fo=1, routed)           0.000     1.852    LED_DISPLAY/SegmentsValue[3]_i_2_n_0
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X46Y44         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.131     1.594    LED_DISPLAY/SegmentsValue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    LED_DISPLAY/cnt_reg[15]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  LED_DISPLAY/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    LED_DISPLAY/cnt_reg[12]_i_1_n_4
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X45Y45         FDRE                                         r  LED_DISPLAY/cnt_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.105     1.552    LED_DISPLAY/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    LED_DISPLAY/cnt_reg[19]
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  LED_DISPLAY/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    LED_DISPLAY/cnt_reg[16]_i_1_n_4
    SLICE_X45Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X45Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.105     1.552    LED_DISPLAY/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.448    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  LED_DISPLAY/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.708    LED_DISPLAY/cnt_reg[27]
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  LED_DISPLAY/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    LED_DISPLAY/cnt_reg[24]_i_1_n_4
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.835     1.962    LED_DISPLAY/CLK
    SLICE_X45Y48         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.105     1.553    LED_DISPLAY/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.448    LED_DISPLAY/CLK
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  LED_DISPLAY/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.708    LED_DISPLAY/cnt_reg[31]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  LED_DISPLAY/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    LED_DISPLAY/cnt_reg[28]_i_1_n_4
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.835     1.962    LED_DISPLAY/CLK
    SLICE_X45Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     1.553    LED_DISPLAY/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X45Y44         FDRE                                         r  LED_DISPLAY/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.708    LED_DISPLAY/cnt_reg[11]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  LED_DISPLAY/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    LED_DISPLAY/cnt_reg[8]_i_1_n_4
    SLICE_X45Y44         FDRE                                         r  LED_DISPLAY/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    LED_DISPLAY/CLK
    SLICE_X45Y44         FDRE                                         r  LED_DISPLAY/cnt_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.105     1.552    LED_DISPLAY/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.448    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  LED_DISPLAY/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.709    LED_DISPLAY/cnt_reg[23]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  LED_DISPLAY/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    LED_DISPLAY/cnt_reg[20]_i_1_n_4
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.835     1.962    LED_DISPLAY/CLK
    SLICE_X45Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.105     1.553    LED_DISPLAY/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.563     1.446    LED_DISPLAY/CLK
    SLICE_X45Y42         FDRE                                         r  LED_DISPLAY/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  LED_DISPLAY/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.707    LED_DISPLAY/cnt_reg[3]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  LED_DISPLAY/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    LED_DISPLAY/cnt_reg[0]_i_1_n_4
    SLICE_X45Y42         FDRE                                         r  LED_DISPLAY/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.833     1.960    LED_DISPLAY/CLK
    SLICE_X45Y42         FDRE                                         r  LED_DISPLAY/cnt_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.105     1.551    LED_DISPLAY/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   LED_DISPLAY/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   LED_DISPLAY/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   LED_DISPLAY/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   LED_DISPLAY/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   LED_DISPLAY/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   LED_DISPLAY/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   LED_DISPLAY/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y42   LED_DISPLAY/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   LED_DISPLAY/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   LED_DISPLAY/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   LED_DISPLAY/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   LED_DISPLAY/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   counter_RX_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   counter_RX_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   counter_RX_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   counter_RX_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   counter_RX_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   counter_RX_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   counter_RX_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   LED_DISPLAY/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   LED_DISPLAY/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   LED_DISPLAY/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   LED_DISPLAY/cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   LED_DISPLAY/cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   counter_RX_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   counter_RX_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   counter_RX_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   counter_RX_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   counter_RX_reg[26]/C



