#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 17:54:40 2020
# Process ID: 6764
# Current directory: D:/HikariMIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728 D:\HikariMIPS\HikariMIPS.xpr
# Log file: D:/HikariMIPS/vivado.log
# Journal file: D:/HikariMIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HikariMIPS/HikariMIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 878.855 ; gain = 224.266
reset_run inst_rom_synth_1
launch_runs inst_rom_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = fffcc9de3de71a50; cache size = 130.930 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Thu May 28 18:15:16 2020] Launched inst_rom_synth_1...
Run output will be captured here: D:/HikariMIPS/HikariMIPS.runs/inst_rom_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 906.254 ; gain = 10.328
wait_on_run inst_rom_synth_1
[Thu May 28 18:15:16 2020] Waiting for inst_rom_synth_1 to finish...
[Thu May 28 18:15:21 2020] Waiting for inst_rom_synth_1 to finish...
[Thu May 28 18:15:26 2020] Waiting for inst_rom_synth_1 to finish...
[Thu May 28 18:15:31 2020] Waiting for inst_rom_synth_1 to finish...

*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP inst_rom, cache-ID = fffcc9de3de71a50.
INFO: [Common 17-206] Exiting Vivado at Thu May 28 18:15:27 2020...
[Thu May 28 18:15:31 2020] inst_rom_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 906.254 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: hikari_mips
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.543 ; gain = 226.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hikari_mips' [D:/HikariMIPS/HikariMIPS.srcs/hikari_mips.v:8]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/HikariMIPS/HikariMIPS.srcs/pc_reg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/HikariMIPS/HikariMIPS.srcs/pc_reg.v:7]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/HikariMIPS/HikariMIPS.srcs/if_id.v:7]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [D:/HikariMIPS/HikariMIPS.srcs/if_id.v:7]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/HikariMIPS/HikariMIPS.srcs/id.v:6]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [D:/HikariMIPS/HikariMIPS.srcs/id.v:6]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/HikariMIPS/HikariMIPS.srcs/regfile.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/HikariMIPS/HikariMIPS.srcs/regfile.v:7]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/HikariMIPS/HikariMIPS.srcs/id_ex.v:7]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [D:/HikariMIPS/HikariMIPS.srcs/id_ex.v:7]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/HikariMIPS/HikariMIPS.srcs/ex.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [D:/HikariMIPS/HikariMIPS.srcs/ex.v:7]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/HikariMIPS/HikariMIPS.srcs/ex_mem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [D:/HikariMIPS/HikariMIPS.srcs/ex_mem.v:7]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/HikariMIPS/HikariMIPS.srcs/mem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [D:/HikariMIPS/HikariMIPS.srcs/mem.v:7]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/HikariMIPS/HikariMIPS.srcs/mem_wb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [D:/HikariMIPS/HikariMIPS.srcs/mem_wb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hikari_mips' (10#1) [D:/HikariMIPS/HikariMIPS.srcs/hikari_mips.v:8]
WARNING: [Synth 8-3331] design mem has unconnected port clk
WARNING: [Synth 8-3331] design ex has unconnected port clk
WARNING: [Synth 8-3331] design id has unconnected port clk
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[31]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[30]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[29]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[28]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[27]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[26]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[25]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[24]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[23]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[22]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[21]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[20]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[19]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[18]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[17]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[16]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[15]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[14]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[13]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[12]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[11]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[10]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[9]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[8]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[7]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[6]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[5]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[4]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[3]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[2]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[1]
WARNING: [Synth 8-3331] design id has unconnected port rdata2_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.754 ; gain = 300.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.754 ; gain = 300.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.754 ; gain = 300.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1512.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1662.215 ; gain = 450.406
24 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1662.215 ; gain = 755.961
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/HikariMIPS/code/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../code/obj/inst_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/HikariMIPS/code/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../code/obj/inst_ram.coe'
set_property -dict [list CONFIG.Write_Depth_A {32768} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Coe_File {D:/HikariMIPS/code/obj/inst_ram.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/HikariMIPS/code/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../code/obj/inst_ram.coe'
generate_target all [get_files  D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
[Thu May 28 18:48:01 2020] Launched inst_rom_synth_1...
Run output will be captured here: D:/HikariMIPS/HikariMIPS.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/HikariMIPS/HikariMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/HikariMIPS/HikariMIPS.ip_user_files -ipstatic_source_dir D:/HikariMIPS/HikariMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/HikariMIPS/HikariMIPS.cache/compile_simlib/modelsim} {questa=D:/HikariMIPS/HikariMIPS.cache/compile_simlib/questa} {riviera=D:/HikariMIPS/HikariMIPS.cache/compile_simlib/riviera} {activehdl=D:/HikariMIPS/HikariMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hikari_mips_sopc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hikari_mips_sopc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/hikari_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/hikari_mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
"xelab -wto 11981640a16c473f9df449c8fb40b3ba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hikari_mips_sopc_behav xil_defaultlib.hikari_mips_sopc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 11981640a16c473f9df449c8fb40b3ba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hikari_mips_sopc_behav xil_defaultlib.hikari_mips_sopc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 15 for port 'addra' [D:/HikariMIPS/HikariMIPS.srcs/hikari_mips_sopc.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hikari_mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.hikari_mips_sopc
Compiling module xil_defaultlib.glbl
Built simulation snapshot hikari_mips_sopc_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/xsim.dir/hikari_mips_sopc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/xsim.dir/hikari_mips_sopc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 28 18:50:17 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 18:50:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hikari_mips_sopc_behav -key {Behavioral:sim_1:Functional:hikari_mips_sopc} -tclbatch {hikari_mips_sopc.tcl} -view {D:/HikariMIPS/hikari_mips_sopc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/HikariMIPS/hikari_mips_sopc_behav.wcfg
source hikari_mips_sopc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module hikari_mips_sopc.rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hikari_mips_sopc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module hikari_mips_sopc.rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 5050 ns : File "D:/HikariMIPS/HikariMIPS.srcs/hikari_mips_sopc.v" Line 19
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.492 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hikari_mips_sopc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hikari_mips_sopc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/hikari_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/hikari_mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim'
"xelab -wto 11981640a16c473f9df449c8fb40b3ba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hikari_mips_sopc_behav xil_defaultlib.hikari_mips_sopc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 11981640a16c473f9df449c8fb40b3ba --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hikari_mips_sopc_behav xil_defaultlib.hikari_mips_sopc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 15 for port 'addra' [D:/HikariMIPS/HikariMIPS.srcs/hikari_mips_sopc.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hikari_mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.hikari_mips_sopc
Compiling module xil_defaultlib.glbl
Built simulation snapshot hikari_mips_sopc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module hikari_mips_sopc.rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 19:13:11 2020...
