# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9291 \
    name buffer_13315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13315 \
    op interface \
    ports { buffer_13315 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9292 \
    name buffer_13316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13316 \
    op interface \
    ports { buffer_13316 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9293 \
    name buffer_13317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13317 \
    op interface \
    ports { buffer_13317 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9294 \
    name buffer_13318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13318 \
    op interface \
    ports { buffer_13318 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9295 \
    name buffer_13319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13319 \
    op interface \
    ports { buffer_13319 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9296 \
    name buffer_13320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13320 \
    op interface \
    ports { buffer_13320 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9297 \
    name buffer_13321 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13321 \
    op interface \
    ports { buffer_13321 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9298 \
    name buffer_13322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13322 \
    op interface \
    ports { buffer_13322 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9299 \
    name buffer_13323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13323 \
    op interface \
    ports { buffer_13323 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9300 \
    name buffer_13324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13324 \
    op interface \
    ports { buffer_13324 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9301 \
    name buffer_13325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13325 \
    op interface \
    ports { buffer_13325 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9302 \
    name buffer_13326 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13326 \
    op interface \
    ports { buffer_13326 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9303 \
    name buffer_13327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13327 \
    op interface \
    ports { buffer_13327 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9304 \
    name buffer_13328 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13328 \
    op interface \
    ports { buffer_13328 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9305 \
    name buffer_13329 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13329 \
    op interface \
    ports { buffer_13329 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9306 \
    name buffer_13330 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13330 \
    op interface \
    ports { buffer_13330 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9307 \
    name buffer_13331 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13331 \
    op interface \
    ports { buffer_13331 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9308 \
    name buffer_13332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13332 \
    op interface \
    ports { buffer_13332 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9309 \
    name buffer_13333 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13333 \
    op interface \
    ports { buffer_13333 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9310 \
    name buffer_13334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13334 \
    op interface \
    ports { buffer_13334 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9311 \
    name buffer_13335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13335 \
    op interface \
    ports { buffer_13335 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9312 \
    name buffer_13336 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13336 \
    op interface \
    ports { buffer_13336 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9313 \
    name buffer_13337 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13337 \
    op interface \
    ports { buffer_13337 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9314 \
    name buffer_13338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13338 \
    op interface \
    ports { buffer_13338 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9315 \
    name buffer_13339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13339 \
    op interface \
    ports { buffer_13339 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9316 \
    name buffer_13340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13340 \
    op interface \
    ports { buffer_13340 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9317 \
    name buffer_13341 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13341 \
    op interface \
    ports { buffer_13341 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9318 \
    name buffer_13342 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13342 \
    op interface \
    ports { buffer_13342 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9319 \
    name buffer_13343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13343 \
    op interface \
    ports { buffer_13343 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9320 \
    name buffer_13344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13344 \
    op interface \
    ports { buffer_13344 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9321 \
    name buffer_13345 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13345 \
    op interface \
    ports { buffer_13345 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9322 \
    name buffer_13346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13346 \
    op interface \
    ports { buffer_13346 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9323 \
    name buffer_13347 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13347 \
    op interface \
    ports { buffer_13347 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9324 \
    name buffer_13348 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13348 \
    op interface \
    ports { buffer_13348 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9325 \
    name buffer_13349 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13349 \
    op interface \
    ports { buffer_13349 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9326 \
    name buffer_13350 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13350 \
    op interface \
    ports { buffer_13350 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9327 \
    name buffer_13351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13351 \
    op interface \
    ports { buffer_13351 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9328 \
    name buffer_13352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13352 \
    op interface \
    ports { buffer_13352 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9329 \
    name buffer_13353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13353 \
    op interface \
    ports { buffer_13353 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9330 \
    name buffer_13354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13354 \
    op interface \
    ports { buffer_13354 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9331 \
    name buffer_13355 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13355 \
    op interface \
    ports { buffer_13355 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9332 \
    name buffer_13356 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13356 \
    op interface \
    ports { buffer_13356 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9333 \
    name buffer_13357 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13357 \
    op interface \
    ports { buffer_13357 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9334 \
    name buffer_13358 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13358 \
    op interface \
    ports { buffer_13358 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9335 \
    name buffer_13359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13359 \
    op interface \
    ports { buffer_13359 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9336 \
    name buffer_13360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13360 \
    op interface \
    ports { buffer_13360 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9337 \
    name buffer_13361 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13361 \
    op interface \
    ports { buffer_13361 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9338 \
    name buffer_13362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13362 \
    op interface \
    ports { buffer_13362 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9339 \
    name buffer_13363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13363 \
    op interface \
    ports { buffer_13363 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9340 \
    name buffer_13364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13364 \
    op interface \
    ports { buffer_13364 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9341 \
    name buffer_13365 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13365 \
    op interface \
    ports { buffer_13365 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9342 \
    name buffer_13366 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13366 \
    op interface \
    ports { buffer_13366 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9343 \
    name buffer_13367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13367 \
    op interface \
    ports { buffer_13367 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9344 \
    name buffer_13368 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13368 \
    op interface \
    ports { buffer_13368 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9345 \
    name buffer_13369 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13369 \
    op interface \
    ports { buffer_13369 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9346 \
    name buffer_13370 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13370 \
    op interface \
    ports { buffer_13370 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9347 \
    name buffer_13371 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13371 \
    op interface \
    ports { buffer_13371 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9348 \
    name buffer_13372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13372 \
    op interface \
    ports { buffer_13372 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9349 \
    name buffer_13373 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13373 \
    op interface \
    ports { buffer_13373 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9350 \
    name buffer_13374 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13374 \
    op interface \
    ports { buffer_13374 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9351 \
    name buffer_13375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13375 \
    op interface \
    ports { buffer_13375 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9352 \
    name buffer_13376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13376 \
    op interface \
    ports { buffer_13376 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9353 \
    name buffer_13377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13377 \
    op interface \
    ports { buffer_13377 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9354 \
    name buffer_13378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13378 \
    op interface \
    ports { buffer_13378 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9355 \
    name buffer_13379 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13379 \
    op interface \
    ports { buffer_13379 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9356 \
    name buffer_13380 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13380 \
    op interface \
    ports { buffer_13380 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9357 \
    name buffer_13381 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13381 \
    op interface \
    ports { buffer_13381 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9358 \
    name buffer_13382 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13382 \
    op interface \
    ports { buffer_13382 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9359 \
    name buffer_13383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13383 \
    op interface \
    ports { buffer_13383 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9360 \
    name buffer_13384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13384 \
    op interface \
    ports { buffer_13384 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9361 \
    name buffer_13385 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13385 \
    op interface \
    ports { buffer_13385 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9362 \
    name buffer_13386 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13386 \
    op interface \
    ports { buffer_13386 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9363 \
    name buffer_13387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13387 \
    op interface \
    ports { buffer_13387 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9364 \
    name buffer_13388 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13388 \
    op interface \
    ports { buffer_13388 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9365 \
    name buffer_13389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13389 \
    op interface \
    ports { buffer_13389 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9366 \
    name buffer_13390 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13390 \
    op interface \
    ports { buffer_13390 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9367 \
    name buffer_13391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13391 \
    op interface \
    ports { buffer_13391 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9368 \
    name buffer_13392 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13392 \
    op interface \
    ports { buffer_13392 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9369 \
    name buffer_13393 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13393 \
    op interface \
    ports { buffer_13393 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9370 \
    name buffer_13394 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13394 \
    op interface \
    ports { buffer_13394 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9371 \
    name buffer_13395 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13395 \
    op interface \
    ports { buffer_13395 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9372 \
    name buffer_13396 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13396 \
    op interface \
    ports { buffer_13396 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9373 \
    name buffer_13397 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13397 \
    op interface \
    ports { buffer_13397 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9374 \
    name buffer_13398 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13398 \
    op interface \
    ports { buffer_13398 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9375 \
    name buffer_13399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13399 \
    op interface \
    ports { buffer_13399 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9376 \
    name buffer_13400 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13400 \
    op interface \
    ports { buffer_13400 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9377 \
    name buffer_13401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13401 \
    op interface \
    ports { buffer_13401 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9378 \
    name buffer_13402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13402 \
    op interface \
    ports { buffer_13402 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9379 \
    name buffer_13403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13403 \
    op interface \
    ports { buffer_13403 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9380 \
    name buffer_13404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13404 \
    op interface \
    ports { buffer_13404 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9381 \
    name buffer_13405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13405 \
    op interface \
    ports { buffer_13405 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9382 \
    name buffer_13406 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13406 \
    op interface \
    ports { buffer_13406 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9383 \
    name buffer_13407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13407 \
    op interface \
    ports { buffer_13407 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9384 \
    name buffer_13408 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13408 \
    op interface \
    ports { buffer_13408 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9385 \
    name buffer_13409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13409 \
    op interface \
    ports { buffer_13409 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9386 \
    name buffer_13410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13410 \
    op interface \
    ports { buffer_13410 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9387 \
    name buffer_13411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13411 \
    op interface \
    ports { buffer_13411 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9388 \
    name buffer_13412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13412 \
    op interface \
    ports { buffer_13412 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9389 \
    name buffer_13413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13413 \
    op interface \
    ports { buffer_13413 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9390 \
    name buffer_13414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13414 \
    op interface \
    ports { buffer_13414 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9391 \
    name buffer_13415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13415 \
    op interface \
    ports { buffer_13415 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9392 \
    name buffer_13416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13416 \
    op interface \
    ports { buffer_13416 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9393 \
    name buffer_13417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13417 \
    op interface \
    ports { buffer_13417 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9394 \
    name buffer_13418 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13418 \
    op interface \
    ports { buffer_13418 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9395 \
    name buffer_13419 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13419 \
    op interface \
    ports { buffer_13419 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9396 \
    name buffer_13420 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13420 \
    op interface \
    ports { buffer_13420 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9397 \
    name buffer_13421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13421 \
    op interface \
    ports { buffer_13421 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9398 \
    name buffer_13422 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13422 \
    op interface \
    ports { buffer_13422 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9399 \
    name buffer_13423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13423 \
    op interface \
    ports { buffer_13423 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9400 \
    name buffer_13424 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13424 \
    op interface \
    ports { buffer_13424 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9401 \
    name buffer_13425 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13425 \
    op interface \
    ports { buffer_13425 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9402 \
    name buffer_13426 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13426 \
    op interface \
    ports { buffer_13426 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9403 \
    name buffer_13427 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13427 \
    op interface \
    ports { buffer_13427 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9404 \
    name buffer_13428 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13428 \
    op interface \
    ports { buffer_13428 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9405 \
    name buffer_13429 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13429 \
    op interface \
    ports { buffer_13429 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9406 \
    name buffer_13430 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13430 \
    op interface \
    ports { buffer_13430 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9407 \
    name buffer_13431 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13431 \
    op interface \
    ports { buffer_13431 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9408 \
    name buffer_13432 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13432 \
    op interface \
    ports { buffer_13432 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9409 \
    name buffer_13433 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13433 \
    op interface \
    ports { buffer_13433 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9410 \
    name buffer_13434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13434 \
    op interface \
    ports { buffer_13434 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9411 \
    name buffer_13435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13435 \
    op interface \
    ports { buffer_13435 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9412 \
    name buffer_13436 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13436 \
    op interface \
    ports { buffer_13436 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9413 \
    name buffer_13437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13437 \
    op interface \
    ports { buffer_13437 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9414 \
    name buffer_13438 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13438 \
    op interface \
    ports { buffer_13438 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9415 \
    name buffer_13439 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13439 \
    op interface \
    ports { buffer_13439 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9416 \
    name buffer_13440 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13440 \
    op interface \
    ports { buffer_13440 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9417 \
    name buffer_13441 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13441 \
    op interface \
    ports { buffer_13441 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9418 \
    name buffer_13442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13442 \
    op interface \
    ports { buffer_13442 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9419 \
    name buffer_13443 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13443 \
    op interface \
    ports { buffer_13443 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9420 \
    name buffer_13444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13444 \
    op interface \
    ports { buffer_13444 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9421 \
    name buffer_13445 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13445 \
    op interface \
    ports { buffer_13445 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9422 \
    name buffer_13446 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13446 \
    op interface \
    ports { buffer_13446 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9423 \
    name buffer_13447 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13447 \
    op interface \
    ports { buffer_13447 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9424 \
    name buffer_13448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13448 \
    op interface \
    ports { buffer_13448 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9425 \
    name buffer_13449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13449 \
    op interface \
    ports { buffer_13449 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9426 \
    name buffer_13450 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13450 \
    op interface \
    ports { buffer_13450 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9427 \
    name buffer_13451 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13451 \
    op interface \
    ports { buffer_13451 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9428 \
    name buffer_13452 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13452 \
    op interface \
    ports { buffer_13452 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9429 \
    name buffer_13453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13453 \
    op interface \
    ports { buffer_13453 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9430 \
    name buffer_13454 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13454 \
    op interface \
    ports { buffer_13454 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9431 \
    name buffer_13455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13455 \
    op interface \
    ports { buffer_13455 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9432 \
    name buffer_13456 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13456 \
    op interface \
    ports { buffer_13456 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9433 \
    name buffer_13457 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13457 \
    op interface \
    ports { buffer_13457 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9434 \
    name buffer_13458 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13458 \
    op interface \
    ports { buffer_13458 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9435 \
    name buffer_13459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13459 \
    op interface \
    ports { buffer_13459 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9436 \
    name buffer_13460 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13460 \
    op interface \
    ports { buffer_13460 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9437 \
    name buffer_13461 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13461 \
    op interface \
    ports { buffer_13461 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9438 \
    name buffer_13462 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13462 \
    op interface \
    ports { buffer_13462 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9439 \
    name buffer_13463 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13463 \
    op interface \
    ports { buffer_13463 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9440 \
    name buffer_13464 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13464 \
    op interface \
    ports { buffer_13464 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9441 \
    name buffer_13465 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13465 \
    op interface \
    ports { buffer_13465 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9442 \
    name buffer_13466 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13466 \
    op interface \
    ports { buffer_13466 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9443 \
    name buffer_13467 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13467 \
    op interface \
    ports { buffer_13467 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9444 \
    name buffer_13468 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13468 \
    op interface \
    ports { buffer_13468 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9445 \
    name buffer_13469 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13469 \
    op interface \
    ports { buffer_13469 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9446 \
    name buffer_13470 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13470 \
    op interface \
    ports { buffer_13470 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9447 \
    name buffer_13471 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13471 \
    op interface \
    ports { buffer_13471 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9448 \
    name buffer_13472 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13472 \
    op interface \
    ports { buffer_13472 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9449 \
    name buffer_13473 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13473 \
    op interface \
    ports { buffer_13473 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9450 \
    name buffer_13474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13474 \
    op interface \
    ports { buffer_13474 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9451 \
    name buffer_13475 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13475 \
    op interface \
    ports { buffer_13475 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9452 \
    name buffer_13476 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13476 \
    op interface \
    ports { buffer_13476 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9453 \
    name buffer_13477 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13477 \
    op interface \
    ports { buffer_13477 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9454 \
    name buffer_13478 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13478 \
    op interface \
    ports { buffer_13478 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9455 \
    name buffer_13479 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13479 \
    op interface \
    ports { buffer_13479 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9456 \
    name buffer_13480 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13480 \
    op interface \
    ports { buffer_13480 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9457 \
    name buffer_13481 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13481 \
    op interface \
    ports { buffer_13481 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9458 \
    name buffer_13482 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13482 \
    op interface \
    ports { buffer_13482 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9459 \
    name buffer_13483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13483 \
    op interface \
    ports { buffer_13483 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9460 \
    name buffer_13484 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13484 \
    op interface \
    ports { buffer_13484 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9461 \
    name buffer_13485 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13485 \
    op interface \
    ports { buffer_13485 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9462 \
    name buffer_13486 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13486 \
    op interface \
    ports { buffer_13486 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9463 \
    name buffer_13487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13487 \
    op interface \
    ports { buffer_13487 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9464 \
    name buffer_13488 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13488 \
    op interface \
    ports { buffer_13488 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9465 \
    name buffer_13489 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13489 \
    op interface \
    ports { buffer_13489 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9466 \
    name buffer_13490 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13490 \
    op interface \
    ports { buffer_13490 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9467 \
    name buffer_13491 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13491 \
    op interface \
    ports { buffer_13491 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9468 \
    name buffer_13492 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13492 \
    op interface \
    ports { buffer_13492 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9469 \
    name buffer_13493 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13493 \
    op interface \
    ports { buffer_13493 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9470 \
    name buffer_13494 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13494 \
    op interface \
    ports { buffer_13494 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9471 \
    name buffer_13495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13495 \
    op interface \
    ports { buffer_13495 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9472 \
    name buffer_13496 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13496 \
    op interface \
    ports { buffer_13496 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9473 \
    name buffer_13497 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13497 \
    op interface \
    ports { buffer_13497 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9474 \
    name buffer_13498 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13498 \
    op interface \
    ports { buffer_13498 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9475 \
    name buffer_13499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13499 \
    op interface \
    ports { buffer_13499 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9476 \
    name buffer_13500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13500 \
    op interface \
    ports { buffer_13500 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9477 \
    name buffer_13501 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13501 \
    op interface \
    ports { buffer_13501 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9478 \
    name buffer_13502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13502 \
    op interface \
    ports { buffer_13502 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9479 \
    name buffer_13503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13503 \
    op interface \
    ports { buffer_13503 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9480 \
    name buffer_13504 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13504 \
    op interface \
    ports { buffer_13504 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9481 \
    name buffer_13505 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13505 \
    op interface \
    ports { buffer_13505 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9482 \
    name buffer_13506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13506 \
    op interface \
    ports { buffer_13506 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9483 \
    name buffer_13507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13507 \
    op interface \
    ports { buffer_13507 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9484 \
    name buffer_13508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13508 \
    op interface \
    ports { buffer_13508 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9485 \
    name buffer_13509 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13509 \
    op interface \
    ports { buffer_13509 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9486 \
    name buffer_13510 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13510 \
    op interface \
    ports { buffer_13510 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9487 \
    name buffer_13511 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13511 \
    op interface \
    ports { buffer_13511 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9488 \
    name buffer_13512 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13512 \
    op interface \
    ports { buffer_13512 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9489 \
    name buffer_13513 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13513 \
    op interface \
    ports { buffer_13513 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9490 \
    name buffer_13514 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13514 \
    op interface \
    ports { buffer_13514 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9491 \
    name buffer_13515 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13515 \
    op interface \
    ports { buffer_13515 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9492 \
    name buffer_13516 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13516 \
    op interface \
    ports { buffer_13516 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9493 \
    name buffer_13517 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13517 \
    op interface \
    ports { buffer_13517 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9494 \
    name buffer_13518 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13518 \
    op interface \
    ports { buffer_13518 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9495 \
    name buffer_13519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13519 \
    op interface \
    ports { buffer_13519 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9496 \
    name buffer_13520 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13520 \
    op interface \
    ports { buffer_13520 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9497 \
    name buffer_13521 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13521 \
    op interface \
    ports { buffer_13521 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9498 \
    name buffer_13522 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13522 \
    op interface \
    ports { buffer_13522 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9499 \
    name buffer_13523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13523 \
    op interface \
    ports { buffer_13523 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9500 \
    name buffer_13524 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13524 \
    op interface \
    ports { buffer_13524 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9501 \
    name buffer_13525 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13525 \
    op interface \
    ports { buffer_13525 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9502 \
    name buffer_13526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13526 \
    op interface \
    ports { buffer_13526 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9503 \
    name buffer_13527 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13527 \
    op interface \
    ports { buffer_13527 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9504 \
    name buffer_13528 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13528 \
    op interface \
    ports { buffer_13528 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9505 \
    name buffer_13529 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13529 \
    op interface \
    ports { buffer_13529 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9506 \
    name buffer_13530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13530 \
    op interface \
    ports { buffer_13530 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9507 \
    name buffer_13531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13531 \
    op interface \
    ports { buffer_13531 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9508 \
    name buffer_13532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13532 \
    op interface \
    ports { buffer_13532 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9509 \
    name buffer_13533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13533 \
    op interface \
    ports { buffer_13533 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9510 \
    name buffer_13534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13534 \
    op interface \
    ports { buffer_13534 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9511 \
    name buffer_13535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13535 \
    op interface \
    ports { buffer_13535 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9512 \
    name buffer_13536 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13536 \
    op interface \
    ports { buffer_13536 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9513 \
    name buffer_13537 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13537 \
    op interface \
    ports { buffer_13537 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9514 \
    name buffer_13538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13538 \
    op interface \
    ports { buffer_13538 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9515 \
    name buffer_13539 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13539 \
    op interface \
    ports { buffer_13539 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9516 \
    name buffer_13540 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13540 \
    op interface \
    ports { buffer_13540 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9517 \
    name buffer_13541 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13541 \
    op interface \
    ports { buffer_13541 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9518 \
    name buffer_13542 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13542 \
    op interface \
    ports { buffer_13542 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9519 \
    name buffer_13543 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13543 \
    op interface \
    ports { buffer_13543 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9520 \
    name buffer_13544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13544 \
    op interface \
    ports { buffer_13544 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9521 \
    name buffer_13545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13545 \
    op interface \
    ports { buffer_13545 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9522 \
    name buffer_13546 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13546 \
    op interface \
    ports { buffer_13546 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9523 \
    name buffer_13547 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13547 \
    op interface \
    ports { buffer_13547 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9524 \
    name buffer_13548 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13548 \
    op interface \
    ports { buffer_13548 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9525 \
    name buffer_13549 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13549 \
    op interface \
    ports { buffer_13549 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9526 \
    name buffer_13550 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13550 \
    op interface \
    ports { buffer_13550 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9527 \
    name buffer_13551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13551 \
    op interface \
    ports { buffer_13551 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9528 \
    name buffer_13552 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13552 \
    op interface \
    ports { buffer_13552 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9529 \
    name buffer_13553 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13553 \
    op interface \
    ports { buffer_13553 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9530 \
    name buffer_13554 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13554 \
    op interface \
    ports { buffer_13554 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9531 \
    name buffer_13555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13555 \
    op interface \
    ports { buffer_13555 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9532 \
    name buffer_13556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13556 \
    op interface \
    ports { buffer_13556 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9533 \
    name buffer_13557 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13557 \
    op interface \
    ports { buffer_13557 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9534 \
    name buffer_13558 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13558 \
    op interface \
    ports { buffer_13558 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9535 \
    name buffer_13559 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13559 \
    op interface \
    ports { buffer_13559 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9536 \
    name buffer_13560 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13560 \
    op interface \
    ports { buffer_13560 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9537 \
    name buffer_13561 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13561 \
    op interface \
    ports { buffer_13561 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9538 \
    name buffer_13562 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13562 \
    op interface \
    ports { buffer_13562 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9539 \
    name buffer_13563 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13563 \
    op interface \
    ports { buffer_13563 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9540 \
    name buffer_13564 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13564 \
    op interface \
    ports { buffer_13564 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9541 \
    name buffer_13565 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13565 \
    op interface \
    ports { buffer_13565 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9542 \
    name buffer_13566 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13566 \
    op interface \
    ports { buffer_13566 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9543 \
    name buffer_13567 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13567 \
    op interface \
    ports { buffer_13567 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9544 \
    name buffer_13568 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13568 \
    op interface \
    ports { buffer_13568 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9545 \
    name buffer_13569 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13569 \
    op interface \
    ports { buffer_13569 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9546 \
    name buffer_13570 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13570 \
    op interface \
    ports { buffer_13570 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9547 \
    name buffer_13571 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13571 \
    op interface \
    ports { buffer_13571 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9548 \
    name buffer_13572 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13572 \
    op interface \
    ports { buffer_13572 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9549 \
    name buffer_13573 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13573 \
    op interface \
    ports { buffer_13573 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9550 \
    name buffer_13574 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13574 \
    op interface \
    ports { buffer_13574 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9551 \
    name buffer_13575 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13575 \
    op interface \
    ports { buffer_13575 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9552 \
    name buffer_13576 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13576 \
    op interface \
    ports { buffer_13576 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9553 \
    name buffer_13577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13577 \
    op interface \
    ports { buffer_13577 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9554 \
    name buffer_13578 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13578 \
    op interface \
    ports { buffer_13578 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9555 \
    name buffer_13579 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13579 \
    op interface \
    ports { buffer_13579 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9556 \
    name buffer_13580 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13580 \
    op interface \
    ports { buffer_13580 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9557 \
    name buffer_13581 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13581 \
    op interface \
    ports { buffer_13581 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9558 \
    name buffer_13582 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13582 \
    op interface \
    ports { buffer_13582 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9559 \
    name buffer_13583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13583 \
    op interface \
    ports { buffer_13583 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9560 \
    name buffer_13584 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13584 \
    op interface \
    ports { buffer_13584 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9561 \
    name buffer_13585 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13585 \
    op interface \
    ports { buffer_13585 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9562 \
    name buffer_13586 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13586 \
    op interface \
    ports { buffer_13586 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9563 \
    name buffer_13587 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13587 \
    op interface \
    ports { buffer_13587 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9564 \
    name buffer_13588 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13588 \
    op interface \
    ports { buffer_13588 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9565 \
    name buffer_13589 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13589 \
    op interface \
    ports { buffer_13589 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9566 \
    name buffer_13590 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13590 \
    op interface \
    ports { buffer_13590 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9567 \
    name buffer_13591 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13591 \
    op interface \
    ports { buffer_13591 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9568 \
    name buffer_13592 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13592 \
    op interface \
    ports { buffer_13592 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9569 \
    name buffer_13593 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13593 \
    op interface \
    ports { buffer_13593 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9570 \
    name buffer_13594 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13594 \
    op interface \
    ports { buffer_13594 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9571 \
    name buffer_13595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13595 \
    op interface \
    ports { buffer_13595 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9572 \
    name buffer_13596 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13596 \
    op interface \
    ports { buffer_13596 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9573 \
    name buffer_13597 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13597 \
    op interface \
    ports { buffer_13597 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9574 \
    name buffer_13598 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13598 \
    op interface \
    ports { buffer_13598 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9575 \
    name buffer_13599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13599 \
    op interface \
    ports { buffer_13599 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9576 \
    name buffer_13600 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13600 \
    op interface \
    ports { buffer_13600 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9577 \
    name buffer_13601 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13601 \
    op interface \
    ports { buffer_13601 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9578 \
    name buffer_13602 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13602 \
    op interface \
    ports { buffer_13602 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9579 \
    name buffer_13603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13603 \
    op interface \
    ports { buffer_13603 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9580 \
    name buffer_13604 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13604 \
    op interface \
    ports { buffer_13604 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9581 \
    name buffer_13605 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13605 \
    op interface \
    ports { buffer_13605 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9582 \
    name buffer_13606 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13606 \
    op interface \
    ports { buffer_13606 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9583 \
    name buffer_13607 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13607 \
    op interface \
    ports { buffer_13607 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9584 \
    name buffer_13608 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13608 \
    op interface \
    ports { buffer_13608 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9585 \
    name buffer_13609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13609 \
    op interface \
    ports { buffer_13609 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9586 \
    name buffer_13610 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13610 \
    op interface \
    ports { buffer_13610 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9587 \
    name buffer_13611 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13611 \
    op interface \
    ports { buffer_13611 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9588 \
    name buffer_13612 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13612 \
    op interface \
    ports { buffer_13612 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9589 \
    name buffer_13613 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13613 \
    op interface \
    ports { buffer_13613 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9590 \
    name buffer_13614 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13614 \
    op interface \
    ports { buffer_13614 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9591 \
    name buffer_13615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13615 \
    op interface \
    ports { buffer_13615 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9592 \
    name buffer_13616 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13616 \
    op interface \
    ports { buffer_13616 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9593 \
    name buffer_13617 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13617 \
    op interface \
    ports { buffer_13617 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9594 \
    name buffer_13618 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13618 \
    op interface \
    ports { buffer_13618 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9595 \
    name buffer_13619 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13619 \
    op interface \
    ports { buffer_13619 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9596 \
    name buffer_13620 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13620 \
    op interface \
    ports { buffer_13620 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9597 \
    name buffer_13621 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13621 \
    op interface \
    ports { buffer_13621 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9598 \
    name buffer_13622 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13622 \
    op interface \
    ports { buffer_13622 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9599 \
    name buffer_13623 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13623 \
    op interface \
    ports { buffer_13623 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9600 \
    name buffer_13624 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13624 \
    op interface \
    ports { buffer_13624 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9601 \
    name buffer_13625 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13625 \
    op interface \
    ports { buffer_13625 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9602 \
    name buffer_13626 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13626 \
    op interface \
    ports { buffer_13626 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9603 \
    name buffer_13627 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13627 \
    op interface \
    ports { buffer_13627 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9604 \
    name buffer_13628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13628 \
    op interface \
    ports { buffer_13628 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9605 \
    name buffer_13629 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13629 \
    op interface \
    ports { buffer_13629 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9606 \
    name buffer_13630 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13630 \
    op interface \
    ports { buffer_13630 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9607 \
    name buffer_13631 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13631 \
    op interface \
    ports { buffer_13631 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9608 \
    name buffer_13632 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13632 \
    op interface \
    ports { buffer_13632 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9609 \
    name buffer_13633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13633 \
    op interface \
    ports { buffer_13633 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9610 \
    name buffer_13634 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13634 \
    op interface \
    ports { buffer_13634 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9611 \
    name buffer_13635 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13635 \
    op interface \
    ports { buffer_13635 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9612 \
    name buffer_13636 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13636 \
    op interface \
    ports { buffer_13636 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9613 \
    name buffer_13637 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13637 \
    op interface \
    ports { buffer_13637 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9614 \
    name buffer_13638 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13638 \
    op interface \
    ports { buffer_13638 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9615 \
    name buffer_13639 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13639 \
    op interface \
    ports { buffer_13639 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9616 \
    name buffer_13640 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13640 \
    op interface \
    ports { buffer_13640 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9617 \
    name buffer_13641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13641 \
    op interface \
    ports { buffer_13641 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9618 \
    name buffer_13642 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13642 \
    op interface \
    ports { buffer_13642 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9619 \
    name buffer_13643 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13643 \
    op interface \
    ports { buffer_13643 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9620 \
    name buffer_13644 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13644 \
    op interface \
    ports { buffer_13644 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9621 \
    name buffer_13645 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13645 \
    op interface \
    ports { buffer_13645 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9622 \
    name buffer_13646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13646 \
    op interface \
    ports { buffer_13646 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9623 \
    name buffer_13647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13647 \
    op interface \
    ports { buffer_13647 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9624 \
    name buffer_13648 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13648 \
    op interface \
    ports { buffer_13648 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9625 \
    name buffer_13649 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13649 \
    op interface \
    ports { buffer_13649 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9626 \
    name buffer_13650 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13650 \
    op interface \
    ports { buffer_13650 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9627 \
    name buffer_13651 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13651 \
    op interface \
    ports { buffer_13651 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9628 \
    name buffer_13652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13652 \
    op interface \
    ports { buffer_13652 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9629 \
    name buffer_13653 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13653 \
    op interface \
    ports { buffer_13653 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9630 \
    name buffer_13654 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13654 \
    op interface \
    ports { buffer_13654 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9631 \
    name buffer_13655 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13655 \
    op interface \
    ports { buffer_13655 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9632 \
    name buffer_13656 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13656 \
    op interface \
    ports { buffer_13656 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9633 \
    name buffer_13657 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13657 \
    op interface \
    ports { buffer_13657 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9634 \
    name buffer_13658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13658 \
    op interface \
    ports { buffer_13658 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9635 \
    name buffer_13659 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13659 \
    op interface \
    ports { buffer_13659 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9636 \
    name buffer_13660 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13660 \
    op interface \
    ports { buffer_13660 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9637 \
    name buffer_13661 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13661 \
    op interface \
    ports { buffer_13661 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9638 \
    name buffer_13662 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13662 \
    op interface \
    ports { buffer_13662 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9639 \
    name buffer_13663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13663 \
    op interface \
    ports { buffer_13663 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9640 \
    name buffer_13664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13664 \
    op interface \
    ports { buffer_13664 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9641 \
    name buffer_13665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13665 \
    op interface \
    ports { buffer_13665 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9642 \
    name buffer_13666 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13666 \
    op interface \
    ports { buffer_13666 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9643 \
    name buffer_13667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13667 \
    op interface \
    ports { buffer_13667 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9644 \
    name buffer_13668 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13668 \
    op interface \
    ports { buffer_13668 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9645 \
    name buffer_13669 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13669 \
    op interface \
    ports { buffer_13669 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9646 \
    name buffer_13670 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13670 \
    op interface \
    ports { buffer_13670 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9647 \
    name buffer_13671 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13671 \
    op interface \
    ports { buffer_13671 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9648 \
    name buffer_13672 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13672 \
    op interface \
    ports { buffer_13672 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9649 \
    name buffer_13673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13673 \
    op interface \
    ports { buffer_13673 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9650 \
    name buffer_13674 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13674 \
    op interface \
    ports { buffer_13674 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9651 \
    name buffer_13675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13675 \
    op interface \
    ports { buffer_13675 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9652 \
    name buffer_13676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13676 \
    op interface \
    ports { buffer_13676 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9653 \
    name buffer_13677 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13677 \
    op interface \
    ports { buffer_13677 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9654 \
    name buffer_13678 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13678 \
    op interface \
    ports { buffer_13678 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9655 \
    name buffer_13679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13679 \
    op interface \
    ports { buffer_13679 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9656 \
    name buffer_13680 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13680 \
    op interface \
    ports { buffer_13680 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9657 \
    name buffer_13681 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13681 \
    op interface \
    ports { buffer_13681 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9658 \
    name buffer_13682 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13682 \
    op interface \
    ports { buffer_13682 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9659 \
    name buffer_13683 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13683 \
    op interface \
    ports { buffer_13683 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9660 \
    name buffer_13684 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13684 \
    op interface \
    ports { buffer_13684 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9661 \
    name buffer_13685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13685 \
    op interface \
    ports { buffer_13685 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9662 \
    name buffer_13686 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13686 \
    op interface \
    ports { buffer_13686 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9663 \
    name buffer_13687 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13687 \
    op interface \
    ports { buffer_13687 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9664 \
    name buffer_13688 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13688 \
    op interface \
    ports { buffer_13688 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9665 \
    name buffer_13689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13689 \
    op interface \
    ports { buffer_13689 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9666 \
    name buffer_13690 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13690 \
    op interface \
    ports { buffer_13690 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9667 \
    name buffer_13691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13691 \
    op interface \
    ports { buffer_13691 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9668 \
    name buffer_13692 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13692 \
    op interface \
    ports { buffer_13692 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9669 \
    name buffer_13693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13693 \
    op interface \
    ports { buffer_13693 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9670 \
    name buffer_13694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13694 \
    op interface \
    ports { buffer_13694 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9671 \
    name buffer_13695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13695 \
    op interface \
    ports { buffer_13695 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9672 \
    name buffer_13696 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13696 \
    op interface \
    ports { buffer_13696 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9673 \
    name buffer_13697 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13697 \
    op interface \
    ports { buffer_13697 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9674 \
    name buffer_13698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13698 \
    op interface \
    ports { buffer_13698 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9675 \
    name buffer_13699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13699 \
    op interface \
    ports { buffer_13699 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9676 \
    name buffer_13700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13700 \
    op interface \
    ports { buffer_13700 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9677 \
    name buffer_13701 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13701 \
    op interface \
    ports { buffer_13701 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9678 \
    name buffer_13702 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13702 \
    op interface \
    ports { buffer_13702 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9679 \
    name buffer_13703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13703 \
    op interface \
    ports { buffer_13703 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9680 \
    name buffer_13704 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13704 \
    op interface \
    ports { buffer_13704 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9681 \
    name buffer_13705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13705 \
    op interface \
    ports { buffer_13705 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9682 \
    name buffer_13706 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13706 \
    op interface \
    ports { buffer_13706 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9683 \
    name buffer_13707 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13707 \
    op interface \
    ports { buffer_13707 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9684 \
    name buffer_13708 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13708 \
    op interface \
    ports { buffer_13708 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9685 \
    name buffer_13709 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13709 \
    op interface \
    ports { buffer_13709 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9686 \
    name buffer_13710 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13710 \
    op interface \
    ports { buffer_13710 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9687 \
    name buffer_13711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13711 \
    op interface \
    ports { buffer_13711 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9688 \
    name buffer_13712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13712 \
    op interface \
    ports { buffer_13712 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9689 \
    name buffer_13713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13713 \
    op interface \
    ports { buffer_13713 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9690 \
    name buffer_13714 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13714 \
    op interface \
    ports { buffer_13714 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9691 \
    name buffer_13715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13715 \
    op interface \
    ports { buffer_13715 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9692 \
    name buffer_13716 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13716 \
    op interface \
    ports { buffer_13716 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9693 \
    name buffer_13717 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13717 \
    op interface \
    ports { buffer_13717 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9694 \
    name buffer_13718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13718 \
    op interface \
    ports { buffer_13718 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9695 \
    name buffer_13719 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13719 \
    op interface \
    ports { buffer_13719 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9696 \
    name buffer_13720 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13720 \
    op interface \
    ports { buffer_13720 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9697 \
    name buffer_13721 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13721 \
    op interface \
    ports { buffer_13721 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9698 \
    name buffer_13722 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13722 \
    op interface \
    ports { buffer_13722 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9699 \
    name buffer_13723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13723 \
    op interface \
    ports { buffer_13723 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9700 \
    name buffer_13724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13724 \
    op interface \
    ports { buffer_13724 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9701 \
    name buffer_13725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13725 \
    op interface \
    ports { buffer_13725 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9702 \
    name buffer_13726 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13726 \
    op interface \
    ports { buffer_13726 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9703 \
    name buffer_13727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13727 \
    op interface \
    ports { buffer_13727 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9704 \
    name buffer_13728 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13728 \
    op interface \
    ports { buffer_13728 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9705 \
    name buffer_13729 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13729 \
    op interface \
    ports { buffer_13729 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9706 \
    name buffer_13730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13730 \
    op interface \
    ports { buffer_13730 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9707 \
    name buffer_13731 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13731 \
    op interface \
    ports { buffer_13731 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9708 \
    name buffer_13732 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13732 \
    op interface \
    ports { buffer_13732 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9709 \
    name buffer_13733 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13733 \
    op interface \
    ports { buffer_13733 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9710 \
    name buffer_13734 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13734 \
    op interface \
    ports { buffer_13734 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9711 \
    name buffer_13735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13735 \
    op interface \
    ports { buffer_13735 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9712 \
    name buffer_13736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13736 \
    op interface \
    ports { buffer_13736 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9713 \
    name buffer_13737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13737 \
    op interface \
    ports { buffer_13737 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9714 \
    name buffer_13738 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13738 \
    op interface \
    ports { buffer_13738 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9715 \
    name buffer_13739 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13739 \
    op interface \
    ports { buffer_13739 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9716 \
    name buffer_13740 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13740 \
    op interface \
    ports { buffer_13740 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9717 \
    name buffer_13741 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13741 \
    op interface \
    ports { buffer_13741 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9718 \
    name buffer_13742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13742 \
    op interface \
    ports { buffer_13742 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9719 \
    name buffer_13743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13743 \
    op interface \
    ports { buffer_13743 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9720 \
    name buffer_13744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13744 \
    op interface \
    ports { buffer_13744 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9721 \
    name buffer_13745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13745 \
    op interface \
    ports { buffer_13745 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9722 \
    name buffer_13746 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13746 \
    op interface \
    ports { buffer_13746 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9723 \
    name buffer_13747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13747 \
    op interface \
    ports { buffer_13747 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9724 \
    name buffer_13748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13748 \
    op interface \
    ports { buffer_13748 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9725 \
    name buffer_13749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13749 \
    op interface \
    ports { buffer_13749 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9726 \
    name buffer_13750 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13750 \
    op interface \
    ports { buffer_13750 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9727 \
    name buffer_13751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13751 \
    op interface \
    ports { buffer_13751 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9728 \
    name buffer_13752 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13752 \
    op interface \
    ports { buffer_13752 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9729 \
    name buffer_13753 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13753 \
    op interface \
    ports { buffer_13753 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9730 \
    name buffer_13754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13754 \
    op interface \
    ports { buffer_13754 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9731 \
    name buffer_13755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13755 \
    op interface \
    ports { buffer_13755 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9732 \
    name buffer_13756 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13756 \
    op interface \
    ports { buffer_13756 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9733 \
    name buffer_13757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13757 \
    op interface \
    ports { buffer_13757 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9734 \
    name buffer_13758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13758 \
    op interface \
    ports { buffer_13758 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9735 \
    name buffer_13759 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13759 \
    op interface \
    ports { buffer_13759 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9736 \
    name buffer_13760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13760 \
    op interface \
    ports { buffer_13760 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9737 \
    name buffer_13761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13761 \
    op interface \
    ports { buffer_13761 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9738 \
    name buffer_13762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13762 \
    op interface \
    ports { buffer_13762 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9739 \
    name buffer_13763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13763 \
    op interface \
    ports { buffer_13763 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9740 \
    name buffer_13764 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13764 \
    op interface \
    ports { buffer_13764 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9741 \
    name buffer_13765 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13765 \
    op interface \
    ports { buffer_13765 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9742 \
    name buffer_13766 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13766 \
    op interface \
    ports { buffer_13766 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9743 \
    name buffer_13767 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13767 \
    op interface \
    ports { buffer_13767 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9744 \
    name buffer_13768 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13768 \
    op interface \
    ports { buffer_13768 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9745 \
    name buffer_13769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13769 \
    op interface \
    ports { buffer_13769 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9746 \
    name buffer_13770 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13770 \
    op interface \
    ports { buffer_13770 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9747 \
    name buffer_13771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13771 \
    op interface \
    ports { buffer_13771 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9748 \
    name buffer_13772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13772 \
    op interface \
    ports { buffer_13772 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9749 \
    name buffer_13773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13773 \
    op interface \
    ports { buffer_13773 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9750 \
    name buffer_13774 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13774 \
    op interface \
    ports { buffer_13774 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9751 \
    name buffer_13775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13775 \
    op interface \
    ports { buffer_13775 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9752 \
    name buffer_13776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13776 \
    op interface \
    ports { buffer_13776 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9753 \
    name buffer_13777 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13777 \
    op interface \
    ports { buffer_13777 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9754 \
    name buffer_13778 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13778 \
    op interface \
    ports { buffer_13778 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9755 \
    name buffer_13779 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13779 \
    op interface \
    ports { buffer_13779 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9756 \
    name buffer_13780 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13780 \
    op interface \
    ports { buffer_13780 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9757 \
    name buffer_13781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13781 \
    op interface \
    ports { buffer_13781 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9758 \
    name buffer_13782 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13782 \
    op interface \
    ports { buffer_13782 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9759 \
    name buffer_13783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13783 \
    op interface \
    ports { buffer_13783 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9760 \
    name buffer_13784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13784 \
    op interface \
    ports { buffer_13784 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9761 \
    name buffer_13785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13785 \
    op interface \
    ports { buffer_13785 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9762 \
    name buffer_13786 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13786 \
    op interface \
    ports { buffer_13786 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9763 \
    name buffer_13787 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13787 \
    op interface \
    ports { buffer_13787 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9764 \
    name buffer_13788 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13788 \
    op interface \
    ports { buffer_13788 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9765 \
    name buffer_13789 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13789 \
    op interface \
    ports { buffer_13789 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9766 \
    name buffer_13790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13790 \
    op interface \
    ports { buffer_13790 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9767 \
    name buffer_13791 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13791 \
    op interface \
    ports { buffer_13791 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9768 \
    name buffer_13792 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13792 \
    op interface \
    ports { buffer_13792 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9769 \
    name buffer_13793 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13793 \
    op interface \
    ports { buffer_13793 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9770 \
    name buffer_13794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13794 \
    op interface \
    ports { buffer_13794 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9771 \
    name buffer_13795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13795 \
    op interface \
    ports { buffer_13795 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9772 \
    name buffer_13796 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13796 \
    op interface \
    ports { buffer_13796 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9773 \
    name buffer_13797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13797 \
    op interface \
    ports { buffer_13797 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9774 \
    name buffer_13798 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13798 \
    op interface \
    ports { buffer_13798 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9775 \
    name buffer_13799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13799 \
    op interface \
    ports { buffer_13799 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9776 \
    name buffer_13800 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13800 \
    op interface \
    ports { buffer_13800 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9777 \
    name buffer_13801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13801 \
    op interface \
    ports { buffer_13801 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9778 \
    name buffer_13802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13802 \
    op interface \
    ports { buffer_13802 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9779 \
    name buffer_13803 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13803 \
    op interface \
    ports { buffer_13803 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9780 \
    name buffer_13804 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13804 \
    op interface \
    ports { buffer_13804 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9781 \
    name buffer_13805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13805 \
    op interface \
    ports { buffer_13805 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9782 \
    name buffer_13806 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13806 \
    op interface \
    ports { buffer_13806 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9783 \
    name buffer_13807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13807 \
    op interface \
    ports { buffer_13807 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9784 \
    name buffer_13808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13808 \
    op interface \
    ports { buffer_13808 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9785 \
    name buffer_13809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13809 \
    op interface \
    ports { buffer_13809 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9786 \
    name buffer_13810 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13810 \
    op interface \
    ports { buffer_13810 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9787 \
    name buffer_13811 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13811 \
    op interface \
    ports { buffer_13811 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9788 \
    name buffer_13812 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13812 \
    op interface \
    ports { buffer_13812 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9789 \
    name buffer_13813 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13813 \
    op interface \
    ports { buffer_13813 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9790 \
    name buffer_13814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13814 \
    op interface \
    ports { buffer_13814 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9791 \
    name buffer_13815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13815 \
    op interface \
    ports { buffer_13815 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9792 \
    name buffer_13816 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13816 \
    op interface \
    ports { buffer_13816 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9793 \
    name buffer_13817 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13817 \
    op interface \
    ports { buffer_13817 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9794 \
    name buffer_13818 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13818 \
    op interface \
    ports { buffer_13818 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9795 \
    name buffer_13819 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13819 \
    op interface \
    ports { buffer_13819 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9796 \
    name buffer_13820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13820 \
    op interface \
    ports { buffer_13820 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9797 \
    name buffer_13821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13821 \
    op interface \
    ports { buffer_13821 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9798 \
    name buffer_13822 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13822 \
    op interface \
    ports { buffer_13822 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9799 \
    name buffer_13823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13823 \
    op interface \
    ports { buffer_13823 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9800 \
    name buffer_13824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13824 \
    op interface \
    ports { buffer_13824 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9801 \
    name buffer_13825 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13825 \
    op interface \
    ports { buffer_13825 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9802 \
    name buffer_13826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13826 \
    op interface \
    ports { buffer_13826 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9803 \
    name buffer_13827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13827 \
    op interface \
    ports { buffer_13827 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9804 \
    name buffer_13828 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13828 \
    op interface \
    ports { buffer_13828 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9805 \
    name buffer_13829 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13829 \
    op interface \
    ports { buffer_13829 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9806 \
    name buffer_13830 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13830 \
    op interface \
    ports { buffer_13830 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9807 \
    name buffer_13831 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13831 \
    op interface \
    ports { buffer_13831 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9808 \
    name buffer_13832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13832 \
    op interface \
    ports { buffer_13832 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9809 \
    name buffer_13833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13833 \
    op interface \
    ports { buffer_13833 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9810 \
    name buffer_13834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13834 \
    op interface \
    ports { buffer_13834 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9811 \
    name buffer_13835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13835 \
    op interface \
    ports { buffer_13835 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9812 \
    name buffer_13836 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13836 \
    op interface \
    ports { buffer_13836 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9813 \
    name buffer_13837 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13837 \
    op interface \
    ports { buffer_13837 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9814 \
    name buffer_13838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13838 \
    op interface \
    ports { buffer_13838 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9815 \
    name buffer_13839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13839 \
    op interface \
    ports { buffer_13839 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9816 \
    name buffer_13840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13840 \
    op interface \
    ports { buffer_13840 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9817 \
    name buffer_13841 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13841 \
    op interface \
    ports { buffer_13841 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9818 \
    name buffer_13842 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13842 \
    op interface \
    ports { buffer_13842 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9819 \
    name buffer_13843 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13843 \
    op interface \
    ports { buffer_13843 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9820 \
    name buffer_13844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13844 \
    op interface \
    ports { buffer_13844 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9821 \
    name buffer_13845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13845 \
    op interface \
    ports { buffer_13845 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9822 \
    name buffer_13846 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13846 \
    op interface \
    ports { buffer_13846 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9823 \
    name buffer_13847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13847 \
    op interface \
    ports { buffer_13847 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9824 \
    name buffer_13848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13848 \
    op interface \
    ports { buffer_13848 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9825 \
    name buffer_13849 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13849 \
    op interface \
    ports { buffer_13849 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9826 \
    name buffer_13850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13850 \
    op interface \
    ports { buffer_13850 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9827 \
    name buffer_13851 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13851 \
    op interface \
    ports { buffer_13851 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9828 \
    name buffer_13852 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13852 \
    op interface \
    ports { buffer_13852 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9829 \
    name buffer_13853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13853 \
    op interface \
    ports { buffer_13853 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9830 \
    name buffer_13854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13854 \
    op interface \
    ports { buffer_13854 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9831 \
    name buffer_13855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13855 \
    op interface \
    ports { buffer_13855 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9832 \
    name buffer_13856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13856 \
    op interface \
    ports { buffer_13856 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9833 \
    name buffer_13857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13857 \
    op interface \
    ports { buffer_13857 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9834 \
    name buffer_13858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13858 \
    op interface \
    ports { buffer_13858 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9835 \
    name buffer_13859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13859 \
    op interface \
    ports { buffer_13859 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9836 \
    name buffer_13860 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13860 \
    op interface \
    ports { buffer_13860 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9837 \
    name buffer_13861 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13861 \
    op interface \
    ports { buffer_13861 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9838 \
    name buffer_13862 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13862 \
    op interface \
    ports { buffer_13862 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9839 \
    name buffer_13863 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13863 \
    op interface \
    ports { buffer_13863 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9840 \
    name buffer_13864 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13864 \
    op interface \
    ports { buffer_13864 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9841 \
    name buffer_13865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13865 \
    op interface \
    ports { buffer_13865 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9842 \
    name buffer_13866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13866 \
    op interface \
    ports { buffer_13866 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9843 \
    name buffer_13867 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13867 \
    op interface \
    ports { buffer_13867 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9844 \
    name buffer_13868 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13868 \
    op interface \
    ports { buffer_13868 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9845 \
    name buffer_13869 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13869 \
    op interface \
    ports { buffer_13869 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9846 \
    name buffer_13870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13870 \
    op interface \
    ports { buffer_13870 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9847 \
    name buffer_13871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13871 \
    op interface \
    ports { buffer_13871 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9848 \
    name buffer_13872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13872 \
    op interface \
    ports { buffer_13872 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9849 \
    name buffer_13873 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13873 \
    op interface \
    ports { buffer_13873 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9850 \
    name buffer_13874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13874 \
    op interface \
    ports { buffer_13874 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9851 \
    name buffer_13875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13875 \
    op interface \
    ports { buffer_13875 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9852 \
    name buffer_13876 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13876 \
    op interface \
    ports { buffer_13876 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9853 \
    name buffer_13877 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13877 \
    op interface \
    ports { buffer_13877 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9854 \
    name buffer_13878 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13878 \
    op interface \
    ports { buffer_13878 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9855 \
    name buffer_13879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13879 \
    op interface \
    ports { buffer_13879 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9856 \
    name buffer_13880 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13880 \
    op interface \
    ports { buffer_13880 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9857 \
    name buffer_13881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13881 \
    op interface \
    ports { buffer_13881 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9858 \
    name buffer_13882 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13882 \
    op interface \
    ports { buffer_13882 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9859 \
    name buffer_13883 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13883 \
    op interface \
    ports { buffer_13883 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9860 \
    name buffer_13884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13884 \
    op interface \
    ports { buffer_13884 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9861 \
    name buffer_13885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13885 \
    op interface \
    ports { buffer_13885 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9862 \
    name buffer_13886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13886 \
    op interface \
    ports { buffer_13886 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9863 \
    name buffer_13887 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13887 \
    op interface \
    ports { buffer_13887 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9864 \
    name buffer_13888 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13888 \
    op interface \
    ports { buffer_13888 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9865 \
    name buffer_13889 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13889 \
    op interface \
    ports { buffer_13889 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9866 \
    name buffer_13890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13890 \
    op interface \
    ports { buffer_13890 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9867 \
    name buffer_13891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13891 \
    op interface \
    ports { buffer_13891 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9868 \
    name buffer_13892 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13892 \
    op interface \
    ports { buffer_13892 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9869 \
    name buffer_13893 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13893 \
    op interface \
    ports { buffer_13893 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9870 \
    name buffer_13894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13894 \
    op interface \
    ports { buffer_13894 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9871 \
    name buffer_13895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13895 \
    op interface \
    ports { buffer_13895 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9872 \
    name buffer_13896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13896 \
    op interface \
    ports { buffer_13896 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9873 \
    name buffer_13897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13897 \
    op interface \
    ports { buffer_13897 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9874 \
    name buffer_13898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13898 \
    op interface \
    ports { buffer_13898 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9875 \
    name buffer_13899 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13899 \
    op interface \
    ports { buffer_13899 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9876 \
    name buffer_13900 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13900 \
    op interface \
    ports { buffer_13900 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9877 \
    name buffer_13901 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13901 \
    op interface \
    ports { buffer_13901 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9878 \
    name buffer_13902 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13902 \
    op interface \
    ports { buffer_13902 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9879 \
    name buffer_13903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13903 \
    op interface \
    ports { buffer_13903 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9880 \
    name buffer_13904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13904 \
    op interface \
    ports { buffer_13904 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9881 \
    name buffer_13905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13905 \
    op interface \
    ports { buffer_13905 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9882 \
    name buffer_13906 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13906 \
    op interface \
    ports { buffer_13906 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9883 \
    name buffer_13907 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13907 \
    op interface \
    ports { buffer_13907 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9884 \
    name buffer_13908 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13908 \
    op interface \
    ports { buffer_13908 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9885 \
    name buffer_13909 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13909 \
    op interface \
    ports { buffer_13909 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9886 \
    name buffer_13910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13910 \
    op interface \
    ports { buffer_13910 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9887 \
    name buffer_13911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13911 \
    op interface \
    ports { buffer_13911 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9888 \
    name buffer_13912 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13912 \
    op interface \
    ports { buffer_13912 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9889 \
    name buffer_13913 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13913 \
    op interface \
    ports { buffer_13913 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9890 \
    name buffer_13914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13914 \
    op interface \
    ports { buffer_13914 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9891 \
    name buffer_13915 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13915 \
    op interface \
    ports { buffer_13915 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9892 \
    name buffer_13916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13916 \
    op interface \
    ports { buffer_13916 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9893 \
    name buffer_13917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13917 \
    op interface \
    ports { buffer_13917 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9894 \
    name buffer_13918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13918 \
    op interface \
    ports { buffer_13918 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9895 \
    name buffer_13919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13919 \
    op interface \
    ports { buffer_13919 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9896 \
    name buffer_13920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13920 \
    op interface \
    ports { buffer_13920 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9897 \
    name buffer_13921 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13921 \
    op interface \
    ports { buffer_13921 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9898 \
    name buffer_13922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13922 \
    op interface \
    ports { buffer_13922 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9899 \
    name buffer_13923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13923 \
    op interface \
    ports { buffer_13923 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9900 \
    name buffer_13924 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13924 \
    op interface \
    ports { buffer_13924 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9901 \
    name buffer_13925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13925 \
    op interface \
    ports { buffer_13925 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9902 \
    name buffer_13926 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13926 \
    op interface \
    ports { buffer_13926 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9903 \
    name buffer_13927 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13927 \
    op interface \
    ports { buffer_13927 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9904 \
    name buffer_13928 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13928 \
    op interface \
    ports { buffer_13928 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9905 \
    name buffer_13929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13929 \
    op interface \
    ports { buffer_13929 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9906 \
    name buffer_13930 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13930 \
    op interface \
    ports { buffer_13930 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9907 \
    name buffer_13931 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13931 \
    op interface \
    ports { buffer_13931 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9908 \
    name buffer_13932 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13932 \
    op interface \
    ports { buffer_13932 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9909 \
    name buffer_13933 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13933 \
    op interface \
    ports { buffer_13933 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9910 \
    name buffer_13934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13934 \
    op interface \
    ports { buffer_13934 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9911 \
    name buffer_13935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13935 \
    op interface \
    ports { buffer_13935 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9912 \
    name buffer_13936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13936 \
    op interface \
    ports { buffer_13936 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9913 \
    name buffer_13937 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13937 \
    op interface \
    ports { buffer_13937 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9914 \
    name buffer_13938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13938 \
    op interface \
    ports { buffer_13938 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9915 \
    name buffer_13939 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13939 \
    op interface \
    ports { buffer_13939 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9916 \
    name buffer_13940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13940 \
    op interface \
    ports { buffer_13940 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9917 \
    name buffer_13941 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13941 \
    op interface \
    ports { buffer_13941 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9918 \
    name buffer_13942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13942 \
    op interface \
    ports { buffer_13942 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9919 \
    name buffer_13943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13943 \
    op interface \
    ports { buffer_13943 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9920 \
    name buffer_13944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13944 \
    op interface \
    ports { buffer_13944 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9921 \
    name buffer_13945 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13945 \
    op interface \
    ports { buffer_13945 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9922 \
    name buffer_13946 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13946 \
    op interface \
    ports { buffer_13946 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9923 \
    name buffer_13947 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13947 \
    op interface \
    ports { buffer_13947 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9924 \
    name buffer_13948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13948 \
    op interface \
    ports { buffer_13948 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9925 \
    name buffer_13949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13949 \
    op interface \
    ports { buffer_13949 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9926 \
    name buffer_13950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13950 \
    op interface \
    ports { buffer_13950 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9927 \
    name buffer_13951 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13951 \
    op interface \
    ports { buffer_13951 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9928 \
    name buffer_13952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13952 \
    op interface \
    ports { buffer_13952 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9929 \
    name buffer_13953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13953 \
    op interface \
    ports { buffer_13953 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9930 \
    name buffer_13954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13954 \
    op interface \
    ports { buffer_13954 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9931 \
    name buffer_13955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13955 \
    op interface \
    ports { buffer_13955 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9932 \
    name buffer_13956 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13956 \
    op interface \
    ports { buffer_13956 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9933 \
    name buffer_13957 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13957 \
    op interface \
    ports { buffer_13957 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9934 \
    name buffer_13958 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13958 \
    op interface \
    ports { buffer_13958 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9935 \
    name buffer_13959 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13959 \
    op interface \
    ports { buffer_13959 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9936 \
    name buffer_13960 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13960 \
    op interface \
    ports { buffer_13960 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9937 \
    name buffer_13961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13961 \
    op interface \
    ports { buffer_13961 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9938 \
    name buffer_13962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13962 \
    op interface \
    ports { buffer_13962 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9939 \
    name buffer_13963 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13963 \
    op interface \
    ports { buffer_13963 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9940 \
    name buffer_13964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13964 \
    op interface \
    ports { buffer_13964 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9941 \
    name buffer_13965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13965 \
    op interface \
    ports { buffer_13965 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9942 \
    name buffer_13966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13966 \
    op interface \
    ports { buffer_13966 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9943 \
    name buffer_13967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13967 \
    op interface \
    ports { buffer_13967 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9944 \
    name buffer_13968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13968 \
    op interface \
    ports { buffer_13968 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9945 \
    name buffer_13969 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13969 \
    op interface \
    ports { buffer_13969 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9946 \
    name buffer_13970 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13970 \
    op interface \
    ports { buffer_13970 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9947 \
    name buffer_13971 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13971 \
    op interface \
    ports { buffer_13971 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9948 \
    name buffer_13972 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13972 \
    op interface \
    ports { buffer_13972 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9949 \
    name buffer_13973 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13973 \
    op interface \
    ports { buffer_13973 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9950 \
    name buffer_13974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13974 \
    op interface \
    ports { buffer_13974 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9951 \
    name buffer_13975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13975 \
    op interface \
    ports { buffer_13975 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9952 \
    name buffer_13976 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13976 \
    op interface \
    ports { buffer_13976 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9953 \
    name buffer_13977 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13977 \
    op interface \
    ports { buffer_13977 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9954 \
    name buffer_13978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13978 \
    op interface \
    ports { buffer_13978 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9955 \
    name buffer_13979 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13979 \
    op interface \
    ports { buffer_13979 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9956 \
    name buffer_13980 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13980 \
    op interface \
    ports { buffer_13980 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9957 \
    name buffer_13981 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13981 \
    op interface \
    ports { buffer_13981 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9958 \
    name buffer_13982 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13982 \
    op interface \
    ports { buffer_13982 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9959 \
    name buffer_13983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13983 \
    op interface \
    ports { buffer_13983 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9960 \
    name buffer_13984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13984 \
    op interface \
    ports { buffer_13984 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9961 \
    name buffer_13985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13985 \
    op interface \
    ports { buffer_13985 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9962 \
    name buffer_13986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13986 \
    op interface \
    ports { buffer_13986 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9963 \
    name buffer_13987 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13987 \
    op interface \
    ports { buffer_13987 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9964 \
    name buffer_13988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13988 \
    op interface \
    ports { buffer_13988 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9965 \
    name buffer_13989 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13989 \
    op interface \
    ports { buffer_13989 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9966 \
    name buffer_13990 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13990 \
    op interface \
    ports { buffer_13990 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9967 \
    name buffer_13991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13991 \
    op interface \
    ports { buffer_13991 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9968 \
    name buffer_13992 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13992 \
    op interface \
    ports { buffer_13992 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9969 \
    name buffer_13993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13993 \
    op interface \
    ports { buffer_13993 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9970 \
    name buffer_13994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13994 \
    op interface \
    ports { buffer_13994 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9971 \
    name buffer_13995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13995 \
    op interface \
    ports { buffer_13995 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9972 \
    name buffer_13996 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13996 \
    op interface \
    ports { buffer_13996 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9973 \
    name buffer_13997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13997 \
    op interface \
    ports { buffer_13997 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9974 \
    name buffer_13998 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13998 \
    op interface \
    ports { buffer_13998 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9975 \
    name buffer_13999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13999 \
    op interface \
    ports { buffer_13999 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9976 \
    name buffer_14000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14000 \
    op interface \
    ports { buffer_14000 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9977 \
    name buffer_14001 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14001 \
    op interface \
    ports { buffer_14001 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9978 \
    name buffer_14002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14002 \
    op interface \
    ports { buffer_14002 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9979 \
    name buffer_14003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14003 \
    op interface \
    ports { buffer_14003 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9980 \
    name buffer_14004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14004 \
    op interface \
    ports { buffer_14004 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9981 \
    name buffer_14005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14005 \
    op interface \
    ports { buffer_14005 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9982 \
    name buffer_14006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14006 \
    op interface \
    ports { buffer_14006 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9983 \
    name buffer_14007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14007 \
    op interface \
    ports { buffer_14007 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9984 \
    name buffer_14008 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14008 \
    op interface \
    ports { buffer_14008 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9985 \
    name buffer_14009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14009 \
    op interface \
    ports { buffer_14009 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9986 \
    name buffer_14010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14010 \
    op interface \
    ports { buffer_14010 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9987 \
    name buffer_14011 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14011 \
    op interface \
    ports { buffer_14011 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9988 \
    name buffer_14012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14012 \
    op interface \
    ports { buffer_14012 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9989 \
    name buffer_14013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14013 \
    op interface \
    ports { buffer_14013 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9990 \
    name buffer_14014 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14014 \
    op interface \
    ports { buffer_14014 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9991 \
    name buffer_14015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14015 \
    op interface \
    ports { buffer_14015 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9992 \
    name buffer_14016 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14016 \
    op interface \
    ports { buffer_14016 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9993 \
    name buffer_14017 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14017 \
    op interface \
    ports { buffer_14017 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9994 \
    name buffer_14018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14018 \
    op interface \
    ports { buffer_14018 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9995 \
    name buffer_14019 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14019 \
    op interface \
    ports { buffer_14019 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9996 \
    name buffer_14020 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14020 \
    op interface \
    ports { buffer_14020 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9997 \
    name buffer_14021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14021 \
    op interface \
    ports { buffer_14021 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9998 \
    name buffer_14022 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14022 \
    op interface \
    ports { buffer_14022 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9999 \
    name buffer_14023 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14023 \
    op interface \
    ports { buffer_14023 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10000 \
    name buffer_14024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14024 \
    op interface \
    ports { buffer_14024 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10001 \
    name buffer_14025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14025 \
    op interface \
    ports { buffer_14025 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10002 \
    name buffer_14026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14026 \
    op interface \
    ports { buffer_14026 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10003 \
    name buffer_14027 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14027 \
    op interface \
    ports { buffer_14027 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10004 \
    name buffer_14028 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14028 \
    op interface \
    ports { buffer_14028 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10005 \
    name buffer_14029 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14029 \
    op interface \
    ports { buffer_14029 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10006 \
    name buffer_14030 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14030 \
    op interface \
    ports { buffer_14030 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10007 \
    name buffer_14031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14031 \
    op interface \
    ports { buffer_14031 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10008 \
    name buffer_14032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14032 \
    op interface \
    ports { buffer_14032 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10009 \
    name buffer_14033 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14033 \
    op interface \
    ports { buffer_14033 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10010 \
    name buffer_14034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14034 \
    op interface \
    ports { buffer_14034 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10011 \
    name buffer_14035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14035 \
    op interface \
    ports { buffer_14035 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10012 \
    name buffer_14036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14036 \
    op interface \
    ports { buffer_14036 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10013 \
    name buffer_14037 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14037 \
    op interface \
    ports { buffer_14037 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10014 \
    name buffer_14038 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14038 \
    op interface \
    ports { buffer_14038 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10015 \
    name buffer_14039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14039 \
    op interface \
    ports { buffer_14039 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10016 \
    name buffer_14040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14040 \
    op interface \
    ports { buffer_14040 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10017 \
    name buffer_14041 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14041 \
    op interface \
    ports { buffer_14041 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10018 \
    name buffer_14042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14042 \
    op interface \
    ports { buffer_14042 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10019 \
    name buffer_14043 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14043 \
    op interface \
    ports { buffer_14043 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10020 \
    name buffer_14044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14044 \
    op interface \
    ports { buffer_14044 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10021 \
    name buffer_14045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14045 \
    op interface \
    ports { buffer_14045 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10022 \
    name buffer_14046 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14046 \
    op interface \
    ports { buffer_14046 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10023 \
    name buffer_14047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14047 \
    op interface \
    ports { buffer_14047 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10024 \
    name buffer_14048 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14048 \
    op interface \
    ports { buffer_14048 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10025 \
    name buffer_14049 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14049 \
    op interface \
    ports { buffer_14049 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10026 \
    name buffer_14050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14050 \
    op interface \
    ports { buffer_14050 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10027 \
    name buffer_14051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14051 \
    op interface \
    ports { buffer_14051 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10028 \
    name buffer_14052 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14052 \
    op interface \
    ports { buffer_14052 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10029 \
    name buffer_14053 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14053 \
    op interface \
    ports { buffer_14053 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10030 \
    name buffer_14054 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14054 \
    op interface \
    ports { buffer_14054 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10031 \
    name buffer_14055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14055 \
    op interface \
    ports { buffer_14055 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10032 \
    name buffer_14056 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14056 \
    op interface \
    ports { buffer_14056 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10033 \
    name buffer_14057 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14057 \
    op interface \
    ports { buffer_14057 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10034 \
    name buffer_14058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14058 \
    op interface \
    ports { buffer_14058 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10035 \
    name buffer_14059 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14059 \
    op interface \
    ports { buffer_14059 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10036 \
    name buffer_14060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14060 \
    op interface \
    ports { buffer_14060 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10037 \
    name buffer_14061 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14061 \
    op interface \
    ports { buffer_14061 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10038 \
    name buffer_14062 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14062 \
    op interface \
    ports { buffer_14062 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10039 \
    name buffer_14063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14063 \
    op interface \
    ports { buffer_14063 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10040 \
    name buffer_14064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14064 \
    op interface \
    ports { buffer_14064 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10041 \
    name buffer_14065 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14065 \
    op interface \
    ports { buffer_14065 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10042 \
    name buffer_14066 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14066 \
    op interface \
    ports { buffer_14066 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10043 \
    name buffer_14067 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14067 \
    op interface \
    ports { buffer_14067 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10044 \
    name buffer_14068 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14068 \
    op interface \
    ports { buffer_14068 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10045 \
    name buffer_14069 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14069 \
    op interface \
    ports { buffer_14069 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10046 \
    name buffer_14070 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14070 \
    op interface \
    ports { buffer_14070 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10047 \
    name buffer_14071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14071 \
    op interface \
    ports { buffer_14071 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10048 \
    name buffer_14072 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14072 \
    op interface \
    ports { buffer_14072 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10049 \
    name buffer_14073 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14073 \
    op interface \
    ports { buffer_14073 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10050 \
    name buffer_14074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14074 \
    op interface \
    ports { buffer_14074 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10051 \
    name buffer_14075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14075 \
    op interface \
    ports { buffer_14075 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10052 \
    name buffer_14076 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14076 \
    op interface \
    ports { buffer_14076 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10053 \
    name buffer_14077 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14077 \
    op interface \
    ports { buffer_14077 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10054 \
    name buffer_14078 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14078 \
    op interface \
    ports { buffer_14078 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10055 \
    name buffer_14079 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14079 \
    op interface \
    ports { buffer_14079 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10056 \
    name buffer_14080 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14080 \
    op interface \
    ports { buffer_14080 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10057 \
    name buffer_14081 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14081 \
    op interface \
    ports { buffer_14081 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10058 \
    name buffer_14082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14082 \
    op interface \
    ports { buffer_14082 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10059 \
    name buffer_14083 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14083 \
    op interface \
    ports { buffer_14083 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10060 \
    name buffer_14084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14084 \
    op interface \
    ports { buffer_14084 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10061 \
    name buffer_14085 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14085 \
    op interface \
    ports { buffer_14085 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10062 \
    name buffer_14086 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14086 \
    op interface \
    ports { buffer_14086 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10063 \
    name buffer_14087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14087 \
    op interface \
    ports { buffer_14087 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10064 \
    name buffer_14088 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14088 \
    op interface \
    ports { buffer_14088 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10065 \
    name buffer_14089 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14089 \
    op interface \
    ports { buffer_14089 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10066 \
    name buffer_14090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14090 \
    op interface \
    ports { buffer_14090 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10067 \
    name buffer_14091 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14091 \
    op interface \
    ports { buffer_14091 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10068 \
    name buffer_14092 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14092 \
    op interface \
    ports { buffer_14092 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10069 \
    name buffer_14093 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14093 \
    op interface \
    ports { buffer_14093 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10070 \
    name buffer_14094 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14094 \
    op interface \
    ports { buffer_14094 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10071 \
    name buffer_14095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14095 \
    op interface \
    ports { buffer_14095 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10072 \
    name buffer_14096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14096 \
    op interface \
    ports { buffer_14096 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10073 \
    name buffer_14097 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14097 \
    op interface \
    ports { buffer_14097 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10074 \
    name buffer_14098 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14098 \
    op interface \
    ports { buffer_14098 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10075 \
    name buffer_14099 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14099 \
    op interface \
    ports { buffer_14099 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10076 \
    name buffer_14100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14100 \
    op interface \
    ports { buffer_14100 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10077 \
    name buffer_14101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14101 \
    op interface \
    ports { buffer_14101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10078 \
    name buffer_14102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14102 \
    op interface \
    ports { buffer_14102 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10079 \
    name buffer_14103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14103 \
    op interface \
    ports { buffer_14103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10080 \
    name buffer_14104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14104 \
    op interface \
    ports { buffer_14104 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10081 \
    name buffer_14105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14105 \
    op interface \
    ports { buffer_14105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10082 \
    name buffer_14106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14106 \
    op interface \
    ports { buffer_14106 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10083 \
    name buffer_14107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14107 \
    op interface \
    ports { buffer_14107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10084 \
    name buffer_14108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14108 \
    op interface \
    ports { buffer_14108 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10085 \
    name buffer_14109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14109 \
    op interface \
    ports { buffer_14109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10086 \
    name buffer_14110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14110 \
    op interface \
    ports { buffer_14110 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10087 \
    name buffer_14111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14111 \
    op interface \
    ports { buffer_14111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10088 \
    name buffer_14112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14112 \
    op interface \
    ports { buffer_14112 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10089 \
    name buffer_14113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14113 \
    op interface \
    ports { buffer_14113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10090 \
    name buffer_14114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14114 \
    op interface \
    ports { buffer_14114 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10091 \
    name buffer_14115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14115 \
    op interface \
    ports { buffer_14115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10092 \
    name buffer_14116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14116 \
    op interface \
    ports { buffer_14116 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10093 \
    name buffer_14117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14117 \
    op interface \
    ports { buffer_14117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10094 \
    name buffer_14118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14118 \
    op interface \
    ports { buffer_14118 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10095 \
    name buffer_14119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14119 \
    op interface \
    ports { buffer_14119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10096 \
    name buffer_14120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14120 \
    op interface \
    ports { buffer_14120 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10097 \
    name buffer_14121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14121 \
    op interface \
    ports { buffer_14121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10098 \
    name buffer_14122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14122 \
    op interface \
    ports { buffer_14122 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10099 \
    name buffer_14123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14123 \
    op interface \
    ports { buffer_14123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10100 \
    name buffer_14124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14124 \
    op interface \
    ports { buffer_14124 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10101 \
    name buffer_14125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14125 \
    op interface \
    ports { buffer_14125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10102 \
    name buffer_14126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14126 \
    op interface \
    ports { buffer_14126 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10103 \
    name buffer_14127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14127 \
    op interface \
    ports { buffer_14127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10104 \
    name buffer_14128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14128 \
    op interface \
    ports { buffer_14128 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10105 \
    name buffer_14129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14129 \
    op interface \
    ports { buffer_14129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10106 \
    name buffer_14130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14130 \
    op interface \
    ports { buffer_14130 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10107 \
    name buffer_14131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14131 \
    op interface \
    ports { buffer_14131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10108 \
    name buffer_14132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14132 \
    op interface \
    ports { buffer_14132 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10109 \
    name buffer_14133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14133 \
    op interface \
    ports { buffer_14133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10110 \
    name buffer_14134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14134 \
    op interface \
    ports { buffer_14134 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10111 \
    name buffer_14135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14135 \
    op interface \
    ports { buffer_14135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10112 \
    name buffer_14136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14136 \
    op interface \
    ports { buffer_14136 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10113 \
    name buffer_14137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14137 \
    op interface \
    ports { buffer_14137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10114 \
    name buffer_14138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14138 \
    op interface \
    ports { buffer_14138 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10115 \
    name buffer_14139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14139 \
    op interface \
    ports { buffer_14139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10116 \
    name buffer_14140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14140 \
    op interface \
    ports { buffer_14140 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10117 \
    name buffer_14141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14141 \
    op interface \
    ports { buffer_14141 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10118 \
    name buffer_14142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14142 \
    op interface \
    ports { buffer_14142 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10119 \
    name buffer_14143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14143 \
    op interface \
    ports { buffer_14143 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10120 \
    name buffer_14144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14144 \
    op interface \
    ports { buffer_14144 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10121 \
    name buffer_14145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14145 \
    op interface \
    ports { buffer_14145 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10122 \
    name buffer_14146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14146 \
    op interface \
    ports { buffer_14146 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10123 \
    name buffer_14147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14147 \
    op interface \
    ports { buffer_14147 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10124 \
    name buffer_14148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14148 \
    op interface \
    ports { buffer_14148 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10125 \
    name buffer_14149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14149 \
    op interface \
    ports { buffer_14149 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10126 \
    name buffer_14150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14150 \
    op interface \
    ports { buffer_14150 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10127 \
    name buffer_14151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14151 \
    op interface \
    ports { buffer_14151 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10128 \
    name buffer_14152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14152 \
    op interface \
    ports { buffer_14152 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10129 \
    name buffer_14153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14153 \
    op interface \
    ports { buffer_14153 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10130 \
    name buffer_14154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14154 \
    op interface \
    ports { buffer_14154 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10131 \
    name buffer_14155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14155 \
    op interface \
    ports { buffer_14155 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10132 \
    name buffer_14156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14156 \
    op interface \
    ports { buffer_14156 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10133 \
    name buffer_14157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14157 \
    op interface \
    ports { buffer_14157 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10134 \
    name buffer_14158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14158 \
    op interface \
    ports { buffer_14158 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10135 \
    name buffer_14159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14159 \
    op interface \
    ports { buffer_14159 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10136 \
    name buffer_14160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14160 \
    op interface \
    ports { buffer_14160 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10137 \
    name buffer_14161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14161 \
    op interface \
    ports { buffer_14161 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10138 \
    name buffer_14162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14162 \
    op interface \
    ports { buffer_14162 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10139 \
    name buffer_14163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14163 \
    op interface \
    ports { buffer_14163 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10140 \
    name buffer_14164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14164 \
    op interface \
    ports { buffer_14164 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10141 \
    name buffer_14165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14165 \
    op interface \
    ports { buffer_14165 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10142 \
    name buffer_14166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14166 \
    op interface \
    ports { buffer_14166 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10143 \
    name buffer_14167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14167 \
    op interface \
    ports { buffer_14167 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10144 \
    name buffer_14168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14168 \
    op interface \
    ports { buffer_14168 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10145 \
    name buffer_14169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14169 \
    op interface \
    ports { buffer_14169 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10146 \
    name buffer_14170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14170 \
    op interface \
    ports { buffer_14170 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10147 \
    name buffer_14171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14171 \
    op interface \
    ports { buffer_14171 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10148 \
    name buffer_14172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14172 \
    op interface \
    ports { buffer_14172 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10149 \
    name buffer_14173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14173 \
    op interface \
    ports { buffer_14173 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10150 \
    name buffer_14174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14174 \
    op interface \
    ports { buffer_14174 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10151 \
    name buffer_14175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14175 \
    op interface \
    ports { buffer_14175 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10152 \
    name buffer_14176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14176 \
    op interface \
    ports { buffer_14176 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10153 \
    name buffer_14177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14177 \
    op interface \
    ports { buffer_14177 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10154 \
    name buffer_14178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14178 \
    op interface \
    ports { buffer_14178 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10155 \
    name buffer_14179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14179 \
    op interface \
    ports { buffer_14179 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10156 \
    name buffer_14180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14180 \
    op interface \
    ports { buffer_14180 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10157 \
    name buffer_14181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14181 \
    op interface \
    ports { buffer_14181 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10158 \
    name buffer_14182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14182 \
    op interface \
    ports { buffer_14182 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10159 \
    name buffer_14183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14183 \
    op interface \
    ports { buffer_14183 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10160 \
    name buffer_14184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14184 \
    op interface \
    ports { buffer_14184 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10161 \
    name buffer_14185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14185 \
    op interface \
    ports { buffer_14185 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10162 \
    name buffer_14186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14186 \
    op interface \
    ports { buffer_14186 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10163 \
    name buffer_14187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14187 \
    op interface \
    ports { buffer_14187 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10164 \
    name buffer_14188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14188 \
    op interface \
    ports { buffer_14188 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10165 \
    name buffer_14189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14189 \
    op interface \
    ports { buffer_14189 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10166 \
    name buffer_14190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14190 \
    op interface \
    ports { buffer_14190 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10167 \
    name buffer_14191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14191 \
    op interface \
    ports { buffer_14191 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10168 \
    name buffer_14192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14192 \
    op interface \
    ports { buffer_14192 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10169 \
    name buffer_14193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14193 \
    op interface \
    ports { buffer_14193 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10170 \
    name buffer_14194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14194 \
    op interface \
    ports { buffer_14194 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10171 \
    name buffer_14195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14195 \
    op interface \
    ports { buffer_14195 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10172 \
    name buffer_14196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14196 \
    op interface \
    ports { buffer_14196 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10173 \
    name buffer_14197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14197 \
    op interface \
    ports { buffer_14197 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10174 \
    name buffer_14198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14198 \
    op interface \
    ports { buffer_14198 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10175 \
    name buffer_14199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14199 \
    op interface \
    ports { buffer_14199 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10176 \
    name buffer_14200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14200 \
    op interface \
    ports { buffer_14200 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10177 \
    name buffer_14201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14201 \
    op interface \
    ports { buffer_14201 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10178 \
    name buffer_14202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14202 \
    op interface \
    ports { buffer_14202 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10179 \
    name buffer_14203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14203 \
    op interface \
    ports { buffer_14203 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10180 \
    name buffer_14204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14204 \
    op interface \
    ports { buffer_14204 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10181 \
    name buffer_14205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14205 \
    op interface \
    ports { buffer_14205 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10182 \
    name buffer_14206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14206 \
    op interface \
    ports { buffer_14206 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10183 \
    name buffer_14207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14207 \
    op interface \
    ports { buffer_14207 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10184 \
    name buffer_14208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14208 \
    op interface \
    ports { buffer_14208 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10185 \
    name buffer_14209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14209 \
    op interface \
    ports { buffer_14209 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10186 \
    name buffer_14210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14210 \
    op interface \
    ports { buffer_14210 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10187 \
    name buffer_14211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14211 \
    op interface \
    ports { buffer_14211 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10188 \
    name buffer_14212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14212 \
    op interface \
    ports { buffer_14212 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10189 \
    name buffer_14213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14213 \
    op interface \
    ports { buffer_14213 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10190 \
    name buffer_14214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14214 \
    op interface \
    ports { buffer_14214 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10191 \
    name buffer_14215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14215 \
    op interface \
    ports { buffer_14215 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10192 \
    name buffer_14216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14216 \
    op interface \
    ports { buffer_14216 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10193 \
    name buffer_14217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14217 \
    op interface \
    ports { buffer_14217 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10194 \
    name buffer_14218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14218 \
    op interface \
    ports { buffer_14218 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10195 \
    name buffer_14219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14219 \
    op interface \
    ports { buffer_14219 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10196 \
    name buffer_14220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14220 \
    op interface \
    ports { buffer_14220 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10197 \
    name buffer_14221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14221 \
    op interface \
    ports { buffer_14221 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10198 \
    name buffer_14222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14222 \
    op interface \
    ports { buffer_14222 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10199 \
    name buffer_14223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14223 \
    op interface \
    ports { buffer_14223 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10200 \
    name buffer_14224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14224 \
    op interface \
    ports { buffer_14224 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10201 \
    name buffer_14225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14225 \
    op interface \
    ports { buffer_14225 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10202 \
    name buffer_14226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14226 \
    op interface \
    ports { buffer_14226 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10203 \
    name buffer_14227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14227 \
    op interface \
    ports { buffer_14227 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10204 \
    name buffer_14228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14228 \
    op interface \
    ports { buffer_14228 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10205 \
    name buffer_14229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14229 \
    op interface \
    ports { buffer_14229 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10206 \
    name buffer_14230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14230 \
    op interface \
    ports { buffer_14230 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10207 \
    name buffer_14231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14231 \
    op interface \
    ports { buffer_14231 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10208 \
    name buffer_14232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14232 \
    op interface \
    ports { buffer_14232 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10209 \
    name buffer_14233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14233 \
    op interface \
    ports { buffer_14233 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10210 \
    name buffer_14234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14234 \
    op interface \
    ports { buffer_14234 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10211 \
    name buffer_14235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14235 \
    op interface \
    ports { buffer_14235 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10212 \
    name buffer_14236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14236 \
    op interface \
    ports { buffer_14236 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10213 \
    name buffer_14237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14237 \
    op interface \
    ports { buffer_14237 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10214 \
    name buffer_14238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14238 \
    op interface \
    ports { buffer_14238 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10215 \
    name buffer_14239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14239 \
    op interface \
    ports { buffer_14239 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10216 \
    name buffer_14240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14240 \
    op interface \
    ports { buffer_14240 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10217 \
    name buffer_14241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14241 \
    op interface \
    ports { buffer_14241 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10218 \
    name buffer_14242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14242 \
    op interface \
    ports { buffer_14242 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10219 \
    name buffer_14243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14243 \
    op interface \
    ports { buffer_14243 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10220 \
    name buffer_14244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14244 \
    op interface \
    ports { buffer_14244 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10221 \
    name buffer_14245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14245 \
    op interface \
    ports { buffer_14245 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10222 \
    name buffer_14246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14246 \
    op interface \
    ports { buffer_14246 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10223 \
    name buffer_14247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14247 \
    op interface \
    ports { buffer_14247 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10224 \
    name buffer_14248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14248 \
    op interface \
    ports { buffer_14248 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10225 \
    name buffer_14249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14249 \
    op interface \
    ports { buffer_14249 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10226 \
    name buffer_14250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14250 \
    op interface \
    ports { buffer_14250 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10227 \
    name buffer_14251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14251 \
    op interface \
    ports { buffer_14251 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10228 \
    name buffer_14252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14252 \
    op interface \
    ports { buffer_14252 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10229 \
    name buffer_14253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14253 \
    op interface \
    ports { buffer_14253 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10230 \
    name buffer_14254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14254 \
    op interface \
    ports { buffer_14254 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10231 \
    name buffer_14255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14255 \
    op interface \
    ports { buffer_14255 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10232 \
    name buffer_14256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14256 \
    op interface \
    ports { buffer_14256 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10233 \
    name buffer_14257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14257 \
    op interface \
    ports { buffer_14257 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10234 \
    name buffer_14258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14258 \
    op interface \
    ports { buffer_14258 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10235 \
    name buffer_14259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14259 \
    op interface \
    ports { buffer_14259 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10236 \
    name buffer_14260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14260 \
    op interface \
    ports { buffer_14260 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10237 \
    name buffer_14261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14261 \
    op interface \
    ports { buffer_14261 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10238 \
    name buffer_14262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14262 \
    op interface \
    ports { buffer_14262 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10239 \
    name buffer_14263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14263 \
    op interface \
    ports { buffer_14263 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10240 \
    name buffer_14264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14264 \
    op interface \
    ports { buffer_14264 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10241 \
    name buffer_14265 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14265 \
    op interface \
    ports { buffer_14265 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10242 \
    name buffer_14266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14266 \
    op interface \
    ports { buffer_14266 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10243 \
    name buffer_14267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14267 \
    op interface \
    ports { buffer_14267 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10244 \
    name buffer_14268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14268 \
    op interface \
    ports { buffer_14268 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10245 \
    name buffer_14269 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14269 \
    op interface \
    ports { buffer_14269 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10246 \
    name buffer_14270 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14270 \
    op interface \
    ports { buffer_14270 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10247 \
    name buffer_14271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14271 \
    op interface \
    ports { buffer_14271 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10248 \
    name buffer_14272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14272 \
    op interface \
    ports { buffer_14272 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10249 \
    name buffer_14273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14273 \
    op interface \
    ports { buffer_14273 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10250 \
    name buffer_14274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14274 \
    op interface \
    ports { buffer_14274 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10251 \
    name buffer_14275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14275 \
    op interface \
    ports { buffer_14275 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10252 \
    name buffer_14276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14276 \
    op interface \
    ports { buffer_14276 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10253 \
    name buffer_14277 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14277 \
    op interface \
    ports { buffer_14277 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10254 \
    name buffer_14278 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14278 \
    op interface \
    ports { buffer_14278 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10255 \
    name buffer_14279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14279 \
    op interface \
    ports { buffer_14279 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10256 \
    name buffer_14280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14280 \
    op interface \
    ports { buffer_14280 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10257 \
    name buffer_14281 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14281 \
    op interface \
    ports { buffer_14281 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10258 \
    name buffer_14282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14282 \
    op interface \
    ports { buffer_14282 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10259 \
    name buffer_14283 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14283 \
    op interface \
    ports { buffer_14283 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10260 \
    name buffer_14284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14284 \
    op interface \
    ports { buffer_14284 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10261 \
    name buffer_14285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14285 \
    op interface \
    ports { buffer_14285 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10262 \
    name buffer_14286 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14286 \
    op interface \
    ports { buffer_14286 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10263 \
    name buffer_14287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14287 \
    op interface \
    ports { buffer_14287 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10264 \
    name buffer_14288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14288 \
    op interface \
    ports { buffer_14288 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10265 \
    name buffer_14289 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14289 \
    op interface \
    ports { buffer_14289 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10266 \
    name buffer_14290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14290 \
    op interface \
    ports { buffer_14290 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10267 \
    name buffer_14291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14291 \
    op interface \
    ports { buffer_14291 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10268 \
    name buffer_14292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14292 \
    op interface \
    ports { buffer_14292 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10269 \
    name buffer_14293 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14293 \
    op interface \
    ports { buffer_14293 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10270 \
    name buffer_14294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14294 \
    op interface \
    ports { buffer_14294 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10271 \
    name buffer_14295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14295 \
    op interface \
    ports { buffer_14295 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10272 \
    name buffer_14296 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14296 \
    op interface \
    ports { buffer_14296 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10273 \
    name buffer_14297 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14297 \
    op interface \
    ports { buffer_14297 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10274 \
    name buffer_14298 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14298 \
    op interface \
    ports { buffer_14298 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10275 \
    name buffer_14299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14299 \
    op interface \
    ports { buffer_14299 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10276 \
    name buffer_14300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14300 \
    op interface \
    ports { buffer_14300 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10277 \
    name buffer_14301 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14301 \
    op interface \
    ports { buffer_14301 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10278 \
    name buffer_14302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14302 \
    op interface \
    ports { buffer_14302 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10279 \
    name buffer_14303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14303 \
    op interface \
    ports { buffer_14303 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10280 \
    name buffer_14304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14304 \
    op interface \
    ports { buffer_14304 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10281 \
    name buffer_14305 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14305 \
    op interface \
    ports { buffer_14305 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10282 \
    name buffer_14306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14306 \
    op interface \
    ports { buffer_14306 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10283 \
    name buffer_14307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14307 \
    op interface \
    ports { buffer_14307 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10284 \
    name buffer_14308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14308 \
    op interface \
    ports { buffer_14308 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10285 \
    name buffer_14309 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14309 \
    op interface \
    ports { buffer_14309 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10286 \
    name buffer_14310 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14310 \
    op interface \
    ports { buffer_14310 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10287 \
    name buffer_14311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14311 \
    op interface \
    ports { buffer_14311 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10288 \
    name buffer_14312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14312 \
    op interface \
    ports { buffer_14312 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10289 \
    name buffer_14313 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14313 \
    op interface \
    ports { buffer_14313 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10290 \
    name buffer_14314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14314 \
    op interface \
    ports { buffer_14314 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10291 \
    name buffer_14315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14315 \
    op interface \
    ports { buffer_14315 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10292 \
    name buffer_14316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14316 \
    op interface \
    ports { buffer_14316 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10293 \
    name buffer_14317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14317 \
    op interface \
    ports { buffer_14317 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10294 \
    name buffer_14318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14318 \
    op interface \
    ports { buffer_14318 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10295 \
    name buffer_14319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14319 \
    op interface \
    ports { buffer_14319 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10296 \
    name buffer_14320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14320 \
    op interface \
    ports { buffer_14320 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10297 \
    name buffer_14321 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14321 \
    op interface \
    ports { buffer_14321 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10298 \
    name buffer_14322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14322 \
    op interface \
    ports { buffer_14322 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10299 \
    name buffer_14323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14323 \
    op interface \
    ports { buffer_14323 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10300 \
    name buffer_14324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14324 \
    op interface \
    ports { buffer_14324 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10301 \
    name buffer_14325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14325 \
    op interface \
    ports { buffer_14325 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10302 \
    name buffer_14326 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14326 \
    op interface \
    ports { buffer_14326 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10303 \
    name buffer_14327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14327 \
    op interface \
    ports { buffer_14327 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10304 \
    name buffer_14328 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14328 \
    op interface \
    ports { buffer_14328 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10305 \
    name buffer_14329 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14329 \
    op interface \
    ports { buffer_14329 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10306 \
    name buffer_14330 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14330 \
    op interface \
    ports { buffer_14330 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10307 \
    name buffer_14331 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14331 \
    op interface \
    ports { buffer_14331 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10308 \
    name buffer_14332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14332 \
    op interface \
    ports { buffer_14332 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10309 \
    name buffer_14333 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14333 \
    op interface \
    ports { buffer_14333 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10310 \
    name buffer_14334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14334 \
    op interface \
    ports { buffer_14334 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10311 \
    name buffer_14335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14335 \
    op interface \
    ports { buffer_14335 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10312 \
    name buffer_14336 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14336 \
    op interface \
    ports { buffer_14336 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10313 \
    name buffer_14337 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_14337 \
    op interface \
    ports { buffer_14337 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10314 \
    name buffer_13314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_13314 \
    op interface \
    ports { buffer_13314 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10315 \
    name output_stream \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_stream \
    op interface \
    ports { output_stream_din { O 8 vector } output_stream_num_data_valid { I 3 vector } output_stream_fifo_cap { I 3 vector } output_stream_full_n { I 1 bit } output_stream_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName merge_sort_flow_control_loop_pipe_sequential_init_U
set CompName merge_sort_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix merge_sort_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


