#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2770130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27702c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27612d0 .functor NOT 1, L_0x27ccce0, C4<0>, C4<0>, C4<0>;
L_0x27ccac0 .functor XOR 2, L_0x27cc980, L_0x27cca20, C4<00>, C4<00>;
L_0x27ccbd0 .functor XOR 2, L_0x27ccac0, L_0x27ccb30, C4<00>, C4<00>;
v0x27c4ee0_0 .net *"_ivl_10", 1 0, L_0x27ccb30;  1 drivers
v0x27c4fe0_0 .net *"_ivl_12", 1 0, L_0x27ccbd0;  1 drivers
v0x27c50c0_0 .net *"_ivl_2", 1 0, L_0x27cc8e0;  1 drivers
v0x27c5180_0 .net *"_ivl_4", 1 0, L_0x27cc980;  1 drivers
v0x27c5260_0 .net *"_ivl_6", 1 0, L_0x27cca20;  1 drivers
v0x27c5390_0 .net *"_ivl_8", 1 0, L_0x27ccac0;  1 drivers
v0x27c5470_0 .net "a", 0 0, v0x27bfb60_0;  1 drivers
v0x27c5510_0 .net "b", 0 0, v0x27bfc00_0;  1 drivers
v0x27c55b0_0 .net "c", 0 0, v0x27bfca0_0;  1 drivers
v0x27c5650_0 .var "clk", 0 0;
v0x27c56f0_0 .net "d", 0 0, v0x27bfde0_0;  1 drivers
v0x27c5790_0 .net "out_pos_dut", 0 0, L_0x27cc600;  1 drivers
v0x27c5830_0 .net "out_pos_ref", 0 0, L_0x27c6d60;  1 drivers
v0x27c58d0_0 .net "out_sop_dut", 0 0, L_0x27c7f60;  1 drivers
v0x27c5970_0 .net "out_sop_ref", 0 0, L_0x279a310;  1 drivers
v0x27c5a10_0 .var/2u "stats1", 223 0;
v0x27c5ab0_0 .var/2u "strobe", 0 0;
v0x27c5b50_0 .net "tb_match", 0 0, L_0x27ccce0;  1 drivers
v0x27c5c20_0 .net "tb_mismatch", 0 0, L_0x27612d0;  1 drivers
v0x27c5cc0_0 .net "wavedrom_enable", 0 0, v0x27c00b0_0;  1 drivers
v0x27c5d90_0 .net "wavedrom_title", 511 0, v0x27c0150_0;  1 drivers
L_0x27cc8e0 .concat [ 1 1 0 0], L_0x27c6d60, L_0x279a310;
L_0x27cc980 .concat [ 1 1 0 0], L_0x27c6d60, L_0x279a310;
L_0x27cca20 .concat [ 1 1 0 0], L_0x27cc600, L_0x27c7f60;
L_0x27ccb30 .concat [ 1 1 0 0], L_0x27c6d60, L_0x279a310;
L_0x27ccce0 .cmp/eeq 2, L_0x27cc8e0, L_0x27ccbd0;
S_0x2770450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27702c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27616b0 .functor AND 1, v0x27bfca0_0, v0x27bfde0_0, C4<1>, C4<1>;
L_0x2761a90 .functor NOT 1, v0x27bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x2761e70 .functor NOT 1, v0x27bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x27620f0 .functor AND 1, L_0x2761a90, L_0x2761e70, C4<1>, C4<1>;
L_0x277acc0 .functor AND 1, L_0x27620f0, v0x27bfca0_0, C4<1>, C4<1>;
L_0x279a310 .functor OR 1, L_0x27616b0, L_0x277acc0, C4<0>, C4<0>;
L_0x27c61e0 .functor NOT 1, v0x27bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x27c6250 .functor OR 1, L_0x27c61e0, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27c6360 .functor AND 1, v0x27bfca0_0, L_0x27c6250, C4<1>, C4<1>;
L_0x27c6420 .functor NOT 1, v0x27bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x27c64f0 .functor OR 1, L_0x27c6420, v0x27bfc00_0, C4<0>, C4<0>;
L_0x27c6560 .functor AND 1, L_0x27c6360, L_0x27c64f0, C4<1>, C4<1>;
L_0x27c66e0 .functor NOT 1, v0x27bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x27c6750 .functor OR 1, L_0x27c66e0, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27c6670 .functor AND 1, v0x27bfca0_0, L_0x27c6750, C4<1>, C4<1>;
L_0x27c68e0 .functor NOT 1, v0x27bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x27c69e0 .functor OR 1, L_0x27c68e0, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27c6aa0 .functor AND 1, L_0x27c6670, L_0x27c69e0, C4<1>, C4<1>;
L_0x27c6c50 .functor XNOR 1, L_0x27c6560, L_0x27c6aa0, C4<0>, C4<0>;
v0x2760c00_0 .net *"_ivl_0", 0 0, L_0x27616b0;  1 drivers
v0x2761000_0 .net *"_ivl_12", 0 0, L_0x27c61e0;  1 drivers
v0x27613e0_0 .net *"_ivl_14", 0 0, L_0x27c6250;  1 drivers
v0x27617c0_0 .net *"_ivl_16", 0 0, L_0x27c6360;  1 drivers
v0x2761ba0_0 .net *"_ivl_18", 0 0, L_0x27c6420;  1 drivers
v0x2761f80_0 .net *"_ivl_2", 0 0, L_0x2761a90;  1 drivers
v0x2762200_0 .net *"_ivl_20", 0 0, L_0x27c64f0;  1 drivers
v0x27be0d0_0 .net *"_ivl_24", 0 0, L_0x27c66e0;  1 drivers
v0x27be1b0_0 .net *"_ivl_26", 0 0, L_0x27c6750;  1 drivers
v0x27be290_0 .net *"_ivl_28", 0 0, L_0x27c6670;  1 drivers
v0x27be370_0 .net *"_ivl_30", 0 0, L_0x27c68e0;  1 drivers
v0x27be450_0 .net *"_ivl_32", 0 0, L_0x27c69e0;  1 drivers
v0x27be530_0 .net *"_ivl_36", 0 0, L_0x27c6c50;  1 drivers
L_0x7fc643837018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27be5f0_0 .net *"_ivl_38", 0 0, L_0x7fc643837018;  1 drivers
v0x27be6d0_0 .net *"_ivl_4", 0 0, L_0x2761e70;  1 drivers
v0x27be7b0_0 .net *"_ivl_6", 0 0, L_0x27620f0;  1 drivers
v0x27be890_0 .net *"_ivl_8", 0 0, L_0x277acc0;  1 drivers
v0x27be970_0 .net "a", 0 0, v0x27bfb60_0;  alias, 1 drivers
v0x27bea30_0 .net "b", 0 0, v0x27bfc00_0;  alias, 1 drivers
v0x27beaf0_0 .net "c", 0 0, v0x27bfca0_0;  alias, 1 drivers
v0x27bebb0_0 .net "d", 0 0, v0x27bfde0_0;  alias, 1 drivers
v0x27bec70_0 .net "out_pos", 0 0, L_0x27c6d60;  alias, 1 drivers
v0x27bed30_0 .net "out_sop", 0 0, L_0x279a310;  alias, 1 drivers
v0x27bedf0_0 .net "pos0", 0 0, L_0x27c6560;  1 drivers
v0x27beeb0_0 .net "pos1", 0 0, L_0x27c6aa0;  1 drivers
L_0x27c6d60 .functor MUXZ 1, L_0x7fc643837018, L_0x27c6560, L_0x27c6c50, C4<>;
S_0x27bf030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27702c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27bfb60_0 .var "a", 0 0;
v0x27bfc00_0 .var "b", 0 0;
v0x27bfca0_0 .var "c", 0 0;
v0x27bfd40_0 .net "clk", 0 0, v0x27c5650_0;  1 drivers
v0x27bfde0_0 .var "d", 0 0;
v0x27bfed0_0 .var/2u "fail", 0 0;
v0x27bff70_0 .var/2u "fail1", 0 0;
v0x27c0010_0 .net "tb_match", 0 0, L_0x27ccce0;  alias, 1 drivers
v0x27c00b0_0 .var "wavedrom_enable", 0 0;
v0x27c0150_0 .var "wavedrom_title", 511 0;
E_0x276eaa0/0 .event negedge, v0x27bfd40_0;
E_0x276eaa0/1 .event posedge, v0x27bfd40_0;
E_0x276eaa0 .event/or E_0x276eaa0/0, E_0x276eaa0/1;
S_0x27bf360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27bf030;
 .timescale -12 -12;
v0x27bf5a0_0 .var/2s "i", 31 0;
E_0x276e940 .event posedge, v0x27bfd40_0;
S_0x27bf6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27bf030;
 .timescale -12 -12;
v0x27bf8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27bf980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27bf030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c0330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27702c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c70c0 .functor AND 1, v0x27bfb60_0, L_0x27c6f10, C4<1>, C4<1>;
L_0x27c7350 .functor AND 1, L_0x27c70c0, L_0x27c71a0, C4<1>, C4<1>;
L_0x27c7610 .functor AND 1, L_0x27c7350, L_0x27c7460, C4<1>, C4<1>;
L_0x27c7900 .functor AND 1, L_0x27c7720, v0x27bfc00_0, C4<1>, C4<1>;
L_0x27c79f0 .functor AND 1, L_0x27c7900, v0x27bfca0_0, C4<1>, C4<1>;
L_0x27c7ab0 .functor AND 1, L_0x27c79f0, v0x27bfde0_0, C4<1>, C4<1>;
L_0x27c7bb0 .functor OR 1, L_0x27c7610, L_0x27c7ab0, C4<0>, C4<0>;
L_0x27c7cc0 .functor AND 1, v0x27bfb60_0, v0x27bfc00_0, C4<1>, C4<1>;
L_0x27c7d80 .functor AND 1, L_0x27c7cc0, v0x27bfca0_0, C4<1>, C4<1>;
L_0x27c7e40 .functor AND 1, L_0x27c7d80, v0x27bfde0_0, C4<1>, C4<1>;
L_0x27c7f60 .functor OR 1, L_0x27c7bb0, L_0x27c7e40, C4<0>, C4<0>;
L_0x27c81f0 .functor OR 1, L_0x27c8070, L_0x27c8110, C4<0>, C4<0>;
L_0x27c8410 .functor OR 1, L_0x27c81f0, L_0x27c8370, C4<0>, C4<0>;
L_0x27c8610 .functor OR 1, L_0x27c8410, L_0x27c8520, C4<0>, C4<0>;
L_0x27c8300 .functor OR 1, v0x27bfb60_0, L_0x27c87a0, C4<0>, C4<0>;
L_0x27c8990 .functor OR 1, L_0x27c8300, L_0x27c8890, C4<0>, C4<0>;
L_0x27c8b80 .functor OR 1, L_0x27c8990, L_0x27c8ae0, C4<0>, C4<0>;
L_0x27c8c90 .functor AND 1, L_0x27c8610, L_0x27c8b80, C4<1>, C4<1>;
L_0x27c8f50 .functor OR 1, L_0x27c8e40, v0x27bfc00_0, C4<0>, C4<0>;
L_0x27c90b0 .functor OR 1, L_0x27c8f50, L_0x27c9010, C4<0>, C4<0>;
L_0x27c8ee0 .functor OR 1, L_0x27c90b0, L_0x27c8da0, C4<0>, C4<0>;
L_0x27c9390 .functor AND 1, L_0x27c8c90, L_0x27c8ee0, C4<1>, C4<1>;
L_0x27c9560 .functor OR 1, v0x27bfb60_0, v0x27bfc00_0, C4<0>, C4<0>;
L_0x27c9670 .functor OR 1, L_0x27c9560, L_0x27c95d0, C4<0>, C4<0>;
L_0x27c9980 .functor OR 1, L_0x27c9670, L_0x27c9850, C4<0>, C4<0>;
L_0x27c9a90 .functor AND 1, L_0x27c9390, L_0x27c9980, C4<1>, C4<1>;
L_0x27c9e60 .functor OR 1, L_0x27c9c80, L_0x27c9d20, C4<0>, C4<0>;
L_0x27c9f70 .functor OR 1, L_0x27c9e60, v0x27bfca0_0, C4<0>, C4<0>;
L_0x27ca1c0 .functor OR 1, L_0x27c9f70, L_0x27ca120, C4<0>, C4<0>;
L_0x27ca2d0 .functor AND 1, L_0x27c9a90, L_0x27ca1c0, C4<1>, C4<1>;
L_0x27ca630 .functor OR 1, v0x27bfb60_0, L_0x27ca4e0, C4<0>, C4<0>;
L_0x27ca900 .functor OR 1, L_0x27ca630, L_0x27c9dc0, C4<0>, C4<0>;
L_0x27cab20 .functor OR 1, L_0x27ca900, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27cadf0 .functor AND 1, L_0x27ca2d0, L_0x27cab20, C4<1>, C4<1>;
L_0x27cb390 .functor OR 1, L_0x27cb020, v0x27bfc00_0, C4<0>, C4<0>;
L_0x27cb4f0 .functor OR 1, L_0x27cb390, L_0x27cb450, C4<0>, C4<0>;
L_0x27cb730 .functor OR 1, L_0x27cb4f0, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27cb7f0 .functor AND 1, L_0x27cadf0, L_0x27cb730, C4<1>, C4<1>;
L_0x27cb600 .functor OR 1, v0x27bfb60_0, v0x27bfc00_0, C4<0>, C4<0>;
L_0x27cbb10 .functor OR 1, L_0x27cb600, L_0x27cb670, C4<0>, C4<0>;
L_0x27cbd70 .functor OR 1, L_0x27cbb10, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27cbe30 .functor AND 1, L_0x27cb7f0, L_0x27cbd70, C4<1>, C4<1>;
L_0x27cba40 .functor OR 1, L_0x27cc0a0, L_0x27cc140, C4<0>, C4<0>;
L_0x27cc310 .functor OR 1, L_0x27cba40, v0x27bfca0_0, C4<0>, C4<0>;
L_0x27cc540 .functor OR 1, L_0x27cc310, v0x27bfde0_0, C4<0>, C4<0>;
L_0x27cc600 .functor AND 1, L_0x27cbe30, L_0x27cc540, C4<1>, C4<1>;
v0x27c04f0_0 .net *"_ivl_1", 0 0, L_0x27c6f10;  1 drivers
v0x27c05b0_0 .net *"_ivl_10", 0 0, L_0x27c7610;  1 drivers
v0x27c0690_0 .net *"_ivl_100", 0 0, L_0x27ca630;  1 drivers
v0x27c0780_0 .net *"_ivl_103", 0 0, L_0x27c9dc0;  1 drivers
v0x27c0840_0 .net *"_ivl_104", 0 0, L_0x27ca900;  1 drivers
v0x27c0970_0 .net *"_ivl_106", 0 0, L_0x27cab20;  1 drivers
v0x27c0a50_0 .net *"_ivl_108", 0 0, L_0x27cadf0;  1 drivers
v0x27c0b30_0 .net *"_ivl_111", 0 0, L_0x27cb020;  1 drivers
v0x27c0bf0_0 .net *"_ivl_112", 0 0, L_0x27cb390;  1 drivers
v0x27c0d60_0 .net *"_ivl_115", 0 0, L_0x27cb450;  1 drivers
v0x27c0e20_0 .net *"_ivl_116", 0 0, L_0x27cb4f0;  1 drivers
v0x27c0f00_0 .net *"_ivl_118", 0 0, L_0x27cb730;  1 drivers
v0x27c0fe0_0 .net *"_ivl_120", 0 0, L_0x27cb7f0;  1 drivers
v0x27c10c0_0 .net *"_ivl_122", 0 0, L_0x27cb600;  1 drivers
v0x27c11a0_0 .net *"_ivl_125", 0 0, L_0x27cb670;  1 drivers
v0x27c1260_0 .net *"_ivl_126", 0 0, L_0x27cbb10;  1 drivers
v0x27c1340_0 .net *"_ivl_128", 0 0, L_0x27cbd70;  1 drivers
v0x27c1530_0 .net *"_ivl_13", 0 0, L_0x27c7720;  1 drivers
v0x27c15f0_0 .net *"_ivl_130", 0 0, L_0x27cbe30;  1 drivers
v0x27c16d0_0 .net *"_ivl_133", 0 0, L_0x27cc0a0;  1 drivers
v0x27c1790_0 .net *"_ivl_135", 0 0, L_0x27cc140;  1 drivers
v0x27c1850_0 .net *"_ivl_136", 0 0, L_0x27cba40;  1 drivers
v0x27c1930_0 .net *"_ivl_138", 0 0, L_0x27cc310;  1 drivers
v0x27c1a10_0 .net *"_ivl_14", 0 0, L_0x27c7900;  1 drivers
v0x27c1af0_0 .net *"_ivl_140", 0 0, L_0x27cc540;  1 drivers
v0x27c1bd0_0 .net *"_ivl_16", 0 0, L_0x27c79f0;  1 drivers
v0x27c1cb0_0 .net *"_ivl_18", 0 0, L_0x27c7ab0;  1 drivers
v0x27c1d90_0 .net *"_ivl_2", 0 0, L_0x27c70c0;  1 drivers
v0x27c1e70_0 .net *"_ivl_20", 0 0, L_0x27c7bb0;  1 drivers
v0x27c1f50_0 .net *"_ivl_22", 0 0, L_0x27c7cc0;  1 drivers
v0x27c2030_0 .net *"_ivl_24", 0 0, L_0x27c7d80;  1 drivers
v0x27c2110_0 .net *"_ivl_26", 0 0, L_0x27c7e40;  1 drivers
v0x27c21f0_0 .net *"_ivl_31", 0 0, L_0x27c8070;  1 drivers
v0x27c24c0_0 .net *"_ivl_33", 0 0, L_0x27c8110;  1 drivers
v0x27c2580_0 .net *"_ivl_34", 0 0, L_0x27c81f0;  1 drivers
v0x27c2660_0 .net *"_ivl_37", 0 0, L_0x27c8370;  1 drivers
v0x27c2720_0 .net *"_ivl_38", 0 0, L_0x27c8410;  1 drivers
v0x27c2800_0 .net *"_ivl_41", 0 0, L_0x27c8520;  1 drivers
v0x27c28c0_0 .net *"_ivl_42", 0 0, L_0x27c8610;  1 drivers
v0x27c29a0_0 .net *"_ivl_45", 0 0, L_0x27c87a0;  1 drivers
v0x27c2a60_0 .net *"_ivl_46", 0 0, L_0x27c8300;  1 drivers
v0x27c2b40_0 .net *"_ivl_49", 0 0, L_0x27c8890;  1 drivers
v0x27c2c00_0 .net *"_ivl_5", 0 0, L_0x27c71a0;  1 drivers
v0x27c2cc0_0 .net *"_ivl_50", 0 0, L_0x27c8990;  1 drivers
v0x27c2da0_0 .net *"_ivl_53", 0 0, L_0x27c8ae0;  1 drivers
v0x27c2e60_0 .net *"_ivl_54", 0 0, L_0x27c8b80;  1 drivers
v0x27c2f40_0 .net *"_ivl_56", 0 0, L_0x27c8c90;  1 drivers
v0x27c3020_0 .net *"_ivl_59", 0 0, L_0x27c8e40;  1 drivers
v0x27c30e0_0 .net *"_ivl_6", 0 0, L_0x27c7350;  1 drivers
v0x27c31c0_0 .net *"_ivl_60", 0 0, L_0x27c8f50;  1 drivers
v0x27c32a0_0 .net *"_ivl_63", 0 0, L_0x27c9010;  1 drivers
v0x27c3360_0 .net *"_ivl_64", 0 0, L_0x27c90b0;  1 drivers
v0x27c3440_0 .net *"_ivl_67", 0 0, L_0x27c8da0;  1 drivers
v0x27c3500_0 .net *"_ivl_68", 0 0, L_0x27c8ee0;  1 drivers
v0x27c35e0_0 .net *"_ivl_70", 0 0, L_0x27c9390;  1 drivers
v0x27c36c0_0 .net *"_ivl_72", 0 0, L_0x27c9560;  1 drivers
v0x27c37a0_0 .net *"_ivl_75", 0 0, L_0x27c95d0;  1 drivers
v0x27c3860_0 .net *"_ivl_76", 0 0, L_0x27c9670;  1 drivers
v0x27c3940_0 .net *"_ivl_79", 0 0, L_0x27c9850;  1 drivers
v0x27c3a00_0 .net *"_ivl_80", 0 0, L_0x27c9980;  1 drivers
v0x27c3ae0_0 .net *"_ivl_82", 0 0, L_0x27c9a90;  1 drivers
v0x27c3bc0_0 .net *"_ivl_85", 0 0, L_0x27c9c80;  1 drivers
v0x27c3c80_0 .net *"_ivl_87", 0 0, L_0x27c9d20;  1 drivers
v0x27c3d40_0 .net *"_ivl_88", 0 0, L_0x27c9e60;  1 drivers
v0x27c3e20_0 .net *"_ivl_9", 0 0, L_0x27c7460;  1 drivers
v0x27c42f0_0 .net *"_ivl_90", 0 0, L_0x27c9f70;  1 drivers
v0x27c43d0_0 .net *"_ivl_93", 0 0, L_0x27ca120;  1 drivers
v0x27c4490_0 .net *"_ivl_94", 0 0, L_0x27ca1c0;  1 drivers
v0x27c4570_0 .net *"_ivl_96", 0 0, L_0x27ca2d0;  1 drivers
v0x27c4650_0 .net *"_ivl_99", 0 0, L_0x27ca4e0;  1 drivers
v0x27c4710_0 .net "a", 0 0, v0x27bfb60_0;  alias, 1 drivers
v0x27c47b0_0 .net "b", 0 0, v0x27bfc00_0;  alias, 1 drivers
v0x27c48a0_0 .net "c", 0 0, v0x27bfca0_0;  alias, 1 drivers
v0x27c4990_0 .net "d", 0 0, v0x27bfde0_0;  alias, 1 drivers
v0x27c4a80_0 .net "out_pos", 0 0, L_0x27cc600;  alias, 1 drivers
v0x27c4b40_0 .net "out_sop", 0 0, L_0x27c7f60;  alias, 1 drivers
L_0x27c6f10 .reduce/nor v0x27bfc00_0;
L_0x27c71a0 .reduce/nor v0x27bfca0_0;
L_0x27c7460 .reduce/nor v0x27bfde0_0;
L_0x27c7720 .reduce/nor v0x27bfb60_0;
L_0x27c8070 .reduce/nor v0x27bfb60_0;
L_0x27c8110 .reduce/nor v0x27bfc00_0;
L_0x27c8370 .reduce/nor v0x27bfca0_0;
L_0x27c8520 .reduce/nor v0x27bfde0_0;
L_0x27c87a0 .reduce/nor v0x27bfc00_0;
L_0x27c8890 .reduce/nor v0x27bfca0_0;
L_0x27c8ae0 .reduce/nor v0x27bfde0_0;
L_0x27c8e40 .reduce/nor v0x27bfb60_0;
L_0x27c9010 .reduce/nor v0x27bfca0_0;
L_0x27c8da0 .reduce/nor v0x27bfde0_0;
L_0x27c95d0 .reduce/nor v0x27bfca0_0;
L_0x27c9850 .reduce/nor v0x27bfde0_0;
L_0x27c9c80 .reduce/nor v0x27bfb60_0;
L_0x27c9d20 .reduce/nor v0x27bfc00_0;
L_0x27ca120 .reduce/nor v0x27bfde0_0;
L_0x27ca4e0 .reduce/nor v0x27bfc00_0;
L_0x27c9dc0 .reduce/nor v0x27bfca0_0;
L_0x27cb020 .reduce/nor v0x27bfb60_0;
L_0x27cb450 .reduce/nor v0x27bfca0_0;
L_0x27cb670 .reduce/nor v0x27bfca0_0;
L_0x27cc0a0 .reduce/nor v0x27bfb60_0;
L_0x27cc140 .reduce/nor v0x27bfc00_0;
S_0x27c4cc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27702c0;
 .timescale -12 -12;
E_0x27569f0 .event anyedge, v0x27c5ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c5ab0_0;
    %nor/r;
    %assign/vec4 v0x27c5ab0_0, 0;
    %wait E_0x27569f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27bf030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bff70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27bf030;
T_4 ;
    %wait E_0x276eaa0;
    %load/vec4 v0x27c0010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27bfed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27bf030;
T_5 ;
    %wait E_0x276e940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %wait E_0x276e940;
    %load/vec4 v0x27bfed0_0;
    %store/vec4 v0x27bff70_0, 0, 1;
    %fork t_1, S_0x27bf360;
    %jmp t_0;
    .scope S_0x27bf360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bf5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27bf5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x276e940;
    %load/vec4 v0x27bf5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bf5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27bf5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27bf030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276eaa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27bfde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bfc00_0, 0;
    %assign/vec4 v0x27bfb60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27bfed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27bff70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27702c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5ab0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27702c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c5650_0;
    %inv;
    %store/vec4 v0x27c5650_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27702c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27bfd40_0, v0x27c5c20_0, v0x27c5470_0, v0x27c5510_0, v0x27c55b0_0, v0x27c56f0_0, v0x27c5970_0, v0x27c58d0_0, v0x27c5830_0, v0x27c5790_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27702c0;
T_9 ;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27702c0;
T_10 ;
    %wait E_0x276eaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c5a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
    %load/vec4 v0x27c5b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c5a10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27c5970_0;
    %load/vec4 v0x27c5970_0;
    %load/vec4 v0x27c58d0_0;
    %xor;
    %load/vec4 v0x27c5970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27c5830_0;
    %load/vec4 v0x27c5830_0;
    %load/vec4 v0x27c5790_0;
    %xor;
    %load/vec4 v0x27c5830_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27c5a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5a10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
