ARM GAS  /tmp/ccJC2YlZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB142:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "bno055.h"
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include <stdlib.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccJC2YlZ.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart2;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** char uart_buf[512];  // Increased buffer size for CSV data
  54:Core/Src/main.c **** BNO055_Vector_t accel_data = {0};
  55:Core/Src/main.c **** BNO055_Vector_t gyro_data = {0};
  56:Core/Src/main.c **** BNO055_Vector_t mag_data = {0};
  57:Core/Src/main.c **** BNO055_Vector_t euler_data = {0};
  58:Core/Src/main.c **** BNO055_CalibStatus_t calib_status = {0};
  59:Core/Src/main.c **** uint32_t i2c_errors = 0;
  60:Core/Src/main.c **** uint32_t i2c_success = 0;
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_DMA_Init(void);
  67:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  68:Core/Src/main.c **** static void MX_I2C1_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END 1 */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccJC2YlZ.s 			page 3


  89:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  92:Core/Src/main.c ****   HAL_Init();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Initialize all configured peripherals */
 106:Core/Src/main.c ****   MX_GPIO_Init();
 107:Core/Src/main.c ****   MX_DMA_Init();
 108:Core/Src/main.c ****   MX_USART2_UART_Init();
 109:Core/Src/main.c ****   MX_I2C1_Init();
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 111:Core/Src/main.c ****   
 112:Core/Src/main.c ****   // I2C Scanner - Scan for connected devices
 113:Core/Src/main.c ****   sprintf(uart_buf, "\r\n=== I2C Scanner ===\r\n");
 114:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 115:Core/Src/main.c ****   sprintf(uart_buf, "Scanning I2C bus...\r\n");
 116:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 117:Core/Src/main.c ****   
 118:Core/Src/main.c ****   int devices_found = 0;
 119:Core/Src/main.c ****   for (uint8_t addr = 1; addr < 127; addr++) {
 120:Core/Src/main.c ****     // Try to communicate with device at address
 121:Core/Src/main.c ****     HAL_StatusTypeDef result = HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 1, 10);
 122:Core/Src/main.c ****     if (result == HAL_OK) {
 123:Core/Src/main.c ****       sprintf(uart_buf, "Device found at 0x%02X\r\n", addr);
 124:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 125:Core/Src/main.c ****       devices_found++;
 126:Core/Src/main.c ****     }
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   
 129:Core/Src/main.c ****   if (devices_found == 0) {
 130:Core/Src/main.c ****     sprintf(uart_buf, "No I2C devices found!\r\n");
 131:Core/Src/main.c ****   } else {
 132:Core/Src/main.c ****     sprintf(uart_buf, "Scan complete. Found %d device(s).\r\n", devices_found);
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 135:Core/Src/main.c ****   sprintf(uart_buf, "==================\r\n\r\n");
 136:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 137:Core/Src/main.c ****   
 138:Core/Src/main.c ****   HAL_Delay(1000);
 139:Core/Src/main.c ****   
 140:Core/Src/main.c ****   // Initialize BNO055 sensor
 141:Core/Src/main.c ****   sprintf(uart_buf, "BNO055 Initializing...\r\n");
 142:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 143:Core/Src/main.c ****   
 144:Core/Src/main.c ****   if (BNO055_Init(&hi2c1) == HAL_OK) {
 145:Core/Src/main.c ****     sprintf(uart_buf, "BNO055 Initialization OK!\r\n");
ARM GAS  /tmp/ccJC2YlZ.s 			page 4


 146:Core/Src/main.c ****   } else {
 147:Core/Src/main.c ****     sprintf(uart_buf, "BNO055 Initialization FAILED!\r\n");
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 150:Core/Src/main.c ****   
 151:Core/Src/main.c ****   /* USER CODE END 2 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* Print CSV header */
 154:Core/Src/main.c ****   sprintf(uart_buf, "timestamp,calib_sys,calib_gyro,calib_accel,calib_mag,euler_h,euler_r,euler_p,a
 155:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* Infinite loop */
 158:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 159:Core/Src/main.c ****   while (1)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     /* USER CODE END WHILE */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 164:Core/Src/main.c ****     
 165:Core/Src/main.c ****     HAL_StatusTypeDef status;
 166:Core/Src/main.c ****     uint32_t timestamp = HAL_GetTick();
 167:Core/Src/main.c ****     
 168:Core/Src/main.c ****     // Read all sensor data (no delays - data should be ready)
 169:Core/Src/main.c ****     status = BNO055_GetCalibration(&hi2c1, &calib_status);
 170:Core/Src/main.c ****     if (status != HAL_OK) {
 171:Core/Src/main.c ****       i2c_errors++;
 172:Core/Src/main.c ****       HAL_Delay(100);
 173:Core/Src/main.c ****       continue;
 174:Core/Src/main.c ****     }
 175:Core/Src/main.c ****     
 176:Core/Src/main.c ****     status = BNO055_ReadEuler(&hi2c1, &euler_data);
 177:Core/Src/main.c ****     if (status != HAL_OK) {
 178:Core/Src/main.c ****       i2c_errors++;
 179:Core/Src/main.c ****       HAL_Delay(100);
 180:Core/Src/main.c ****       continue;
 181:Core/Src/main.c ****     }
 182:Core/Src/main.c ****     
 183:Core/Src/main.c ****     status = BNO055_ReadAccel(&hi2c1, &accel_data);
 184:Core/Src/main.c ****     if (status != HAL_OK) {
 185:Core/Src/main.c ****       i2c_errors++;
 186:Core/Src/main.c ****       HAL_Delay(100);
 187:Core/Src/main.c ****       continue;
 188:Core/Src/main.c ****     }
 189:Core/Src/main.c ****     
 190:Core/Src/main.c ****     status = BNO055_ReadGyro(&hi2c1, &gyro_data);
 191:Core/Src/main.c ****     if (status != HAL_OK) {
 192:Core/Src/main.c ****       i2c_errors++;
 193:Core/Src/main.c ****       HAL_Delay(100);
 194:Core/Src/main.c ****       continue;
 195:Core/Src/main.c ****     }
 196:Core/Src/main.c ****     
 197:Core/Src/main.c ****     status = BNO055_ReadMag(&hi2c1, &mag_data);
 198:Core/Src/main.c ****     if (status != HAL_OK) {
 199:Core/Src/main.c ****       i2c_errors++;
 200:Core/Src/main.c ****       HAL_Delay(100);
 201:Core/Src/main.c ****       continue;
 202:Core/Src/main.c ****     }
ARM GAS  /tmp/ccJC2YlZ.s 			page 5


 203:Core/Src/main.c ****     
 204:Core/Src/main.c ****     i2c_success++;
 205:Core/Src/main.c ****     
 206:Core/Src/main.c ****     // Calculate integer and decimal parts for CSV output
 207:Core/Src/main.c ****     int16_t eh = euler_data.x / 16;
 208:Core/Src/main.c ****     int16_t er = euler_data.y / 16;
 209:Core/Src/main.c ****     int16_t ep = euler_data.z / 16;
 210:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 211:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 212:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 213:Core/Src/main.c ****     
 214:Core/Src/main.c ****     int16_t ax = accel_data.x / 100;
 215:Core/Src/main.c ****     int16_t ay = accel_data.y / 100;
 216:Core/Src/main.c ****     int16_t az = accel_data.z / 100;
 217:Core/Src/main.c ****     int16_t ax_dec = abs(accel_data.x % 100);
 218:Core/Src/main.c ****     int16_t ay_dec = abs(accel_data.y % 100);
 219:Core/Src/main.c ****     int16_t az_dec = abs(accel_data.z % 100);
 220:Core/Src/main.c ****     
 221:Core/Src/main.c ****     int16_t gx = gyro_data.x / 16;
 222:Core/Src/main.c ****     int16_t gy = gyro_data.y / 16;
 223:Core/Src/main.c ****     int16_t gz = gyro_data.z / 16;
 224:Core/Src/main.c ****     int16_t gx_dec = abs((gyro_data.x % 16) * 100 / 16);
 225:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 226:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 227:Core/Src/main.c ****     
 228:Core/Src/main.c ****     int16_t mx = mag_data.x / 16;
 229:Core/Src/main.c ****     int16_t my = mag_data.y / 16;
 230:Core/Src/main.c ****     int16_t mz = mag_data.z / 16;
 231:Core/Src/main.c ****     int16_t mx_dec = abs((mag_data.x % 16) * 100 / 16);
 232:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 233:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 234:Core/Src/main.c ****     
 235:Core/Src/main.c ****     // Format data as CSV (using integer.decimal format)
 236:Core/Src/main.c ****     // timestamp,calib_sys,calib_gyro,calib_accel,calib_mag,euler_h,euler_r,euler_p,accel_x,accel_y
 237:Core/Src/main.c ****     sprintf(uart_buf, "%lu,%d,%d,%d,%d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%
 238:Core/Src/main.c ****             timestamp,
 239:Core/Src/main.c ****             calib_status.sys, calib_status.gyro, calib_status.accel, calib_status.mag,
 240:Core/Src/main.c ****             eh, eh_dec, er, er_dec, ep, ep_dec,
 241:Core/Src/main.c ****             ax, ax_dec, ay, ay_dec, az, az_dec,
 242:Core/Src/main.c ****             gx, gx_dec, gy, gy_dec, gz, gz_dec,
 243:Core/Src/main.c ****             mx, mx_dec, my, my_dec, mz, mz_dec);
 244:Core/Src/main.c ****     
 245:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 246:Core/Src/main.c ****     
 247:Core/Src/main.c ****     HAL_Delay(200);  // Read data every 200ms (5Hz update rate)
 248:Core/Src/main.c ****     
 249:Core/Src/main.c ****   }
 250:Core/Src/main.c ****   /* USER CODE END 3 */
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief System Clock Configuration
 255:Core/Src/main.c ****   * @retval None
 256:Core/Src/main.c ****   */
 257:Core/Src/main.c **** void SystemClock_Config(void)
 258:Core/Src/main.c **** {
 259:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  /tmp/ccJC2YlZ.s 			page 6


 260:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 265:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 268:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 271:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 272:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 280:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 288:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 289:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 290:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c **** }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** /**
 301:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 302:Core/Src/main.c ****   * @param None
 303:Core/Src/main.c ****   * @retval None
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c **** static void MX_I2C1_Init(void)
 306:Core/Src/main.c **** {
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 315:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 316:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
ARM GAS  /tmp/ccJC2YlZ.s 			page 7


 317:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 318:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 319:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 320:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 321:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 322:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 323:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 324:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 325:Core/Src/main.c ****   {
 326:Core/Src/main.c ****     Error_Handler();
 327:Core/Src/main.c ****   }
 328:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** }
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** /**
 335:Core/Src/main.c ****   * @brief USART2 Initialization Function
 336:Core/Src/main.c ****   * @param None
 337:Core/Src/main.c ****   * @retval None
 338:Core/Src/main.c ****   */
 339:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 340:Core/Src/main.c **** {
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 349:Core/Src/main.c ****   huart2.Instance = USART2;
 350:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 351:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 352:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 353:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 354:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 355:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 356:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 357:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 358:Core/Src/main.c ****   {
 359:Core/Src/main.c ****     Error_Handler();
 360:Core/Src/main.c ****   }
 361:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** }
 366:Core/Src/main.c **** 
 367:Core/Src/main.c **** /**
 368:Core/Src/main.c ****   * Enable DMA controller clock
 369:Core/Src/main.c ****   */
 370:Core/Src/main.c **** static void MX_DMA_Init(void)
 371:Core/Src/main.c **** {
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* DMA controller clock enable */
ARM GAS  /tmp/ccJC2YlZ.s 			page 8


 374:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* DMA interrupt init */
 377:Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 378:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 379:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 380:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 381:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 382:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** }
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /**
 387:Core/Src/main.c ****   * @brief GPIO Initialization Function
 388:Core/Src/main.c ****   * @param None
 389:Core/Src/main.c ****   * @retval None
 390:Core/Src/main.c ****   */
 391:Core/Src/main.c **** static void MX_GPIO_Init(void)
 392:Core/Src/main.c **** {
  28              		.loc 1 392 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 393:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 393 3 view .LVU1
  42              		.loc 1 393 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 394:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 399:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 399 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 399 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 399 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 399 3 view .LVU6
ARM GAS  /tmp/ccJC2YlZ.s 			page 9


  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 399 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 399 3 view .LVU8
 400:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 400 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 400 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 400 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 400 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 400 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 400 3 view .LVU14
 401:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 401 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 401 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 401 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 401 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 401 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 401 3 view .LVU20
 402:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 402 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 402 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 402 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 402 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 402 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
ARM GAS  /tmp/ccJC2YlZ.s 			page 10


 113              		.loc 1 402 3 view .LVU26
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 405:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 405 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 408:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 408 3 view .LVU28
 122              		.loc 1 408 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 409:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 409 3 is_stmt 1 view .LVU30
 126              		.loc 1 409 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
 128 0078 0693     		str	r3, [sp, #24]
 410:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 410 3 is_stmt 1 view .LVU32
 130              		.loc 1 410 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 411:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 411 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 414:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 414 3 view .LVU35
 138              		.loc 1 414 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 415:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 415 3 is_stmt 1 view .LVU37
 142              		.loc 1 415 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 416:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 416 3 is_stmt 1 view .LVU39
 146              		.loc 1 416 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 417:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 417 3 is_stmt 1 view .LVU41
 149              		.loc 1 417 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 418:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 418 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
ARM GAS  /tmp/ccJC2YlZ.s 			page 11


 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 423:Core/Src/main.c **** }
 156              		.loc 1 423 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE142:
 171              		.section	.text.MX_DMA_Init,"ax",%progbits
 172              		.align	1
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	MX_DMA_Init:
 178              	.LFB141:
 371:Core/Src/main.c **** 
 179              		.loc 1 371 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183 0000 10B5     		push	{r4, lr}
 184              	.LCFI3:
 185              		.cfi_def_cfa_offset 8
 186              		.cfi_offset 4, -8
 187              		.cfi_offset 14, -4
 188 0002 82B0     		sub	sp, sp, #8
 189              	.LCFI4:
 190              		.cfi_def_cfa_offset 16
 374:Core/Src/main.c **** 
 191              		.loc 1 374 3 view .LVU46
 192              	.LBB8:
 374:Core/Src/main.c **** 
 193              		.loc 1 374 3 view .LVU47
 194 0004 0024     		movs	r4, #0
 195 0006 0194     		str	r4, [sp, #4]
 374:Core/Src/main.c **** 
 196              		.loc 1 374 3 view .LVU48
 197 0008 0D4B     		ldr	r3, .L7
 198 000a 1A6B     		ldr	r2, [r3, #48]
 199 000c 42F40012 		orr	r2, r2, #2097152
 200 0010 1A63     		str	r2, [r3, #48]
 374:Core/Src/main.c **** 
 201              		.loc 1 374 3 view .LVU49
 202 0012 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccJC2YlZ.s 			page 12


 203 0014 03F40013 		and	r3, r3, #2097152
 204 0018 0193     		str	r3, [sp, #4]
 374:Core/Src/main.c **** 
 205              		.loc 1 374 3 view .LVU50
 206 001a 019B     		ldr	r3, [sp, #4]
 207              	.LBE8:
 374:Core/Src/main.c **** 
 208              		.loc 1 374 3 view .LVU51
 378:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 209              		.loc 1 378 3 view .LVU52
 210 001c 2246     		mov	r2, r4
 211 001e 2146     		mov	r1, r4
 212 0020 0B20     		movs	r0, #11
 213 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 214              	.LVL3:
 379:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 215              		.loc 1 379 3 view .LVU53
 216 0026 0B20     		movs	r0, #11
 217 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 218              	.LVL4:
 381:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 219              		.loc 1 381 3 view .LVU54
 220 002c 2246     		mov	r2, r4
 221 002e 2146     		mov	r1, r4
 222 0030 1120     		movs	r0, #17
 223 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 224              	.LVL5:
 382:Core/Src/main.c **** 
 225              		.loc 1 382 3 view .LVU55
 226 0036 1120     		movs	r0, #17
 227 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 228              	.LVL6:
 384:Core/Src/main.c **** 
 229              		.loc 1 384 1 is_stmt 0 view .LVU56
 230 003c 02B0     		add	sp, sp, #8
 231              	.LCFI5:
 232              		.cfi_def_cfa_offset 8
 233              		@ sp needed
 234 003e 10BD     		pop	{r4, pc}
 235              	.L8:
 236              		.align	2
 237              	.L7:
 238 0040 00380240 		.word	1073887232
 239              		.cfi_endproc
 240              	.LFE141:
 242              		.section	.text.Error_Handler,"ax",%progbits
 243              		.align	1
 244              		.global	Error_Handler
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	Error_Handler:
 250              	.LFB143:
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /tmp/ccJC2YlZ.s 			page 13


 428:Core/Src/main.c **** 
 429:Core/Src/main.c **** /**
 430:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** void Error_Handler(void)
 434:Core/Src/main.c **** {
 251              		.loc 1 434 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ Volatile: function does not return.
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 435:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 436:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 437:Core/Src/main.c ****   __disable_irq();
 257              		.loc 1 437 3 view .LVU58
 258              	.LBB9:
 259              	.LBI9:
 260              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccJC2YlZ.s 			page 14


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /tmp/ccJC2YlZ.s 			page 15


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
ARM GAS  /tmp/ccJC2YlZ.s 			page 16


 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/ccJC2YlZ.s 			page 17


 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
ARM GAS  /tmp/ccJC2YlZ.s 			page 18


 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
ARM GAS  /tmp/ccJC2YlZ.s 			page 19


 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  /tmp/ccJC2YlZ.s 			page 20


 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  /tmp/ccJC2YlZ.s 			page 21


 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
ARM GAS  /tmp/ccJC2YlZ.s 			page 22


 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJC2YlZ.s 			page 23


 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccJC2YlZ.s 			page 24


 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /tmp/ccJC2YlZ.s 			page 25


 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccJC2YlZ.s 			page 26


 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccJC2YlZ.s 			page 27


 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJC2YlZ.s 			page 28


 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/ccJC2YlZ.s 			page 29


 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/ccJC2YlZ.s 			page 30


 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 261              		.loc 2 960 27 view .LVU59
 262              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 263              		.loc 2 962 3 view .LVU60
 264              		.syntax unified
 265              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 266 0000 72B6     		cpsid i
 267              	@ 0 "" 2
 268              		.thumb
 269              		.syntax unified
 270              	.L10:
 271              	.LBE10:
 272              	.LBE9:
 438:Core/Src/main.c ****   while (1)
 273              		.loc 1 438 3 view .LVU61
 439:Core/Src/main.c ****   {
 440:Core/Src/main.c ****   }
 274              		.loc 1 440 3 view .LVU62
 438:Core/Src/main.c ****   while (1)
 275              		.loc 1 438 9 view .LVU63
 276 0002 FEE7     		b	.L10
 277              		.cfi_endproc
 278              	.LFE143:
 280              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	MX_USART2_UART_Init:
 287              	.LFB140:
 340:Core/Src/main.c **** 
 288              		.loc 1 340 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292 0000 08B5     		push	{r3, lr}
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 3, -8
 296              		.cfi_offset 14, -4
 349:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 297              		.loc 1 349 3 view .LVU65
 349:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 298              		.loc 1 349 19 is_stmt 0 view .LVU66
 299 0002 0A48     		ldr	r0, .L15
ARM GAS  /tmp/ccJC2YlZ.s 			page 31


 300 0004 0A4B     		ldr	r3, .L15+4
 301 0006 0360     		str	r3, [r0]
 350:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 302              		.loc 1 350 3 is_stmt 1 view .LVU67
 350:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 303              		.loc 1 350 24 is_stmt 0 view .LVU68
 304 0008 4FF4E133 		mov	r3, #115200
 305 000c 4360     		str	r3, [r0, #4]
 351:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 306              		.loc 1 351 3 is_stmt 1 view .LVU69
 351:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 307              		.loc 1 351 26 is_stmt 0 view .LVU70
 308 000e 0023     		movs	r3, #0
 309 0010 8360     		str	r3, [r0, #8]
 352:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 310              		.loc 1 352 3 is_stmt 1 view .LVU71
 352:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 311              		.loc 1 352 24 is_stmt 0 view .LVU72
 312 0012 C360     		str	r3, [r0, #12]
 353:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 313              		.loc 1 353 3 is_stmt 1 view .LVU73
 353:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 314              		.loc 1 353 22 is_stmt 0 view .LVU74
 315 0014 0361     		str	r3, [r0, #16]
 354:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 316              		.loc 1 354 3 is_stmt 1 view .LVU75
 354:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 317              		.loc 1 354 20 is_stmt 0 view .LVU76
 318 0016 0C22     		movs	r2, #12
 319 0018 4261     		str	r2, [r0, #20]
 355:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 320              		.loc 1 355 3 is_stmt 1 view .LVU77
 355:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 321              		.loc 1 355 25 is_stmt 0 view .LVU78
 322 001a 8361     		str	r3, [r0, #24]
 356:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 323              		.loc 1 356 3 is_stmt 1 view .LVU79
 356:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 324              		.loc 1 356 28 is_stmt 0 view .LVU80
 325 001c C361     		str	r3, [r0, #28]
 357:Core/Src/main.c ****   {
 326              		.loc 1 357 3 is_stmt 1 view .LVU81
 357:Core/Src/main.c ****   {
 327              		.loc 1 357 7 is_stmt 0 view .LVU82
 328 001e FFF7FEFF 		bl	HAL_UART_Init
 329              	.LVL7:
 357:Core/Src/main.c ****   {
 330              		.loc 1 357 6 discriminator 1 view .LVU83
 331 0022 00B9     		cbnz	r0, .L14
 365:Core/Src/main.c **** 
 332              		.loc 1 365 1 view .LVU84
 333 0024 08BD     		pop	{r3, pc}
 334              	.L14:
 359:Core/Src/main.c ****   }
 335              		.loc 1 359 5 is_stmt 1 view .LVU85
 336 0026 FFF7FEFF 		bl	Error_Handler
 337              	.LVL8:
ARM GAS  /tmp/ccJC2YlZ.s 			page 32


 338              	.L16:
 339 002a 00BF     		.align	2
 340              	.L15:
 341 002c 00000000 		.word	huart2
 342 0030 00440040 		.word	1073759232
 343              		.cfi_endproc
 344              	.LFE140:
 346              		.section	.text.MX_I2C1_Init,"ax",%progbits
 347              		.align	1
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	MX_I2C1_Init:
 353              	.LFB139:
 306:Core/Src/main.c **** 
 354              		.loc 1 306 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 08B5     		push	{r3, lr}
 359              	.LCFI7:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 315:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 363              		.loc 1 315 3 view .LVU87
 315:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 364              		.loc 1 315 18 is_stmt 0 view .LVU88
 365 0002 0A48     		ldr	r0, .L21
 366 0004 0A4B     		ldr	r3, .L21+4
 367 0006 0360     		str	r3, [r0]
 316:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 368              		.loc 1 316 3 is_stmt 1 view .LVU89
 316:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 369              		.loc 1 316 25 is_stmt 0 view .LVU90
 370 0008 0A4B     		ldr	r3, .L21+8
 371 000a 4360     		str	r3, [r0, #4]
 317:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 372              		.loc 1 317 3 is_stmt 1 view .LVU91
 317:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 373              		.loc 1 317 24 is_stmt 0 view .LVU92
 374 000c 0023     		movs	r3, #0
 375 000e 8360     		str	r3, [r0, #8]
 318:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 376              		.loc 1 318 3 is_stmt 1 view .LVU93
 318:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 377              		.loc 1 318 26 is_stmt 0 view .LVU94
 378 0010 C360     		str	r3, [r0, #12]
 319:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 379              		.loc 1 319 3 is_stmt 1 view .LVU95
 319:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 380              		.loc 1 319 29 is_stmt 0 view .LVU96
 381 0012 4FF48042 		mov	r2, #16384
 382 0016 0261     		str	r2, [r0, #16]
 320:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 383              		.loc 1 320 3 is_stmt 1 view .LVU97
 320:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  /tmp/ccJC2YlZ.s 			page 33


 384              		.loc 1 320 30 is_stmt 0 view .LVU98
 385 0018 4361     		str	r3, [r0, #20]
 321:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 386              		.loc 1 321 3 is_stmt 1 view .LVU99
 321:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 387              		.loc 1 321 26 is_stmt 0 view .LVU100
 388 001a 8361     		str	r3, [r0, #24]
 322:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 389              		.loc 1 322 3 is_stmt 1 view .LVU101
 322:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 390              		.loc 1 322 30 is_stmt 0 view .LVU102
 391 001c C361     		str	r3, [r0, #28]
 323:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 392              		.loc 1 323 3 is_stmt 1 view .LVU103
 323:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 393              		.loc 1 323 28 is_stmt 0 view .LVU104
 394 001e 0362     		str	r3, [r0, #32]
 324:Core/Src/main.c ****   {
 395              		.loc 1 324 3 is_stmt 1 view .LVU105
 324:Core/Src/main.c ****   {
 396              		.loc 1 324 7 is_stmt 0 view .LVU106
 397 0020 FFF7FEFF 		bl	HAL_I2C_Init
 398              	.LVL9:
 324:Core/Src/main.c ****   {
 399              		.loc 1 324 6 discriminator 1 view .LVU107
 400 0024 00B9     		cbnz	r0, .L20
 332:Core/Src/main.c **** 
 401              		.loc 1 332 1 view .LVU108
 402 0026 08BD     		pop	{r3, pc}
 403              	.L20:
 326:Core/Src/main.c ****   }
 404              		.loc 1 326 5 is_stmt 1 view .LVU109
 405 0028 FFF7FEFF 		bl	Error_Handler
 406              	.LVL10:
 407              	.L22:
 408              		.align	2
 409              	.L21:
 410 002c 00000000 		.word	hi2c1
 411 0030 00540040 		.word	1073763328
 412 0034 A0860100 		.word	100000
 413              		.cfi_endproc
 414              	.LFE139:
 416              		.section	.text.SystemClock_Config,"ax",%progbits
 417              		.align	1
 418              		.global	SystemClock_Config
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 423              	SystemClock_Config:
 424              	.LFB138:
 258:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 425              		.loc 1 258 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 80
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429 0000 00B5     		push	{lr}
 430              	.LCFI8:
ARM GAS  /tmp/ccJC2YlZ.s 			page 34


 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 14, -4
 433 0002 95B0     		sub	sp, sp, #84
 434              	.LCFI9:
 435              		.cfi_def_cfa_offset 88
 259:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 436              		.loc 1 259 3 view .LVU111
 259:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 437              		.loc 1 259 22 is_stmt 0 view .LVU112
 438 0004 3422     		movs	r2, #52
 439 0006 0021     		movs	r1, #0
 440 0008 07A8     		add	r0, sp, #28
 441 000a FFF7FEFF 		bl	memset
 442              	.LVL11:
 260:Core/Src/main.c **** 
 443              		.loc 1 260 3 is_stmt 1 view .LVU113
 260:Core/Src/main.c **** 
 444              		.loc 1 260 22 is_stmt 0 view .LVU114
 445 000e 0023     		movs	r3, #0
 446 0010 0293     		str	r3, [sp, #8]
 447 0012 0393     		str	r3, [sp, #12]
 448 0014 0493     		str	r3, [sp, #16]
 449 0016 0593     		str	r3, [sp, #20]
 450 0018 0693     		str	r3, [sp, #24]
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 451              		.loc 1 264 3 is_stmt 1 view .LVU115
 452              	.LBB11:
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 453              		.loc 1 264 3 view .LVU116
 454 001a 0093     		str	r3, [sp]
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 455              		.loc 1 264 3 view .LVU117
 456 001c 1F4A     		ldr	r2, .L29
 457 001e 116C     		ldr	r1, [r2, #64]
 458 0020 41F08051 		orr	r1, r1, #268435456
 459 0024 1164     		str	r1, [r2, #64]
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 460              		.loc 1 264 3 view .LVU118
 461 0026 126C     		ldr	r2, [r2, #64]
 462 0028 02F08052 		and	r2, r2, #268435456
 463 002c 0092     		str	r2, [sp]
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 464              		.loc 1 264 3 view .LVU119
 465 002e 009A     		ldr	r2, [sp]
 466              	.LBE11:
 264:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 467              		.loc 1 264 3 view .LVU120
 265:Core/Src/main.c **** 
 468              		.loc 1 265 3 view .LVU121
 469              	.LBB12:
 265:Core/Src/main.c **** 
 470              		.loc 1 265 3 view .LVU122
 471 0030 0193     		str	r3, [sp, #4]
 265:Core/Src/main.c **** 
 472              		.loc 1 265 3 view .LVU123
 473 0032 1B49     		ldr	r1, .L29+4
 474 0034 0A68     		ldr	r2, [r1]
ARM GAS  /tmp/ccJC2YlZ.s 			page 35


 475 0036 22F44042 		bic	r2, r2, #49152
 476 003a 42F48042 		orr	r2, r2, #16384
 477 003e 0A60     		str	r2, [r1]
 265:Core/Src/main.c **** 
 478              		.loc 1 265 3 view .LVU124
 479 0040 0A68     		ldr	r2, [r1]
 480 0042 02F44042 		and	r2, r2, #49152
 481 0046 0192     		str	r2, [sp, #4]
 265:Core/Src/main.c **** 
 482              		.loc 1 265 3 view .LVU125
 483 0048 019A     		ldr	r2, [sp, #4]
 484              	.LBE12:
 265:Core/Src/main.c **** 
 485              		.loc 1 265 3 view .LVU126
 270:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 486              		.loc 1 270 3 view .LVU127
 270:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 487              		.loc 1 270 36 is_stmt 0 view .LVU128
 488 004a 0222     		movs	r2, #2
 489 004c 0792     		str	r2, [sp, #28]
 271:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 490              		.loc 1 271 3 is_stmt 1 view .LVU129
 271:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 491              		.loc 1 271 30 is_stmt 0 view .LVU130
 492 004e 0121     		movs	r1, #1
 493 0050 0A91     		str	r1, [sp, #40]
 272:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 494              		.loc 1 272 3 is_stmt 1 view .LVU131
 272:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 495              		.loc 1 272 41 is_stmt 0 view .LVU132
 496 0052 1021     		movs	r1, #16
 497 0054 0B91     		str	r1, [sp, #44]
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 498              		.loc 1 273 3 is_stmt 1 view .LVU133
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 499              		.loc 1 273 34 is_stmt 0 view .LVU134
 500 0056 0D92     		str	r2, [sp, #52]
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 501              		.loc 1 274 3 is_stmt 1 view .LVU135
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 502              		.loc 1 274 35 is_stmt 0 view .LVU136
 503 0058 0E93     		str	r3, [sp, #56]
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 504              		.loc 1 275 3 is_stmt 1 view .LVU137
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 505              		.loc 1 275 30 is_stmt 0 view .LVU138
 506 005a 0F91     		str	r1, [sp, #60]
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 507              		.loc 1 276 3 is_stmt 1 view .LVU139
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 508              		.loc 1 276 30 is_stmt 0 view .LVU140
 509 005c 4FF4A873 		mov	r3, #336
 510 0060 1093     		str	r3, [sp, #64]
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 511              		.loc 1 277 3 is_stmt 1 view .LVU141
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 512              		.loc 1 277 30 is_stmt 0 view .LVU142
ARM GAS  /tmp/ccJC2YlZ.s 			page 36


 513 0062 0423     		movs	r3, #4
 514 0064 1193     		str	r3, [sp, #68]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 515              		.loc 1 278 3 is_stmt 1 view .LVU143
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 516              		.loc 1 278 30 is_stmt 0 view .LVU144
 517 0066 1292     		str	r2, [sp, #72]
 279:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 518              		.loc 1 279 3 is_stmt 1 view .LVU145
 279:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 519              		.loc 1 279 30 is_stmt 0 view .LVU146
 520 0068 1392     		str	r2, [sp, #76]
 280:Core/Src/main.c ****   {
 521              		.loc 1 280 3 is_stmt 1 view .LVU147
 280:Core/Src/main.c ****   {
 522              		.loc 1 280 7 is_stmt 0 view .LVU148
 523 006a 07A8     		add	r0, sp, #28
 524 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 525              	.LVL12:
 280:Core/Src/main.c ****   {
 526              		.loc 1 280 6 discriminator 1 view .LVU149
 527 0070 80B9     		cbnz	r0, .L27
 287:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 528              		.loc 1 287 3 is_stmt 1 view .LVU150
 287:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 529              		.loc 1 287 31 is_stmt 0 view .LVU151
 530 0072 0F23     		movs	r3, #15
 531 0074 0293     		str	r3, [sp, #8]
 289:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 532              		.loc 1 289 3 is_stmt 1 view .LVU152
 289:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 533              		.loc 1 289 34 is_stmt 0 view .LVU153
 534 0076 0221     		movs	r1, #2
 535 0078 0391     		str	r1, [sp, #12]
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 536              		.loc 1 290 3 is_stmt 1 view .LVU154
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 537              		.loc 1 290 35 is_stmt 0 view .LVU155
 538 007a 0023     		movs	r3, #0
 539 007c 0493     		str	r3, [sp, #16]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 540              		.loc 1 291 3 is_stmt 1 view .LVU156
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 541              		.loc 1 291 36 is_stmt 0 view .LVU157
 542 007e 4FF48052 		mov	r2, #4096
 543 0082 0592     		str	r2, [sp, #20]
 292:Core/Src/main.c **** 
 544              		.loc 1 292 3 is_stmt 1 view .LVU158
 292:Core/Src/main.c **** 
 545              		.loc 1 292 36 is_stmt 0 view .LVU159
 546 0084 0693     		str	r3, [sp, #24]
 294:Core/Src/main.c ****   {
 547              		.loc 1 294 3 is_stmt 1 view .LVU160
 294:Core/Src/main.c ****   {
 548              		.loc 1 294 7 is_stmt 0 view .LVU161
 549 0086 02A8     		add	r0, sp, #8
 550 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  /tmp/ccJC2YlZ.s 			page 37


 551              	.LVL13:
 294:Core/Src/main.c ****   {
 552              		.loc 1 294 6 discriminator 1 view .LVU162
 553 008c 20B9     		cbnz	r0, .L28
 298:Core/Src/main.c **** 
 554              		.loc 1 298 1 view .LVU163
 555 008e 15B0     		add	sp, sp, #84
 556              	.LCFI10:
 557              		.cfi_remember_state
 558              		.cfi_def_cfa_offset 4
 559              		@ sp needed
 560 0090 5DF804FB 		ldr	pc, [sp], #4
 561              	.L27:
 562              	.LCFI11:
 563              		.cfi_restore_state
 282:Core/Src/main.c ****   }
 564              		.loc 1 282 5 is_stmt 1 view .LVU164
 565 0094 FFF7FEFF 		bl	Error_Handler
 566              	.LVL14:
 567              	.L28:
 296:Core/Src/main.c ****   }
 568              		.loc 1 296 5 view .LVU165
 569 0098 FFF7FEFF 		bl	Error_Handler
 570              	.LVL15:
 571              	.L30:
 572              		.align	2
 573              	.L29:
 574 009c 00380240 		.word	1073887232
 575 00a0 00700040 		.word	1073770496
 576              		.cfi_endproc
 577              	.LFE138:
 579              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 580              		.align	2
 581              	.LC0:
 582 0000 0D0A3D3D 		.ascii	"\015\012=== I2C Scanner ===\015\012\000"
 582      3D204932 
 582      43205363 
 582      616E6E65 
 582      72203D3D 
 583              		.align	2
 584              	.LC1:
 585 0018 5363616E 		.ascii	"Scanning I2C bus...\015\012\000"
 585      6E696E67 
 585      20493243 
 585      20627573 
 585      2E2E2E0D 
 586 002e 0000     		.align	2
 587              	.LC2:
 588 0030 44657669 		.ascii	"Device found at 0x%02X\015\012\000"
 588      63652066 
 588      6F756E64 
 588      20617420 
 588      30782530 
 589 0049 000000   		.align	2
 590              	.LC3:
 591 004c 4E6F2049 		.ascii	"No I2C devices found!\015\012\000"
 591      32432064 
ARM GAS  /tmp/ccJC2YlZ.s 			page 38


 591      65766963 
 591      65732066 
 591      6F756E64 
 592              		.align	2
 593              	.LC4:
 594 0064 5363616E 		.ascii	"Scan complete. Found %d device(s).\015\012\000"
 594      20636F6D 
 594      706C6574 
 594      652E2046 
 594      6F756E64 
 595 0089 000000   		.align	2
 596              	.LC5:
 597 008c 3D3D3D3D 		.ascii	"==================\015\012\015\012\000"
 597      3D3D3D3D 
 597      3D3D3D3D 
 597      3D3D3D3D 
 597      3D3D0D0A 
 598 00a3 00       		.align	2
 599              	.LC6:
 600 00a4 424E4F30 		.ascii	"BNO055 Initializing...\015\012\000"
 600      35352049 
 600      6E697469 
 600      616C697A 
 600      696E672E 
 601 00bd 000000   		.align	2
 602              	.LC7:
 603 00c0 424E4F30 		.ascii	"BNO055 Initialization OK!\015\012\000"
 603      35352049 
 603      6E697469 
 603      616C697A 
 603      6174696F 
 604              		.align	2
 605              	.LC8:
 606 00dc 424E4F30 		.ascii	"BNO055 Initialization FAILED!\015\012\000"
 606      35352049 
 606      6E697469 
 606      616C697A 
 606      6174696F 
 607              		.align	2
 608              	.LC9:
 609 00fc 74696D65 		.ascii	"timestamp,calib_sys,calib_gyro,calib_accel,calib_ma"
 609      7374616D 
 609      702C6361 
 609      6C69625F 
 609      7379732C 
 610 012f 672C6575 		.ascii	"g,euler_h,euler_r,euler_p,accel_x,accel_y,accel_z,g"
 610      6C65725F 
 610      682C6575 
 610      6C65725F 
 610      722C6575 
 611 0162 79726F5F 		.ascii	"yro_x,gyro_y,gyro_z,mag_x,mag_y,mag_z,status\015\012"
 611      782C6779 
 611      726F5F79 
 611      2C677972 
 611      6F5F7A2C 
 612 0190 00       		.ascii	"\000"
 613 0191 000000   		.align	2
ARM GAS  /tmp/ccJC2YlZ.s 			page 39


 614              	.LC10:
 615 0194 256C752C 		.ascii	"%lu,%d,%d,%d,%d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d."
 615      25642C25 
 615      642C2564 
 615      2C25642C 
 615      25642E25 
 616 01c7 25303264 		.ascii	"%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02d,%d.%02"
 616      2C25642E 
 616      25303264 
 616      2C25642E 
 616      25303264 
 617 01fa 642C2564 		.ascii	"d,%d.%02d,OK\015\012\000"
 617      2E253032 
 617      642C4F4B 
 617      0D0A00
 618              		.section	.text.main,"ax",%progbits
 619              		.align	1
 620              		.global	main
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	main:
 626              	.LFB137:
  83:Core/Src/main.c **** 
 627              		.loc 1 83 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 64
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 632              	.LCFI12:
 633              		.cfi_def_cfa_offset 36
 634              		.cfi_offset 4, -36
 635              		.cfi_offset 5, -32
 636              		.cfi_offset 6, -28
 637              		.cfi_offset 7, -24
 638              		.cfi_offset 8, -20
 639              		.cfi_offset 9, -16
 640              		.cfi_offset 10, -12
 641              		.cfi_offset 11, -8
 642              		.cfi_offset 14, -4
 643 0004 ADB0     		sub	sp, sp, #180
 644              	.LCFI13:
 645              		.cfi_def_cfa_offset 216
  92:Core/Src/main.c **** 
 646              		.loc 1 92 3 view .LVU167
 647 0006 FFF7FEFF 		bl	HAL_Init
 648              	.LVL16:
  99:Core/Src/main.c **** 
 649              		.loc 1 99 3 view .LVU168
 650 000a FFF7FEFF 		bl	SystemClock_Config
 651              	.LVL17:
 106:Core/Src/main.c ****   MX_DMA_Init();
 652              		.loc 1 106 3 view .LVU169
 653 000e FFF7FEFF 		bl	MX_GPIO_Init
 654              	.LVL18:
 107:Core/Src/main.c ****   MX_USART2_UART_Init();
 655              		.loc 1 107 3 view .LVU170
ARM GAS  /tmp/ccJC2YlZ.s 			page 40


 656 0012 FFF7FEFF 		bl	MX_DMA_Init
 657              	.LVL19:
 108:Core/Src/main.c ****   MX_I2C1_Init();
 658              		.loc 1 108 3 view .LVU171
 659 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 660              	.LVL20:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 661              		.loc 1 109 3 view .LVU172
 662 001a FFF7FEFF 		bl	MX_I2C1_Init
 663              	.LVL21:
 113:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 664              		.loc 1 113 3 view .LVU173
 665 001e 614F     		ldr	r7, .L89
 666 0020 3C46     		mov	r4, r7
 667 0022 614D     		ldr	r5, .L89+4
 668 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 669 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 670 0028 95E80300 		ldm	r5, {r0, r1}
 671 002c 84E80300 		stm	r4, {r0, r1}
 114:Core/Src/main.c ****   sprintf(uart_buf, "Scanning I2C bus...\r\n");
 672              		.loc 1 114 3 view .LVU174
 114:Core/Src/main.c ****   sprintf(uart_buf, "Scanning I2C bus...\r\n");
 673              		.loc 1 114 50 is_stmt 0 view .LVU175
 674 0030 3846     		mov	r0, r7
 675 0032 FFF7FEFF 		bl	strlen
 676              	.LVL22:
 114:Core/Src/main.c ****   sprintf(uart_buf, "Scanning I2C bus...\r\n");
 677              		.loc 1 114 3 discriminator 1 view .LVU176
 678 0036 DFF88081 		ldr	r8, .L89+20
 679 003a 4FF0FF33 		mov	r3, #-1
 680 003e 82B2     		uxth	r2, r0
 681 0040 3946     		mov	r1, r7
 682 0042 4046     		mov	r0, r8
 683 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 684              	.LVL23:
 115:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 685              		.loc 1 115 3 is_stmt 1 view .LVU177
 686 0048 3D46     		mov	r5, r7
 687 004a 584E     		ldr	r6, .L89+8
 688 004c 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 689 004e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 690 0050 96E80300 		ldm	r6, {r0, r1}
 691 0054 45F8040B 		str	r0, [r5], #4
 692 0058 A180     		strh	r1, [r4, #4]	@ movhi
 116:Core/Src/main.c ****   
 693              		.loc 1 116 3 view .LVU178
 116:Core/Src/main.c ****   
 694              		.loc 1 116 50 is_stmt 0 view .LVU179
 695 005a 3846     		mov	r0, r7
 696 005c FFF7FEFF 		bl	strlen
 697              	.LVL24:
 116:Core/Src/main.c ****   
 698              		.loc 1 116 3 discriminator 1 view .LVU180
 699 0060 4FF0FF33 		mov	r3, #-1
 700 0064 82B2     		uxth	r2, r0
 701 0066 3946     		mov	r1, r7
 702 0068 4046     		mov	r0, r8
ARM GAS  /tmp/ccJC2YlZ.s 			page 41


 703 006a FFF7FEFF 		bl	HAL_UART_Transmit
 704              	.LVL25:
 118:Core/Src/main.c ****   for (uint8_t addr = 1; addr < 127; addr++) {
 705              		.loc 1 118 3 is_stmt 1 view .LVU181
 119:Core/Src/main.c ****     // Try to communicate with device at address
 706              		.loc 1 119 3 view .LVU182
 707              	.LBB13:
 119:Core/Src/main.c ****     // Try to communicate with device at address
 708              		.loc 1 119 8 view .LVU183
 119:Core/Src/main.c ****     // Try to communicate with device at address
 709              		.loc 1 119 16 is_stmt 0 view .LVU184
 710 006e 0124     		movs	r4, #1
 711              	.LBE13:
 118:Core/Src/main.c ****   for (uint8_t addr = 1; addr < 127; addr++) {
 712              		.loc 1 118 7 view .LVU185
 713 0070 0026     		movs	r6, #0
 714              	.LBB15:
 119:Core/Src/main.c ****     // Try to communicate with device at address
 715              		.loc 1 119 3 view .LVU186
 716 0072 01E0     		b	.L32
 717              	.LVL26:
 718              	.L33:
 119:Core/Src/main.c ****     // Try to communicate with device at address
 719              		.loc 1 119 42 is_stmt 1 discriminator 2 view .LVU187
 720 0074 0134     		adds	r4, r4, #1
 721              	.LVL27:
 119:Core/Src/main.c ****     // Try to communicate with device at address
 722              		.loc 1 119 42 is_stmt 0 discriminator 2 view .LVU188
 723 0076 E4B2     		uxtb	r4, r4
 724              	.LVL28:
 725              	.L32:
 119:Core/Src/main.c ****     // Try to communicate with device at address
 726              		.loc 1 119 31 is_stmt 1 discriminator 1 view .LVU189
 727 0078 7E2C     		cmp	r4, #126
 728 007a 1AD8     		bhi	.L65
 729              	.LBB14:
 121:Core/Src/main.c ****     if (result == HAL_OK) {
 730              		.loc 1 121 5 view .LVU190
 121:Core/Src/main.c ****     if (result == HAL_OK) {
 731              		.loc 1 121 32 is_stmt 0 view .LVU191
 732 007c 0A23     		movs	r3, #10
 733 007e 0122     		movs	r2, #1
 734 0080 04FA02F1 		lsl	r1, r4, r2
 735 0084 4A48     		ldr	r0, .L89+12
 736 0086 FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 737              	.LVL29:
 122:Core/Src/main.c ****       sprintf(uart_buf, "Device found at 0x%02X\r\n", addr);
 738              		.loc 1 122 5 is_stmt 1 view .LVU192
 122:Core/Src/main.c ****       sprintf(uart_buf, "Device found at 0x%02X\r\n", addr);
 739              		.loc 1 122 8 is_stmt 0 view .LVU193
 740 008a 0028     		cmp	r0, #0
 741 008c F2D1     		bne	.L33
 123:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 742              		.loc 1 123 7 is_stmt 1 view .LVU194
 743 008e 454D     		ldr	r5, .L89
 744 0090 2246     		mov	r2, r4
 745 0092 4849     		ldr	r1, .L89+16
ARM GAS  /tmp/ccJC2YlZ.s 			page 42


 746 0094 2846     		mov	r0, r5
 747              	.LVL30:
 123:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 748              		.loc 1 123 7 is_stmt 0 view .LVU195
 749 0096 FFF7FEFF 		bl	sprintf
 750              	.LVL31:
 124:Core/Src/main.c ****       devices_found++;
 751              		.loc 1 124 7 is_stmt 1 view .LVU196
 124:Core/Src/main.c ****       devices_found++;
 752              		.loc 1 124 54 is_stmt 0 view .LVU197
 753 009a 2846     		mov	r0, r5
 754 009c FFF7FEFF 		bl	strlen
 755              	.LVL32:
 124:Core/Src/main.c ****       devices_found++;
 756              		.loc 1 124 7 discriminator 1 view .LVU198
 757 00a0 4FF0FF33 		mov	r3, #-1
 758 00a4 82B2     		uxth	r2, r0
 759 00a6 2946     		mov	r1, r5
 760 00a8 4348     		ldr	r0, .L89+20
 761 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 762              	.LVL33:
 125:Core/Src/main.c ****     }
 763              		.loc 1 125 7 is_stmt 1 view .LVU199
 125:Core/Src/main.c ****     }
 764              		.loc 1 125 20 is_stmt 0 view .LVU200
 765 00ae 0136     		adds	r6, r6, #1
 766              	.LVL34:
 125:Core/Src/main.c ****     }
 767              		.loc 1 125 20 view .LVU201
 768 00b0 E0E7     		b	.L33
 769              	.LVL35:
 770              	.L65:
 125:Core/Src/main.c ****     }
 771              		.loc 1 125 20 view .LVU202
 772              	.LBE14:
 773              	.LBE15:
 129:Core/Src/main.c ****     sprintf(uart_buf, "No I2C devices found!\r\n");
 774              		.loc 1 129 3 is_stmt 1 view .LVU203
 129:Core/Src/main.c ****     sprintf(uart_buf, "No I2C devices found!\r\n");
 775              		.loc 1 129 6 is_stmt 0 view .LVU204
 776 00b2 002E     		cmp	r6, #0
 777 00b4 67D1     		bne	.L35
 130:Core/Src/main.c ****   } else {
 778              		.loc 1 130 5 is_stmt 1 view .LVU205
 779 00b6 3B4C     		ldr	r4, .L89
 780              	.LVL36:
 130:Core/Src/main.c ****   } else {
 781              		.loc 1 130 5 is_stmt 0 view .LVU206
 782 00b8 404D     		ldr	r5, .L89+24
 783 00ba 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 784 00bc 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 785 00be 95E80300 		ldm	r5, {r0, r1}
 786 00c2 84E80300 		stm	r4, {r0, r1}
 787              	.L36:
 134:Core/Src/main.c ****   sprintf(uart_buf, "==================\r\n\r\n");
 788              		.loc 1 134 3 is_stmt 1 view .LVU207
 134:Core/Src/main.c ****   sprintf(uart_buf, "==================\r\n\r\n");
ARM GAS  /tmp/ccJC2YlZ.s 			page 43


 789              		.loc 1 134 50 is_stmt 0 view .LVU208
 790 00c6 374E     		ldr	r6, .L89
 791              	.LVL37:
 134:Core/Src/main.c ****   sprintf(uart_buf, "==================\r\n\r\n");
 792              		.loc 1 134 50 view .LVU209
 793 00c8 3046     		mov	r0, r6
 794 00ca FFF7FEFF 		bl	strlen
 795              	.LVL38:
 134:Core/Src/main.c ****   sprintf(uart_buf, "==================\r\n\r\n");
 796              		.loc 1 134 3 discriminator 1 view .LVU210
 797 00ce 3A4F     		ldr	r7, .L89+20
 798 00d0 4FF0FF33 		mov	r3, #-1
 799 00d4 82B2     		uxth	r2, r0
 800 00d6 3146     		mov	r1, r6
 801 00d8 3846     		mov	r0, r7
 802 00da FFF7FEFF 		bl	HAL_UART_Transmit
 803              	.LVL39:
 135:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 804              		.loc 1 135 3 is_stmt 1 view .LVU211
 805 00de 3446     		mov	r4, r6
 806 00e0 374D     		ldr	r5, .L89+28
 807 00e2 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 808 00e4 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 809 00e6 95E80300 		ldm	r5, {r0, r1}
 810 00ea 44F8040B 		str	r0, [r4], #4
 811 00ee 24F8021B 		strh	r1, [r4], #2	@ movhi
 812 00f2 090C     		lsrs	r1, r1, #16
 813 00f4 2170     		strb	r1, [r4]
 136:Core/Src/main.c ****   
 814              		.loc 1 136 3 view .LVU212
 136:Core/Src/main.c ****   
 815              		.loc 1 136 50 is_stmt 0 view .LVU213
 816 00f6 3046     		mov	r0, r6
 817 00f8 FFF7FEFF 		bl	strlen
 818              	.LVL40:
 136:Core/Src/main.c ****   
 819              		.loc 1 136 3 discriminator 1 view .LVU214
 820 00fc 4FF0FF33 		mov	r3, #-1
 821 0100 82B2     		uxth	r2, r0
 822 0102 3146     		mov	r1, r6
 823 0104 3846     		mov	r0, r7
 824 0106 FFF7FEFF 		bl	HAL_UART_Transmit
 825              	.LVL41:
 138:Core/Src/main.c ****   
 826              		.loc 1 138 3 is_stmt 1 view .LVU215
 827 010a 4FF47A70 		mov	r0, #1000
 828 010e FFF7FEFF 		bl	HAL_Delay
 829              	.LVL42:
 141:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 830              		.loc 1 141 3 view .LVU216
 831 0112 3446     		mov	r4, r6
 832 0114 2B4D     		ldr	r5, .L89+32
 833 0116 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 834 0118 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 835 011a 95E80700 		ldm	r5, {r0, r1, r2}
 836 011e 03C4     		stmia	r4!, {r0, r1}
 837 0120 2270     		strb	r2, [r4]
ARM GAS  /tmp/ccJC2YlZ.s 			page 44


 142:Core/Src/main.c ****   
 838              		.loc 1 142 3 view .LVU217
 142:Core/Src/main.c ****   
 839              		.loc 1 142 50 is_stmt 0 view .LVU218
 840 0122 3046     		mov	r0, r6
 841 0124 FFF7FEFF 		bl	strlen
 842              	.LVL43:
 142:Core/Src/main.c ****   
 843              		.loc 1 142 3 discriminator 1 view .LVU219
 844 0128 4FF0FF33 		mov	r3, #-1
 845 012c 82B2     		uxth	r2, r0
 846 012e 3146     		mov	r1, r6
 847 0130 3846     		mov	r0, r7
 848 0132 FFF7FEFF 		bl	HAL_UART_Transmit
 849              	.LVL44:
 144:Core/Src/main.c ****     sprintf(uart_buf, "BNO055 Initialization OK!\r\n");
 850              		.loc 1 144 3 is_stmt 1 view .LVU220
 144:Core/Src/main.c ****     sprintf(uart_buf, "BNO055 Initialization OK!\r\n");
 851              		.loc 1 144 7 is_stmt 0 view .LVU221
 852 0136 1E48     		ldr	r0, .L89+12
 853 0138 FFF7FEFF 		bl	BNO055_Init
 854              	.LVL45:
 144:Core/Src/main.c ****     sprintf(uart_buf, "BNO055 Initialization OK!\r\n");
 855              		.loc 1 144 6 discriminator 1 view .LVU222
 856 013c 48BB     		cbnz	r0, .L37
 145:Core/Src/main.c ****   } else {
 857              		.loc 1 145 5 is_stmt 1 view .LVU223
 858 013e 3446     		mov	r4, r6
 859 0140 214D     		ldr	r5, .L89+36
 860 0142 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 861 0144 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 862 0146 95E80700 		ldm	r5, {r0, r1, r2}
 863 014a 84E80700 		stm	r4, {r0, r1, r2}
 864              	.L38:
 149:Core/Src/main.c ****   
 865              		.loc 1 149 3 view .LVU224
 149:Core/Src/main.c ****   
 866              		.loc 1 149 50 is_stmt 0 view .LVU225
 867 014e 154C     		ldr	r4, .L89
 868 0150 2046     		mov	r0, r4
 869 0152 FFF7FEFF 		bl	strlen
 870              	.LVL46:
 149:Core/Src/main.c ****   
 871              		.loc 1 149 3 discriminator 1 view .LVU226
 872 0156 184D     		ldr	r5, .L89+20
 873 0158 4FF0FF33 		mov	r3, #-1
 874 015c 82B2     		uxth	r2, r0
 875 015e 2146     		mov	r1, r4
 876 0160 2846     		mov	r0, r5
 877 0162 FFF7FEFF 		bl	HAL_UART_Transmit
 878              	.LVL47:
 154:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 879              		.loc 1 154 3 is_stmt 1 view .LVU227
 880 0166 9522     		movs	r2, #149
 881 0168 1849     		ldr	r1, .L89+40
 882 016a 2046     		mov	r0, r4
 883 016c FFF7FEFF 		bl	memcpy
ARM GAS  /tmp/ccJC2YlZ.s 			page 45


 884              	.LVL48:
 155:Core/Src/main.c **** 
 885              		.loc 1 155 3 view .LVU228
 155:Core/Src/main.c **** 
 886              		.loc 1 155 50 is_stmt 0 view .LVU229
 887 0170 2046     		mov	r0, r4
 888 0172 FFF7FEFF 		bl	strlen
 889              	.LVL49:
 155:Core/Src/main.c **** 
 890              		.loc 1 155 3 discriminator 1 view .LVU230
 891 0176 4FF0FF33 		mov	r3, #-1
 892 017a 82B2     		uxth	r2, r0
 893 017c 2146     		mov	r1, r4
 894 017e 2846     		mov	r0, r5
 895 0180 FFF7FEFF 		bl	HAL_UART_Transmit
 896              	.LVL50:
 897 0184 2FE0     		b	.L39
 898              	.LVL51:
 899              	.L35:
 132:Core/Src/main.c ****   }
 900              		.loc 1 132 5 is_stmt 1 view .LVU231
 901 0186 3246     		mov	r2, r6
 902 0188 1149     		ldr	r1, .L89+44
 903 018a 0648     		ldr	r0, .L89
 904 018c FFF7FEFF 		bl	sprintf
 905              	.LVL52:
 906 0190 99E7     		b	.L36
 907              	.LVL53:
 908              	.L37:
 147:Core/Src/main.c ****   }
 909              		.loc 1 147 5 view .LVU232
 910 0192 044C     		ldr	r4, .L89
 911 0194 0F4D     		ldr	r5, .L89+48
 912 0196 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 913 0198 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 914 019a 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 915 019e 84E80F00 		stm	r4, {r0, r1, r2, r3}
 916 01a2 D4E7     		b	.L38
 917              	.L90:
 918              		.align	2
 919              	.L89:
 920 01a4 00000000 		.word	uart_buf
 921 01a8 00000000 		.word	.LC0
 922 01ac 18000000 		.word	.LC1
 923 01b0 00000000 		.word	hi2c1
 924 01b4 30000000 		.word	.LC2
 925 01b8 00000000 		.word	huart2
 926 01bc 4C000000 		.word	.LC3
 927 01c0 8C000000 		.word	.LC5
 928 01c4 A4000000 		.word	.LC6
 929 01c8 C0000000 		.word	.LC7
 930 01cc FC000000 		.word	.LC9
 931 01d0 64000000 		.word	.LC4
 932 01d4 DC000000 		.word	.LC8
 933              	.LVL54:
 934              	.L66:
 935              	.LBB16:
ARM GAS  /tmp/ccJC2YlZ.s 			page 46


 171:Core/Src/main.c ****       HAL_Delay(100);
 936              		.loc 1 171 7 view .LVU233
 171:Core/Src/main.c ****       HAL_Delay(100);
 937              		.loc 1 171 17 is_stmt 0 view .LVU234
 938 01d8 BC4A     		ldr	r2, .L91
 939 01da 1368     		ldr	r3, [r2]
 940 01dc 0133     		adds	r3, r3, #1
 941 01de 1360     		str	r3, [r2]
 172:Core/Src/main.c ****       continue;
 942              		.loc 1 172 7 is_stmt 1 view .LVU235
 943 01e0 6420     		movs	r0, #100
 944              	.LVL55:
 172:Core/Src/main.c ****       continue;
 945              		.loc 1 172 7 is_stmt 0 view .LVU236
 946 01e2 FFF7FEFF 		bl	HAL_Delay
 947              	.LVL56:
 173:Core/Src/main.c ****     }
 948              		.loc 1 173 7 is_stmt 1 view .LVU237
 949              	.L39:
 173:Core/Src/main.c ****     }
 950              		.loc 1 173 7 is_stmt 0 view .LVU238
 951              	.LBE16:
 159:Core/Src/main.c ****   {
 952              		.loc 1 159 3 is_stmt 1 view .LVU239
 953              	.LBB17:
 165:Core/Src/main.c ****     uint32_t timestamp = HAL_GetTick();
 954              		.loc 1 165 5 view .LVU240
 166:Core/Src/main.c ****     
 955              		.loc 1 166 5 view .LVU241
 166:Core/Src/main.c ****     
 956              		.loc 1 166 26 is_stmt 0 view .LVU242
 957 01e6 FFF7FEFF 		bl	HAL_GetTick
 958              	.LVL57:
 959 01ea 8146     		mov	r9, r0
 960              	.LVL58:
 169:Core/Src/main.c ****     if (status != HAL_OK) {
 961              		.loc 1 169 5 is_stmt 1 view .LVU243
 169:Core/Src/main.c ****     if (status != HAL_OK) {
 962              		.loc 1 169 14 is_stmt 0 view .LVU244
 963 01ec B849     		ldr	r1, .L91+4
 964 01ee B948     		ldr	r0, .L91+8
 965              	.LVL59:
 169:Core/Src/main.c ****     if (status != HAL_OK) {
 966              		.loc 1 169 14 view .LVU245
 967 01f0 FFF7FEFF 		bl	BNO055_GetCalibration
 968              	.LVL60:
 170:Core/Src/main.c ****       i2c_errors++;
 969              		.loc 1 170 5 is_stmt 1 view .LVU246
 170:Core/Src/main.c ****       i2c_errors++;
 970              		.loc 1 170 8 is_stmt 0 view .LVU247
 971 01f4 0028     		cmp	r0, #0
 972 01f6 EFD1     		bne	.L66
 176:Core/Src/main.c ****     if (status != HAL_OK) {
 973              		.loc 1 176 5 is_stmt 1 view .LVU248
 176:Core/Src/main.c ****     if (status != HAL_OK) {
 974              		.loc 1 176 14 is_stmt 0 view .LVU249
 975 01f8 B749     		ldr	r1, .L91+12
ARM GAS  /tmp/ccJC2YlZ.s 			page 47


 976 01fa B648     		ldr	r0, .L91+8
 977              	.LVL61:
 176:Core/Src/main.c ****     if (status != HAL_OK) {
 978              		.loc 1 176 14 view .LVU250
 979 01fc FFF7FEFF 		bl	BNO055_ReadEuler
 980              	.LVL62:
 177:Core/Src/main.c ****       i2c_errors++;
 981              		.loc 1 177 5 is_stmt 1 view .LVU251
 177:Core/Src/main.c ****       i2c_errors++;
 982              		.loc 1 177 8 is_stmt 0 view .LVU252
 983 0200 0028     		cmp	r0, #0
 984 0202 40F0A781 		bne	.L67
 183:Core/Src/main.c ****     if (status != HAL_OK) {
 985              		.loc 1 183 5 is_stmt 1 view .LVU253
 183:Core/Src/main.c ****     if (status != HAL_OK) {
 986              		.loc 1 183 14 is_stmt 0 view .LVU254
 987 0206 B549     		ldr	r1, .L91+16
 988 0208 B248     		ldr	r0, .L91+8
 989              	.LVL63:
 183:Core/Src/main.c ****     if (status != HAL_OK) {
 990              		.loc 1 183 14 view .LVU255
 991 020a FFF7FEFF 		bl	BNO055_ReadAccel
 992              	.LVL64:
 184:Core/Src/main.c ****       i2c_errors++;
 993              		.loc 1 184 5 is_stmt 1 view .LVU256
 184:Core/Src/main.c ****       i2c_errors++;
 994              		.loc 1 184 8 is_stmt 0 view .LVU257
 995 020e 0028     		cmp	r0, #0
 996 0210 40F0A881 		bne	.L68
 190:Core/Src/main.c ****     if (status != HAL_OK) {
 997              		.loc 1 190 5 is_stmt 1 view .LVU258
 190:Core/Src/main.c ****     if (status != HAL_OK) {
 998              		.loc 1 190 14 is_stmt 0 view .LVU259
 999 0214 B249     		ldr	r1, .L91+20
 1000 0216 AF48     		ldr	r0, .L91+8
 1001              	.LVL65:
 190:Core/Src/main.c ****     if (status != HAL_OK) {
 1002              		.loc 1 190 14 view .LVU260
 1003 0218 FFF7FEFF 		bl	BNO055_ReadGyro
 1004              	.LVL66:
 191:Core/Src/main.c ****       i2c_errors++;
 1005              		.loc 1 191 5 is_stmt 1 view .LVU261
 191:Core/Src/main.c ****       i2c_errors++;
 1006              		.loc 1 191 8 is_stmt 0 view .LVU262
 1007 021c 0028     		cmp	r0, #0
 1008 021e 40F0A981 		bne	.L69
 197:Core/Src/main.c ****     if (status != HAL_OK) {
 1009              		.loc 1 197 5 is_stmt 1 view .LVU263
 197:Core/Src/main.c ****     if (status != HAL_OK) {
 1010              		.loc 1 197 14 is_stmt 0 view .LVU264
 1011 0222 B049     		ldr	r1, .L91+24
 1012 0224 AB48     		ldr	r0, .L91+8
 1013              	.LVL67:
 197:Core/Src/main.c ****     if (status != HAL_OK) {
 1014              		.loc 1 197 14 view .LVU265
 1015 0226 FFF7FEFF 		bl	BNO055_ReadMag
 1016              	.LVL68:
ARM GAS  /tmp/ccJC2YlZ.s 			page 48


 198:Core/Src/main.c ****       i2c_errors++;
 1017              		.loc 1 198 5 is_stmt 1 view .LVU266
 198:Core/Src/main.c ****       i2c_errors++;
 1018              		.loc 1 198 8 is_stmt 0 view .LVU267
 1019 022a 0028     		cmp	r0, #0
 1020 022c 40F0AA81 		bne	.L70
 204:Core/Src/main.c ****     
 1021              		.loc 1 204 5 is_stmt 1 view .LVU268
 204:Core/Src/main.c ****     
 1022              		.loc 1 204 16 is_stmt 0 view .LVU269
 1023 0230 AD4A     		ldr	r2, .L91+28
 1024 0232 1368     		ldr	r3, [r2]
 1025 0234 0133     		adds	r3, r3, #1
 1026 0236 1360     		str	r3, [r2]
 207:Core/Src/main.c ****     int16_t er = euler_data.y / 16;
 1027              		.loc 1 207 5 is_stmt 1 view .LVU270
 207:Core/Src/main.c ****     int16_t er = euler_data.y / 16;
 1028              		.loc 1 207 28 is_stmt 0 view .LVU271
 1029 0238 A74B     		ldr	r3, .L91+12
 1030 023a B3F90010 		ldrsh	r1, [r3]
 207:Core/Src/main.c ****     int16_t er = euler_data.y / 16;
 1031              		.loc 1 207 13 view .LVU272
 1032 023e 0B46     		mov	r3, r1
 1033 0240 0029     		cmp	r1, #0
 1034 0242 C0F2A781 		blt	.L71
 1035              	.L46:
 1036 0246 1B11     		asrs	r3, r3, #4
 1037 0248 1D93     		str	r3, [sp, #116]
 1038              	.LVL69:
 208:Core/Src/main.c ****     int16_t ep = euler_data.z / 16;
 1039              		.loc 1 208 5 is_stmt 1 view .LVU273
 208:Core/Src/main.c ****     int16_t ep = euler_data.z / 16;
 1040              		.loc 1 208 28 is_stmt 0 view .LVU274
 1041 024a A34B     		ldr	r3, .L91+12
 1042 024c B3F90220 		ldrsh	r2, [r3, #2]
 208:Core/Src/main.c ****     int16_t ep = euler_data.z / 16;
 1043              		.loc 1 208 13 view .LVU275
 1044 0250 1346     		mov	r3, r2
 1045 0252 002A     		cmp	r2, #0
 1046 0254 C0F2A181 		blt	.L72
 1047              	.L47:
 1048 0258 1B11     		asrs	r3, r3, #4
 1049 025a 1E93     		str	r3, [sp, #120]
 1050              	.LVL70:
 209:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 1051              		.loc 1 209 5 is_stmt 1 view .LVU276
 209:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 1052              		.loc 1 209 28 is_stmt 0 view .LVU277
 1053 025c 9E4B     		ldr	r3, .L91+12
 1054 025e B3F90430 		ldrsh	r3, [r3, #4]
 209:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 1055              		.loc 1 209 13 view .LVU278
 1056 0262 1846     		mov	r0, r3
 1057              	.LVL71:
 209:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 1058              		.loc 1 209 13 view .LVU279
 1059 0264 002B     		cmp	r3, #0
ARM GAS  /tmp/ccJC2YlZ.s 			page 49


 1060 0266 C0F29B81 		blt	.L73
 1061              	.L48:
 1062 026a 0011     		asrs	r0, r0, #4
 1063 026c 1F90     		str	r0, [sp, #124]
 1064              	.LVL72:
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1065              		.loc 1 210 5 is_stmt 1 view .LVU280
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1066              		.loc 1 210 40 is_stmt 0 view .LVU281
 1067 026e 4842     		rsbs	r0, r1, #0
 1068 0270 01F00F01 		and	r1, r1, #15
 1069 0274 00F00F00 		and	r0, r0, #15
 1070 0278 58BF     		it	pl
 1071 027a 4142     		rsbpl	r1, r0, #0
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1072              		.loc 1 210 46 view .LVU282
 1073 027c 6420     		movs	r0, #100
 1074 027e 00FB01F1 		mul	r1, r0, r1
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1075              		.loc 1 210 52 view .LVU283
 1076 0282 0029     		cmp	r1, #0
 1077 0284 C0F28F81 		blt	.L74
 1078              	.L49:
 1079 0288 0911     		asrs	r1, r1, #4
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1080              		.loc 1 210 22 view .LVU284
 1081 028a 0029     		cmp	r1, #0
 1082 028c B8BF     		it	lt
 1083 028e 4942     		rsblt	r1, r1, #0
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1084              		.loc 1 210 13 view .LVU285
 1085 0290 09B2     		sxth	r1, r1
 1086 0292 2091     		str	r1, [sp, #128]
 1087              	.LVL73:
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1088              		.loc 1 211 5 is_stmt 1 view .LVU286
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1089              		.loc 1 211 40 is_stmt 0 view .LVU287
 1090 0294 5142     		rsbs	r1, r2, #0
 1091 0296 02F00F02 		and	r2, r2, #15
 1092 029a 01F00F01 		and	r1, r1, #15
 1093 029e 58BF     		it	pl
 1094 02a0 4A42     		rsbpl	r2, r1, #0
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1095              		.loc 1 211 46 view .LVU288
 1096 02a2 6421     		movs	r1, #100
 1097 02a4 01FB02F2 		mul	r2, r1, r2
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1098              		.loc 1 211 52 view .LVU289
 1099 02a8 002A     		cmp	r2, #0
 1100 02aa C0F27E81 		blt	.L75
 1101              	.L50:
 1102 02ae 1211     		asrs	r2, r2, #4
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1103              		.loc 1 211 22 view .LVU290
 1104 02b0 002A     		cmp	r2, #0
 1105 02b2 B8BF     		it	lt
ARM GAS  /tmp/ccJC2YlZ.s 			page 50


 1106 02b4 5242     		rsblt	r2, r2, #0
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1107              		.loc 1 211 13 view .LVU291
 1108 02b6 12B2     		sxth	r2, r2
 1109 02b8 2192     		str	r2, [sp, #132]
 1110              	.LVL74:
 212:Core/Src/main.c ****     
 1111              		.loc 1 212 5 is_stmt 1 view .LVU292
 212:Core/Src/main.c ****     
 1112              		.loc 1 212 40 is_stmt 0 view .LVU293
 1113 02ba 5A42     		rsbs	r2, r3, #0
 1114 02bc 03F00F03 		and	r3, r3, #15
 1115 02c0 02F00F02 		and	r2, r2, #15
 1116 02c4 58BF     		it	pl
 1117 02c6 5342     		rsbpl	r3, r2, #0
 212:Core/Src/main.c ****     
 1118              		.loc 1 212 46 view .LVU294
 1119 02c8 6422     		movs	r2, #100
 1120 02ca 02FB03F3 		mul	r3, r2, r3
 212:Core/Src/main.c ****     
 1121              		.loc 1 212 52 view .LVU295
 1122 02ce 002B     		cmp	r3, #0
 1123 02d0 C0F26D81 		blt	.L76
 1124              	.L51:
 1125 02d4 1B11     		asrs	r3, r3, #4
 212:Core/Src/main.c ****     
 1126              		.loc 1 212 22 view .LVU296
 1127 02d6 002B     		cmp	r3, #0
 1128 02d8 B8BF     		it	lt
 1129 02da 5B42     		rsblt	r3, r3, #0
 212:Core/Src/main.c ****     
 1130              		.loc 1 212 13 view .LVU297
 1131 02dc 1BB2     		sxth	r3, r3
 1132 02de 2293     		str	r3, [sp, #136]
 1133              	.LVL75:
 214:Core/Src/main.c ****     int16_t ay = accel_data.y / 100;
 1134              		.loc 1 214 5 is_stmt 1 view .LVU298
 214:Core/Src/main.c ****     int16_t ay = accel_data.y / 100;
 1135              		.loc 1 214 28 is_stmt 0 view .LVU299
 1136 02e0 7E4B     		ldr	r3, .L91+16
 1137 02e2 B3F90010 		ldrsh	r1, [r3]
 214:Core/Src/main.c ****     int16_t ay = accel_data.y / 100;
 1138              		.loc 1 214 13 view .LVU300
 1139 02e6 8148     		ldr	r0, .L91+32
 1140 02e8 80FB0142 		smull	r4, r2, r0, r1
 1141 02ec CE17     		asrs	r6, r1, #31
 1142 02ee C6EB6216 		rsb	r6, r6, r2, asr #5
 1143 02f2 32B2     		sxth	r2, r6
 1144 02f4 2392     		str	r2, [sp, #140]
 1145              	.LVL76:
 215:Core/Src/main.c ****     int16_t az = accel_data.z / 100;
 1146              		.loc 1 215 5 is_stmt 1 view .LVU301
 215:Core/Src/main.c ****     int16_t az = accel_data.z / 100;
 1147              		.loc 1 215 28 is_stmt 0 view .LVU302
 1148 02f6 B3F90220 		ldrsh	r2, [r3, #2]
 215:Core/Src/main.c ****     int16_t az = accel_data.z / 100;
 1149              		.loc 1 215 13 view .LVU303
ARM GAS  /tmp/ccJC2YlZ.s 			page 51


 1150 02fa 80FB0254 		smull	r5, r4, r0, r2
 1151 02fe D517     		asrs	r5, r2, #31
 1152 0300 C5EB6415 		rsb	r5, r5, r4, asr #5
 1153 0304 2CB2     		sxth	r4, r5
 1154 0306 2494     		str	r4, [sp, #144]
 1155              	.LVL77:
 216:Core/Src/main.c ****     int16_t ax_dec = abs(accel_data.x % 100);
 1156              		.loc 1 216 5 is_stmt 1 view .LVU304
 216:Core/Src/main.c ****     int16_t ax_dec = abs(accel_data.x % 100);
 1157              		.loc 1 216 28 is_stmt 0 view .LVU305
 1158 0308 B3F90430 		ldrsh	r3, [r3, #4]
 216:Core/Src/main.c ****     int16_t ax_dec = abs(accel_data.x % 100);
 1159              		.loc 1 216 13 view .LVU306
 1160 030c 80FB0304 		smull	r0, r4, r0, r3
 1161 0310 D817     		asrs	r0, r3, #31
 1162 0312 C0EB6410 		rsb	r0, r0, r4, asr #5
 1163 0316 04B2     		sxth	r4, r0
 1164 0318 2594     		str	r4, [sp, #148]
 1165              	.LVL78:
 217:Core/Src/main.c ****     int16_t ay_dec = abs(accel_data.y % 100);
 1166              		.loc 1 217 5 is_stmt 1 view .LVU307
 217:Core/Src/main.c ****     int16_t ay_dec = abs(accel_data.y % 100);
 1167              		.loc 1 217 22 is_stmt 0 view .LVU308
 1168 031a 6424     		movs	r4, #100
 1169 031c 04FB1611 		mls	r1, r4, r6, r1
 1170 0320 09B2     		sxth	r1, r1
 1171 0322 0029     		cmp	r1, #0
 1172 0324 B8BF     		it	lt
 1173 0326 4942     		rsblt	r1, r1, #0
 217:Core/Src/main.c ****     int16_t ay_dec = abs(accel_data.y % 100);
 1174              		.loc 1 217 13 view .LVU309
 1175 0328 09B2     		sxth	r1, r1
 1176 032a 2691     		str	r1, [sp, #152]
 1177              	.LVL79:
 218:Core/Src/main.c ****     int16_t az_dec = abs(accel_data.z % 100);
 1178              		.loc 1 218 5 is_stmt 1 view .LVU310
 218:Core/Src/main.c ****     int16_t az_dec = abs(accel_data.z % 100);
 1179              		.loc 1 218 22 is_stmt 0 view .LVU311
 1180 032c 04FB1522 		mls	r2, r4, r5, r2
 1181 0330 12B2     		sxth	r2, r2
 1182 0332 002A     		cmp	r2, #0
 1183 0334 B8BF     		it	lt
 1184 0336 5242     		rsblt	r2, r2, #0
 218:Core/Src/main.c ****     int16_t az_dec = abs(accel_data.z % 100);
 1185              		.loc 1 218 13 view .LVU312
 1186 0338 12B2     		sxth	r2, r2
 1187 033a 2792     		str	r2, [sp, #156]
 1188              	.LVL80:
 219:Core/Src/main.c ****     
 1189              		.loc 1 219 5 is_stmt 1 view .LVU313
 219:Core/Src/main.c ****     
 1190              		.loc 1 219 22 is_stmt 0 view .LVU314
 1191 033c 04FB1033 		mls	r3, r4, r0, r3
 1192 0340 1BB2     		sxth	r3, r3
 1193 0342 002B     		cmp	r3, #0
 1194 0344 B8BF     		it	lt
 1195 0346 5B42     		rsblt	r3, r3, #0
ARM GAS  /tmp/ccJC2YlZ.s 			page 52


 219:Core/Src/main.c ****     
 1196              		.loc 1 219 13 view .LVU315
 1197 0348 1BB2     		sxth	r3, r3
 1198 034a 2893     		str	r3, [sp, #160]
 1199              	.LVL81:
 221:Core/Src/main.c ****     int16_t gy = gyro_data.y / 16;
 1200              		.loc 1 221 5 is_stmt 1 view .LVU316
 221:Core/Src/main.c ****     int16_t gy = gyro_data.y / 16;
 1201              		.loc 1 221 27 is_stmt 0 view .LVU317
 1202 034c 644B     		ldr	r3, .L91+20
 1203 034e B3F90010 		ldrsh	r1, [r3]
 221:Core/Src/main.c ****     int16_t gy = gyro_data.y / 16;
 1204              		.loc 1 221 13 view .LVU318
 1205 0352 0B46     		mov	r3, r1
 1206 0354 0029     		cmp	r1, #0
 1207 0356 C0F22C81 		blt	.L77
 1208              	.L52:
 1209 035a 1B11     		asrs	r3, r3, #4
 1210 035c 2993     		str	r3, [sp, #164]
 1211              	.LVL82:
 222:Core/Src/main.c ****     int16_t gz = gyro_data.z / 16;
 1212              		.loc 1 222 5 is_stmt 1 view .LVU319
 222:Core/Src/main.c ****     int16_t gz = gyro_data.z / 16;
 1213              		.loc 1 222 27 is_stmt 0 view .LVU320
 1214 035e 604B     		ldr	r3, .L91+20
 1215 0360 B3F90230 		ldrsh	r3, [r3, #2]
 222:Core/Src/main.c ****     int16_t gz = gyro_data.z / 16;
 1216              		.loc 1 222 13 view .LVU321
 1217 0364 1A46     		mov	r2, r3
 1218 0366 002B     		cmp	r3, #0
 1219 0368 C0F22681 		blt	.L78
 1220              	.L53:
 1221 036c 1211     		asrs	r2, r2, #4
 1222 036e 2A92     		str	r2, [sp, #168]
 1223              	.LVL83:
 223:Core/Src/main.c ****     int16_t gx_dec = abs((gyro_data.x % 16) * 100 / 16);
 1224              		.loc 1 223 5 is_stmt 1 view .LVU322
 223:Core/Src/main.c ****     int16_t gx_dec = abs((gyro_data.x % 16) * 100 / 16);
 1225              		.loc 1 223 27 is_stmt 0 view .LVU323
 1226 0370 5B4A     		ldr	r2, .L91+20
 1227 0372 B2F90420 		ldrsh	r2, [r2, #4]
 223:Core/Src/main.c ****     int16_t gx_dec = abs((gyro_data.x % 16) * 100 / 16);
 1228              		.loc 1 223 13 view .LVU324
 1229 0376 1646     		mov	r6, r2
 1230 0378 002A     		cmp	r2, #0
 1231 037a C0F22081 		blt	.L79
 1232              	.L54:
 1233 037e 3611     		asrs	r6, r6, #4
 1234              	.LVL84:
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1235              		.loc 1 224 5 is_stmt 1 view .LVU325
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1236              		.loc 1 224 39 is_stmt 0 view .LVU326
 1237 0380 4842     		rsbs	r0, r1, #0
 1238 0382 01F00F01 		and	r1, r1, #15
 1239 0386 00F00F00 		and	r0, r0, #15
 1240 038a 58BF     		it	pl
ARM GAS  /tmp/ccJC2YlZ.s 			page 53


 1241 038c 4142     		rsbpl	r1, r0, #0
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1242              		.loc 1 224 45 view .LVU327
 1243 038e 6420     		movs	r0, #100
 1244 0390 00FB01F1 		mul	r1, r0, r1
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1245              		.loc 1 224 51 view .LVU328
 1246 0394 0029     		cmp	r1, #0
 1247 0396 C0F21581 		blt	.L80
 1248              	.L55:
 1249 039a 0911     		asrs	r1, r1, #4
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1250              		.loc 1 224 22 view .LVU329
 1251 039c 0029     		cmp	r1, #0
 1252 039e B8BF     		it	lt
 1253 03a0 4942     		rsblt	r1, r1, #0
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1254              		.loc 1 224 13 view .LVU330
 1255 03a2 09B2     		sxth	r1, r1
 1256 03a4 2B91     		str	r1, [sp, #172]
 1257              	.LVL85:
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1258              		.loc 1 225 5 is_stmt 1 view .LVU331
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1259              		.loc 1 225 39 is_stmt 0 view .LVU332
 1260 03a6 5942     		rsbs	r1, r3, #0
 1261 03a8 03F00F03 		and	r3, r3, #15
 1262 03ac 01F00F01 		and	r1, r1, #15
 1263 03b0 58BF     		it	pl
 1264 03b2 4B42     		rsbpl	r3, r1, #0
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1265              		.loc 1 225 45 view .LVU333
 1266 03b4 6421     		movs	r1, #100
 1267 03b6 01FB03F3 		mul	r3, r1, r3
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1268              		.loc 1 225 51 view .LVU334
 1269 03ba 002B     		cmp	r3, #0
 1270 03bc C0F20481 		blt	.L81
 1271              	.L56:
 1272 03c0 1B11     		asrs	r3, r3, #4
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1273              		.loc 1 225 22 view .LVU335
 1274 03c2 002B     		cmp	r3, #0
 1275 03c4 B8BF     		it	lt
 1276 03c6 5B42     		rsblt	r3, r3, #0
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1277              		.loc 1 225 13 view .LVU336
 1278 03c8 1BB2     		sxth	r3, r3
 1279              	.LVL86:
 226:Core/Src/main.c ****     
 1280              		.loc 1 226 5 is_stmt 1 view .LVU337
 226:Core/Src/main.c ****     
 1281              		.loc 1 226 39 is_stmt 0 view .LVU338
 1282 03ca 5142     		rsbs	r1, r2, #0
 1283 03cc 02F00F02 		and	r2, r2, #15
 1284 03d0 01F00F01 		and	r1, r1, #15
 1285 03d4 58BF     		it	pl
ARM GAS  /tmp/ccJC2YlZ.s 			page 54


 1286 03d6 4A42     		rsbpl	r2, r1, #0
 226:Core/Src/main.c ****     
 1287              		.loc 1 226 45 view .LVU339
 1288 03d8 6421     		movs	r1, #100
 1289 03da 01FB02F2 		mul	r2, r1, r2
 226:Core/Src/main.c ****     
 1290              		.loc 1 226 51 view .LVU340
 1291 03de 002A     		cmp	r2, #0
 1292 03e0 C0F2F480 		blt	.L82
 1293              	.L57:
 1294 03e4 1211     		asrs	r2, r2, #4
 226:Core/Src/main.c ****     
 1295              		.loc 1 226 22 view .LVU341
 1296 03e6 002A     		cmp	r2, #0
 1297 03e8 B8BF     		it	lt
 1298 03ea 5242     		rsblt	r2, r2, #0
 226:Core/Src/main.c ****     
 1299              		.loc 1 226 13 view .LVU342
 1300 03ec 12B2     		sxth	r2, r2
 1301              	.LVL87:
 228:Core/Src/main.c ****     int16_t my = mag_data.y / 16;
 1302              		.loc 1 228 5 is_stmt 1 view .LVU343
 228:Core/Src/main.c ****     int16_t my = mag_data.y / 16;
 1303              		.loc 1 228 26 is_stmt 0 view .LVU344
 1304 03ee 3D49     		ldr	r1, .L91+24
 1305 03f0 B1F90010 		ldrsh	r1, [r1]
 228:Core/Src/main.c ****     int16_t my = mag_data.y / 16;
 1306              		.loc 1 228 13 view .LVU345
 1307 03f4 8C46     		mov	ip, r1
 1308 03f6 0029     		cmp	r1, #0
 1309 03f8 C0F2EA80 		blt	.L83
 1310              	.L58:
 1311 03fc 4FEA2C1C 		asr	ip, ip, #4
 1312              	.LVL88:
 229:Core/Src/main.c ****     int16_t mz = mag_data.z / 16;
 1313              		.loc 1 229 5 is_stmt 1 view .LVU346
 229:Core/Src/main.c ****     int16_t mz = mag_data.z / 16;
 1314              		.loc 1 229 26 is_stmt 0 view .LVU347
 1315 0400 3848     		ldr	r0, .L91+24
 1316 0402 B0F90200 		ldrsh	r0, [r0, #2]
 229:Core/Src/main.c ****     int16_t mz = mag_data.z / 16;
 1317              		.loc 1 229 13 view .LVU348
 1318 0406 8646     		mov	lr, r0
 1319 0408 0028     		cmp	r0, #0
 1320 040a C0F2E480 		blt	.L84
 1321              	.L59:
 1322 040e 4FEA2E1E 		asr	lr, lr, #4
 1323              	.LVL89:
 230:Core/Src/main.c ****     int16_t mx_dec = abs((mag_data.x % 16) * 100 / 16);
 1324              		.loc 1 230 5 is_stmt 1 view .LVU349
 230:Core/Src/main.c ****     int16_t mx_dec = abs((mag_data.x % 16) * 100 / 16);
 1325              		.loc 1 230 26 is_stmt 0 view .LVU350
 1326 0412 344C     		ldr	r4, .L91+24
 1327 0414 B4F90440 		ldrsh	r4, [r4, #4]
 230:Core/Src/main.c ****     int16_t mx_dec = abs((mag_data.x % 16) * 100 / 16);
 1328              		.loc 1 230 13 view .LVU351
 1329 0418 A046     		mov	r8, r4
ARM GAS  /tmp/ccJC2YlZ.s 			page 55


 1330 041a 002C     		cmp	r4, #0
 1331 041c C0F2DE80 		blt	.L85
 1332              	.L60:
 1333 0420 4FEA2818 		asr	r8, r8, #4
 1334              	.LVL90:
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1335              		.loc 1 231 5 is_stmt 1 view .LVU352
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1336              		.loc 1 231 38 is_stmt 0 view .LVU353
 1337 0424 4D42     		rsbs	r5, r1, #0
 1338 0426 01F00F01 		and	r1, r1, #15
 1339 042a 05F00F05 		and	r5, r5, #15
 1340 042e 58BF     		it	pl
 1341 0430 6942     		rsbpl	r1, r5, #0
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1342              		.loc 1 231 44 view .LVU354
 1343 0432 6425     		movs	r5, #100
 1344 0434 05FB01F1 		mul	r1, r5, r1
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1345              		.loc 1 231 50 view .LVU355
 1346 0438 0029     		cmp	r1, #0
 1347 043a C0F2D280 		blt	.L86
 1348              	.L61:
 1349 043e 0911     		asrs	r1, r1, #4
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1350              		.loc 1 231 22 view .LVU356
 1351 0440 0029     		cmp	r1, #0
 1352 0442 B8BF     		it	lt
 1353 0444 4942     		rsblt	r1, r1, #0
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1354              		.loc 1 231 13 view .LVU357
 1355 0446 09B2     		sxth	r1, r1
 1356              	.LVL91:
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1357              		.loc 1 232 5 is_stmt 1 view .LVU358
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1358              		.loc 1 232 38 is_stmt 0 view .LVU359
 1359 0448 4542     		rsbs	r5, r0, #0
 1360 044a 00F00F00 		and	r0, r0, #15
 1361 044e 05F00F05 		and	r5, r5, #15
 1362 0452 58BF     		it	pl
 1363 0454 6842     		rsbpl	r0, r5, #0
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1364              		.loc 1 232 44 view .LVU360
 1365 0456 6425     		movs	r5, #100
 1366 0458 05FB00F0 		mul	r0, r5, r0
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1367              		.loc 1 232 50 view .LVU361
 1368 045c 0028     		cmp	r0, #0
 1369 045e C0F2C280 		blt	.L87
 1370              	.L62:
 1371 0462 0011     		asrs	r0, r0, #4
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1372              		.loc 1 232 22 view .LVU362
 1373 0464 0028     		cmp	r0, #0
 1374 0466 B8BF     		it	lt
 1375 0468 4042     		rsblt	r0, r0, #0
ARM GAS  /tmp/ccJC2YlZ.s 			page 56


 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1376              		.loc 1 232 13 view .LVU363
 1377 046a 00B2     		sxth	r0, r0
 1378              	.LVL92:
 233:Core/Src/main.c ****     
 1379              		.loc 1 233 5 is_stmt 1 view .LVU364
 233:Core/Src/main.c ****     
 1380              		.loc 1 233 38 is_stmt 0 view .LVU365
 1381 046c 6542     		rsbs	r5, r4, #0
 1382 046e 04F00F04 		and	r4, r4, #15
 1383 0472 05F00F05 		and	r5, r5, #15
 1384 0476 58BF     		it	pl
 1385 0478 6C42     		rsbpl	r4, r5, #0
 233:Core/Src/main.c ****     
 1386              		.loc 1 233 44 view .LVU366
 1387 047a 6425     		movs	r5, #100
 1388 047c 05FB04F4 		mul	r4, r5, r4
 233:Core/Src/main.c ****     
 1389              		.loc 1 233 50 view .LVU367
 1390 0480 002C     		cmp	r4, #0
 1391 0482 C0F2B280 		blt	.L88
 1392              	.L63:
 1393 0486 2411     		asrs	r4, r4, #4
 233:Core/Src/main.c ****     
 1394              		.loc 1 233 22 view .LVU368
 1395 0488 002C     		cmp	r4, #0
 1396 048a B8BF     		it	lt
 1397 048c 6442     		rsblt	r4, r4, #0
 233:Core/Src/main.c ****     
 1398              		.loc 1 233 13 view .LVU369
 1399 048e 24B2     		sxth	r4, r4
 1400              	.LVL93:
 237:Core/Src/main.c ****             timestamp,
 1401              		.loc 1 237 5 is_stmt 1 view .LVU370
 239:Core/Src/main.c ****             eh, eh_dec, er, er_dec, ep, ep_dec,
 1402              		.loc 1 239 25 is_stmt 0 view .LVU371
 1403 0490 0F4D     		ldr	r5, .L91+4
 239:Core/Src/main.c ****             eh, eh_dec, er, er_dec, ep, ep_dec,
 1404              		.loc 1 239 43 view .LVU372
 1405 0492 6F78     		ldrb	r7, [r5, #1]	@ zero_extendqisi2
 1406 0494 1C97     		str	r7, [sp, #112]
 239:Core/Src/main.c ****             eh, eh_dec, er, er_dec, ep, ep_dec,
 1407              		.loc 1 239 62 view .LVU373
 1408 0496 95F802A0 		ldrb	r10, [r5, #2]	@ zero_extendqisi2
 239:Core/Src/main.c ****             eh, eh_dec, er, er_dec, ep, ep_dec,
 1409              		.loc 1 239 82 view .LVU374
 1410 049a 95F803B0 		ldrb	fp, [r5, #3]	@ zero_extendqisi2
 237:Core/Src/main.c ****             timestamp,
 1411              		.loc 1 237 5 view .LVU375
 1412 049e 144F     		ldr	r7, .L91+36
 1413 04a0 1A94     		str	r4, [sp, #104]
 1414 04a2 CDF86480 		str	r8, [sp, #100]
 1415 04a6 1890     		str	r0, [sp, #96]
 1416 04a8 CDF85CE0 		str	lr, [sp, #92]
 1417 04ac 1691     		str	r1, [sp, #88]
 1418 04ae CDF854C0 		str	ip, [sp, #84]
 1419 04b2 1492     		str	r2, [sp, #80]
ARM GAS  /tmp/ccJC2YlZ.s 			page 57


 1420 04b4 1396     		str	r6, [sp, #76]
 1421 04b6 1293     		str	r3, [sp, #72]
 1422 04b8 2A9A     		ldr	r2, [sp, #168]
 1423              	.LVL94:
 237:Core/Src/main.c ****             timestamp,
 1424              		.loc 1 237 5 view .LVU376
 1425 04ba 1192     		str	r2, [sp, #68]
 1426 04bc 2B9A     		ldr	r2, [sp, #172]
 1427 04be 1092     		str	r2, [sp, #64]
 1428 04c0 299A     		ldr	r2, [sp, #164]
 1429 04c2 0F92     		str	r2, [sp, #60]
 1430 04c4 289A     		ldr	r2, [sp, #160]
 1431 04c6 0E92     		str	r2, [sp, #56]
 1432 04c8 14E0     		b	.L92
 1433              	.L93:
 1434 04ca 00BF     		.align	2
 1435              	.L91:
 1436 04cc 00000000 		.word	i2c_errors
 1437 04d0 00000000 		.word	calib_status
 1438 04d4 00000000 		.word	hi2c1
 1439 04d8 00000000 		.word	euler_data
 1440 04dc 00000000 		.word	accel_data
 1441 04e0 00000000 		.word	gyro_data
 1442 04e4 00000000 		.word	mag_data
 1443 04e8 00000000 		.word	i2c_success
 1444 04ec 1F85EB51 		.word	1374389535
 1445 04f0 00000000 		.word	uart_buf
 1446              	.L92:
 1447 04f4 259A     		ldr	r2, [sp, #148]
 1448 04f6 0D92     		str	r2, [sp, #52]
 1449 04f8 279A     		ldr	r2, [sp, #156]
 1450 04fa 0C92     		str	r2, [sp, #48]
 1451 04fc 249A     		ldr	r2, [sp, #144]
 1452 04fe 0B92     		str	r2, [sp, #44]
 1453 0500 269A     		ldr	r2, [sp, #152]
 1454 0502 0A92     		str	r2, [sp, #40]
 1455 0504 239A     		ldr	r2, [sp, #140]
 1456 0506 0992     		str	r2, [sp, #36]
 1457 0508 229A     		ldr	r2, [sp, #136]
 1458 050a 0892     		str	r2, [sp, #32]
 1459 050c 1F9A     		ldr	r2, [sp, #124]
 1460 050e 0792     		str	r2, [sp, #28]
 1461 0510 219A     		ldr	r2, [sp, #132]
 1462 0512 0692     		str	r2, [sp, #24]
 1463 0514 1E9A     		ldr	r2, [sp, #120]
 1464 0516 0592     		str	r2, [sp, #20]
 1465 0518 209A     		ldr	r2, [sp, #128]
 1466 051a 0492     		str	r2, [sp, #16]
 1467 051c 1D9A     		ldr	r2, [sp, #116]
 1468 051e 0392     		str	r2, [sp, #12]
 1469 0520 CDF808B0 		str	fp, [sp, #8]
 1470 0524 CDF804A0 		str	r10, [sp, #4]
 1471 0528 1C9B     		ldr	r3, [sp, #112]
 1472              	.LVL95:
 237:Core/Src/main.c ****             timestamp,
 1473              		.loc 1 237 5 view .LVU377
 1474 052a 0093     		str	r3, [sp]
ARM GAS  /tmp/ccJC2YlZ.s 			page 58


 1475 052c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1476 052e 4A46     		mov	r2, r9
 1477 0530 2F49     		ldr	r1, .L94
 1478              	.LVL96:
 237:Core/Src/main.c ****             timestamp,
 1479              		.loc 1 237 5 view .LVU378
 1480 0532 3846     		mov	r0, r7
 1481              	.LVL97:
 237:Core/Src/main.c ****             timestamp,
 1482              		.loc 1 237 5 view .LVU379
 1483 0534 FFF7FEFF 		bl	sprintf
 1484              	.LVL98:
 245:Core/Src/main.c ****     
 1485              		.loc 1 245 5 is_stmt 1 view .LVU380
 245:Core/Src/main.c ****     
 1486              		.loc 1 245 52 is_stmt 0 view .LVU381
 1487 0538 3846     		mov	r0, r7
 1488 053a FFF7FEFF 		bl	strlen
 1489              	.LVL99:
 245:Core/Src/main.c ****     
 1490              		.loc 1 245 5 discriminator 1 view .LVU382
 1491 053e 4FF0FF33 		mov	r3, #-1
 1492 0542 82B2     		uxth	r2, r0
 1493 0544 3946     		mov	r1, r7
 1494 0546 2B48     		ldr	r0, .L94+4
 1495 0548 FFF7FEFF 		bl	HAL_UART_Transmit
 1496              	.LVL100:
 247:Core/Src/main.c ****     
 1497              		.loc 1 247 5 is_stmt 1 view .LVU383
 1498 054c C820     		movs	r0, #200
 1499 054e FFF7FEFF 		bl	HAL_Delay
 1500              	.LVL101:
 1501 0552 48E6     		b	.L39
 1502              	.LVL102:
 1503              	.L67:
 178:Core/Src/main.c ****       HAL_Delay(100);
 1504              		.loc 1 178 7 view .LVU384
 178:Core/Src/main.c ****       HAL_Delay(100);
 1505              		.loc 1 178 17 is_stmt 0 view .LVU385
 1506 0554 284A     		ldr	r2, .L94+8
 1507 0556 1368     		ldr	r3, [r2]
 1508 0558 0133     		adds	r3, r3, #1
 1509 055a 1360     		str	r3, [r2]
 179:Core/Src/main.c ****       continue;
 1510              		.loc 1 179 7 is_stmt 1 view .LVU386
 1511 055c 6420     		movs	r0, #100
 1512              	.LVL103:
 179:Core/Src/main.c ****       continue;
 1513              		.loc 1 179 7 is_stmt 0 view .LVU387
 1514 055e FFF7FEFF 		bl	HAL_Delay
 1515              	.LVL104:
 180:Core/Src/main.c ****     }
 1516              		.loc 1 180 7 is_stmt 1 view .LVU388
 1517 0562 40E6     		b	.L39
 1518              	.LVL105:
 1519              	.L68:
 185:Core/Src/main.c ****       HAL_Delay(100);
ARM GAS  /tmp/ccJC2YlZ.s 			page 59


 1520              		.loc 1 185 7 view .LVU389
 185:Core/Src/main.c ****       HAL_Delay(100);
 1521              		.loc 1 185 17 is_stmt 0 view .LVU390
 1522 0564 244A     		ldr	r2, .L94+8
 1523 0566 1368     		ldr	r3, [r2]
 1524 0568 0133     		adds	r3, r3, #1
 1525 056a 1360     		str	r3, [r2]
 186:Core/Src/main.c ****       continue;
 1526              		.loc 1 186 7 is_stmt 1 view .LVU391
 1527 056c 6420     		movs	r0, #100
 1528              	.LVL106:
 186:Core/Src/main.c ****       continue;
 1529              		.loc 1 186 7 is_stmt 0 view .LVU392
 1530 056e FFF7FEFF 		bl	HAL_Delay
 1531              	.LVL107:
 187:Core/Src/main.c ****     }
 1532              		.loc 1 187 7 is_stmt 1 view .LVU393
 1533 0572 38E6     		b	.L39
 1534              	.LVL108:
 1535              	.L69:
 192:Core/Src/main.c ****       HAL_Delay(100);
 1536              		.loc 1 192 7 view .LVU394
 192:Core/Src/main.c ****       HAL_Delay(100);
 1537              		.loc 1 192 17 is_stmt 0 view .LVU395
 1538 0574 204A     		ldr	r2, .L94+8
 1539 0576 1368     		ldr	r3, [r2]
 1540 0578 0133     		adds	r3, r3, #1
 1541 057a 1360     		str	r3, [r2]
 193:Core/Src/main.c ****       continue;
 1542              		.loc 1 193 7 is_stmt 1 view .LVU396
 1543 057c 6420     		movs	r0, #100
 1544              	.LVL109:
 193:Core/Src/main.c ****       continue;
 1545              		.loc 1 193 7 is_stmt 0 view .LVU397
 1546 057e FFF7FEFF 		bl	HAL_Delay
 1547              	.LVL110:
 194:Core/Src/main.c ****     }
 1548              		.loc 1 194 7 is_stmt 1 view .LVU398
 1549 0582 30E6     		b	.L39
 1550              	.LVL111:
 1551              	.L70:
 199:Core/Src/main.c ****       HAL_Delay(100);
 1552              		.loc 1 199 7 view .LVU399
 199:Core/Src/main.c ****       HAL_Delay(100);
 1553              		.loc 1 199 17 is_stmt 0 view .LVU400
 1554 0584 1C4A     		ldr	r2, .L94+8
 1555 0586 1368     		ldr	r3, [r2]
 1556 0588 0133     		adds	r3, r3, #1
 1557 058a 1360     		str	r3, [r2]
 200:Core/Src/main.c ****       continue;
 1558              		.loc 1 200 7 is_stmt 1 view .LVU401
 1559 058c 6420     		movs	r0, #100
 1560              	.LVL112:
 200:Core/Src/main.c ****       continue;
 1561              		.loc 1 200 7 is_stmt 0 view .LVU402
 1562 058e FFF7FEFF 		bl	HAL_Delay
 1563              	.LVL113:
ARM GAS  /tmp/ccJC2YlZ.s 			page 60


 201:Core/Src/main.c ****     }
 1564              		.loc 1 201 7 is_stmt 1 view .LVU403
 1565 0592 28E6     		b	.L39
 1566              	.LVL114:
 1567              	.L71:
 207:Core/Src/main.c ****     int16_t er = euler_data.y / 16;
 1568              		.loc 1 207 13 is_stmt 0 view .LVU404
 1569 0594 01F10F03 		add	r3, r1, #15
 1570 0598 55E6     		b	.L46
 1571              	.LVL115:
 1572              	.L72:
 208:Core/Src/main.c ****     int16_t ep = euler_data.z / 16;
 1573              		.loc 1 208 13 view .LVU405
 1574 059a 02F10F03 		add	r3, r2, #15
 1575 059e 5BE6     		b	.L47
 1576              	.LVL116:
 1577              	.L73:
 209:Core/Src/main.c ****     int16_t eh_dec = abs((euler_data.x % 16) * 100 / 16);
 1578              		.loc 1 209 13 view .LVU406
 1579 05a0 03F10F00 		add	r0, r3, #15
 1580 05a4 61E6     		b	.L48
 1581              	.LVL117:
 1582              	.L74:
 210:Core/Src/main.c ****     int16_t er_dec = abs((euler_data.y % 16) * 100 / 16);
 1583              		.loc 1 210 52 view .LVU407
 1584 05a6 0F31     		adds	r1, r1, #15
 1585 05a8 6EE6     		b	.L49
 1586              	.LVL118:
 1587              	.L75:
 211:Core/Src/main.c ****     int16_t ep_dec = abs((euler_data.z % 16) * 100 / 16);
 1588              		.loc 1 211 52 view .LVU408
 1589 05aa 0F32     		adds	r2, r2, #15
 1590 05ac 7FE6     		b	.L50
 1591              	.LVL119:
 1592              	.L76:
 212:Core/Src/main.c ****     
 1593              		.loc 1 212 52 view .LVU409
 1594 05ae 0F33     		adds	r3, r3, #15
 1595 05b0 90E6     		b	.L51
 1596              	.LVL120:
 1597              	.L77:
 221:Core/Src/main.c ****     int16_t gy = gyro_data.y / 16;
 1598              		.loc 1 221 13 view .LVU410
 1599 05b2 01F10F03 		add	r3, r1, #15
 1600 05b6 D0E6     		b	.L52
 1601              	.LVL121:
 1602              	.L78:
 222:Core/Src/main.c ****     int16_t gz = gyro_data.z / 16;
 1603              		.loc 1 222 13 view .LVU411
 1604 05b8 03F10F02 		add	r2, r3, #15
 1605 05bc D6E6     		b	.L53
 1606              	.LVL122:
 1607              	.L79:
 223:Core/Src/main.c ****     int16_t gx_dec = abs((gyro_data.x % 16) * 100 / 16);
 1608              		.loc 1 223 13 view .LVU412
 1609 05be 02F10F06 		add	r6, r2, #15
 1610 05c2 DCE6     		b	.L54
ARM GAS  /tmp/ccJC2YlZ.s 			page 61


 1611              	.LVL123:
 1612              	.L80:
 224:Core/Src/main.c ****     int16_t gy_dec = abs((gyro_data.y % 16) * 100 / 16);
 1613              		.loc 1 224 51 view .LVU413
 1614 05c4 0F31     		adds	r1, r1, #15
 1615 05c6 E8E6     		b	.L55
 1616              	.LVL124:
 1617              	.L81:
 225:Core/Src/main.c ****     int16_t gz_dec = abs((gyro_data.z % 16) * 100 / 16);
 1618              		.loc 1 225 51 view .LVU414
 1619 05c8 0F33     		adds	r3, r3, #15
 1620 05ca F9E6     		b	.L56
 1621              	.LVL125:
 1622              	.L82:
 226:Core/Src/main.c ****     
 1623              		.loc 1 226 51 view .LVU415
 1624 05cc 0F32     		adds	r2, r2, #15
 1625 05ce 09E7     		b	.L57
 1626              	.LVL126:
 1627              	.L83:
 228:Core/Src/main.c ****     int16_t my = mag_data.y / 16;
 1628              		.loc 1 228 13 view .LVU416
 1629 05d0 01F10F0C 		add	ip, r1, #15
 1630 05d4 12E7     		b	.L58
 1631              	.LVL127:
 1632              	.L84:
 229:Core/Src/main.c ****     int16_t mz = mag_data.z / 16;
 1633              		.loc 1 229 13 view .LVU417
 1634 05d6 00F10F0E 		add	lr, r0, #15
 1635 05da 18E7     		b	.L59
 1636              	.LVL128:
 1637              	.L85:
 230:Core/Src/main.c ****     int16_t mx_dec = abs((mag_data.x % 16) * 100 / 16);
 1638              		.loc 1 230 13 view .LVU418
 1639 05dc 04F10F08 		add	r8, r4, #15
 1640 05e0 1EE7     		b	.L60
 1641              	.LVL129:
 1642              	.L86:
 231:Core/Src/main.c ****     int16_t my_dec = abs((mag_data.y % 16) * 100 / 16);
 1643              		.loc 1 231 50 view .LVU419
 1644 05e2 0F31     		adds	r1, r1, #15
 1645 05e4 2BE7     		b	.L61
 1646              	.LVL130:
 1647              	.L87:
 232:Core/Src/main.c ****     int16_t mz_dec = abs((mag_data.z % 16) * 100 / 16);
 1648              		.loc 1 232 50 view .LVU420
 1649 05e6 0F30     		adds	r0, r0, #15
 1650 05e8 3BE7     		b	.L62
 1651              	.LVL131:
 1652              	.L88:
 233:Core/Src/main.c ****     
 1653              		.loc 1 233 50 view .LVU421
 1654 05ea 0F34     		adds	r4, r4, #15
 1655 05ec 4BE7     		b	.L63
 1656              	.L95:
 1657 05ee 00BF     		.align	2
 1658              	.L94:
ARM GAS  /tmp/ccJC2YlZ.s 			page 62


 1659 05f0 94010000 		.word	.LC10
 1660 05f4 00000000 		.word	huart2
 1661 05f8 00000000 		.word	i2c_errors
 1662              	.LBE17:
 1663              		.cfi_endproc
 1664              	.LFE137:
 1666              		.global	i2c_success
 1667              		.section	.bss.i2c_success,"aw",%nobits
 1668              		.align	2
 1671              	i2c_success:
 1672 0000 00000000 		.space	4
 1673              		.global	i2c_errors
 1674              		.section	.bss.i2c_errors,"aw",%nobits
 1675              		.align	2
 1678              	i2c_errors:
 1679 0000 00000000 		.space	4
 1680              		.global	calib_status
 1681              		.section	.bss.calib_status,"aw",%nobits
 1682              		.align	2
 1685              	calib_status:
 1686 0000 00000000 		.space	4
 1687              		.global	euler_data
 1688              		.section	.bss.euler_data,"aw",%nobits
 1689              		.align	2
 1692              	euler_data:
 1693 0000 00000000 		.space	6
 1693      0000
 1694              		.global	mag_data
 1695              		.section	.bss.mag_data,"aw",%nobits
 1696              		.align	2
 1699              	mag_data:
 1700 0000 00000000 		.space	6
 1700      0000
 1701              		.global	gyro_data
 1702              		.section	.bss.gyro_data,"aw",%nobits
 1703              		.align	2
 1706              	gyro_data:
 1707 0000 00000000 		.space	6
 1707      0000
 1708              		.global	accel_data
 1709              		.section	.bss.accel_data,"aw",%nobits
 1710              		.align	2
 1713              	accel_data:
 1714 0000 00000000 		.space	6
 1714      0000
 1715              		.global	uart_buf
 1716              		.section	.bss.uart_buf,"aw",%nobits
 1717              		.align	2
 1720              	uart_buf:
 1721 0000 00000000 		.space	512
 1721      00000000 
 1721      00000000 
 1721      00000000 
 1721      00000000 
 1722              		.global	huart2
 1723              		.section	.bss.huart2,"aw",%nobits
 1724              		.align	2
ARM GAS  /tmp/ccJC2YlZ.s 			page 63


 1727              	huart2:
 1728 0000 00000000 		.space	72
 1728      00000000 
 1728      00000000 
 1728      00000000 
 1728      00000000 
 1729              		.global	hdma_i2c1_rx
 1730              		.section	.bss.hdma_i2c1_rx,"aw",%nobits
 1731              		.align	2
 1734              	hdma_i2c1_rx:
 1735 0000 00000000 		.space	96
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1736              		.global	hdma_i2c1_tx
 1737              		.section	.bss.hdma_i2c1_tx,"aw",%nobits
 1738              		.align	2
 1741              	hdma_i2c1_tx:
 1742 0000 00000000 		.space	96
 1742      00000000 
 1742      00000000 
 1742      00000000 
 1742      00000000 
 1743              		.global	hi2c1
 1744              		.section	.bss.hi2c1,"aw",%nobits
 1745              		.align	2
 1748              	hi2c1:
 1749 0000 00000000 		.space	84
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1750              		.text
 1751              	.Letext0:
 1752              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1753              		.file 4 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 1754              		.file 5 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stddef.h"
 1755              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1756              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1757              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1758              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1759              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1760              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1761              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1762              		.file 13 "Core/Inc/bno055.h"
 1763              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1764              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1765              		.file 16 "/usr/include/newlib/string.h"
 1766              		.file 17 "/usr/include/newlib/stdio.h"
 1767              		.file 18 "<built-in>"
ARM GAS  /tmp/ccJC2YlZ.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccJC2YlZ.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccJC2YlZ.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccJC2YlZ.s:165    .text.MX_GPIO_Init:0000009c $d
     /tmp/ccJC2YlZ.s:172    .text.MX_DMA_Init:00000000 $t
     /tmp/ccJC2YlZ.s:177    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/ccJC2YlZ.s:238    .text.MX_DMA_Init:00000040 $d
     /tmp/ccJC2YlZ.s:243    .text.Error_Handler:00000000 $t
     /tmp/ccJC2YlZ.s:249    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccJC2YlZ.s:281    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccJC2YlZ.s:286    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccJC2YlZ.s:341    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/ccJC2YlZ.s:1727   .bss.huart2:00000000 huart2
     /tmp/ccJC2YlZ.s:347    .text.MX_I2C1_Init:00000000 $t
     /tmp/ccJC2YlZ.s:352    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccJC2YlZ.s:410    .text.MX_I2C1_Init:0000002c $d
     /tmp/ccJC2YlZ.s:1748   .bss.hi2c1:00000000 hi2c1
     /tmp/ccJC2YlZ.s:417    .text.SystemClock_Config:00000000 $t
     /tmp/ccJC2YlZ.s:423    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccJC2YlZ.s:574    .text.SystemClock_Config:0000009c $d
     /tmp/ccJC2YlZ.s:580    .rodata.main.str1.4:00000000 $d
     /tmp/ccJC2YlZ.s:619    .text.main:00000000 $t
     /tmp/ccJC2YlZ.s:625    .text.main:00000000 main
     /tmp/ccJC2YlZ.s:920    .text.main:000001a4 $d
     /tmp/ccJC2YlZ.s:1720   .bss.uart_buf:00000000 uart_buf
     /tmp/ccJC2YlZ.s:938    .text.main:000001d8 $t
     /tmp/ccJC2YlZ.s:1436   .text.main:000004cc $d
     /tmp/ccJC2YlZ.s:1678   .bss.i2c_errors:00000000 i2c_errors
     /tmp/ccJC2YlZ.s:1685   .bss.calib_status:00000000 calib_status
     /tmp/ccJC2YlZ.s:1692   .bss.euler_data:00000000 euler_data
     /tmp/ccJC2YlZ.s:1713   .bss.accel_data:00000000 accel_data
     /tmp/ccJC2YlZ.s:1706   .bss.gyro_data:00000000 gyro_data
     /tmp/ccJC2YlZ.s:1699   .bss.mag_data:00000000 mag_data
     /tmp/ccJC2YlZ.s:1671   .bss.i2c_success:00000000 i2c_success
     /tmp/ccJC2YlZ.s:1447   .text.main:000004f4 $t
     /tmp/ccJC2YlZ.s:1659   .text.main:000005f0 $d
     /tmp/ccJC2YlZ.s:1668   .bss.i2c_success:00000000 $d
     /tmp/ccJC2YlZ.s:1675   .bss.i2c_errors:00000000 $d
     /tmp/ccJC2YlZ.s:1682   .bss.calib_status:00000000 $d
     /tmp/ccJC2YlZ.s:1689   .bss.euler_data:00000000 $d
     /tmp/ccJC2YlZ.s:1696   .bss.mag_data:00000000 $d
     /tmp/ccJC2YlZ.s:1703   .bss.gyro_data:00000000 $d
     /tmp/ccJC2YlZ.s:1710   .bss.accel_data:00000000 $d
     /tmp/ccJC2YlZ.s:1717   .bss.uart_buf:00000000 $d
     /tmp/ccJC2YlZ.s:1724   .bss.huart2:00000000 $d
     /tmp/ccJC2YlZ.s:1734   .bss.hdma_i2c1_rx:00000000 hdma_i2c1_rx
     /tmp/ccJC2YlZ.s:1731   .bss.hdma_i2c1_rx:00000000 $d
     /tmp/ccJC2YlZ.s:1741   .bss.hdma_i2c1_tx:00000000 hdma_i2c1_tx
     /tmp/ccJC2YlZ.s:1738   .bss.hdma_i2c1_tx:00000000 $d
     /tmp/ccJC2YlZ.s:1745   .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccJC2YlZ.s 			page 65


HAL_UART_Init
HAL_I2C_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
strlen
HAL_UART_Transmit
HAL_I2C_IsDeviceReady
sprintf
HAL_Delay
BNO055_Init
memcpy
HAL_GetTick
BNO055_GetCalibration
BNO055_ReadEuler
BNO055_ReadAccel
BNO055_ReadGyro
BNO055_ReadMag
