
vectorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b4c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08003cd4  08003cd4  00013cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003e18  08003e18  00013e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003e20  08003e20  00013e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003e24  08003e24  00013e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08003e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          000003d8  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200003e4  200003e4  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000fe2c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002419  00000000  00000000  0002fe68  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000838  00000000  00000000  00032288  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000730  00000000  00000000  00032ac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000200ca  00000000  00000000  000331f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000a60a  00000000  00000000  000532ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000bd8f7  00000000  00000000  0005d8c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0011b1bb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001f60  00000000  00000000  0011b238  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003cbc 	.word	0x08003cbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003cbc 	.word	0x08003cbc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f949 	bl	8000788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f003 f864 	bl	80035c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f990 	bl	8000850 <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f93e 	bl	80007c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000008 	.word	0x20000008
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	20000138 	.word	0x20000138

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000138 	.word	0x20000138

080005ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000004 	.word	0x20000004

080005f0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	f003 021f 	and.w	r2, r3, #31
 8000664:	4907      	ldr	r1, [pc, #28]	; (8000684 <NVIC_EnableIRQ+0x30>)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	095b      	lsrs	r3, r3, #5
 800066c:	2001      	movs	r0, #1
 800066e:	fa00 f202 	lsl.w	r2, r0, r2
 8000672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000676:	bf00      	nop
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000e100 	.word	0xe000e100

08000688 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	6039      	str	r1, [r7, #0]
 8000692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000698:	2b00      	cmp	r3, #0
 800069a:	da0b      	bge.n	80006b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	490c      	ldr	r1, [pc, #48]	; (80006d4 <NVIC_SetPriority+0x4c>)
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	3b04      	subs	r3, #4
 80006aa:	0112      	lsls	r2, r2, #4
 80006ac:	b2d2      	uxtb	r2, r2
 80006ae:	440b      	add	r3, r1
 80006b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b2:	e009      	b.n	80006c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	4907      	ldr	r1, [pc, #28]	; (80006d8 <NVIC_SetPriority+0x50>)
 80006ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006be:	0112      	lsls	r2, r2, #4
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	440b      	add	r3, r1
 80006c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	e000e100 	.word	0xe000e100

080006dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b089      	sub	sp, #36	; 0x24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f0:	69fb      	ldr	r3, [r7, #28]
 80006f2:	f1c3 0307 	rsb	r3, r3, #7
 80006f6:	2b04      	cmp	r3, #4
 80006f8:	bf28      	it	cs
 80006fa:	2304      	movcs	r3, #4
 80006fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3304      	adds	r3, #4
 8000702:	2b06      	cmp	r3, #6
 8000704:	d902      	bls.n	800070c <NVIC_EncodePriority+0x30>
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3b03      	subs	r3, #3
 800070a:	e000      	b.n	800070e <NVIC_EncodePriority+0x32>
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	f04f 32ff 	mov.w	r2, #4294967295
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	43da      	mvns	r2, r3
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	401a      	ands	r2, r3
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000724:	f04f 31ff 	mov.w	r1, #4294967295
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	fa01 f303 	lsl.w	r3, r1, r3
 800072e:	43d9      	mvns	r1, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000734:	4313      	orrs	r3, r2
         );
}
 8000736:	4618      	mov	r0, r3
 8000738:	3724      	adds	r7, #36	; 0x24
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
	...

08000744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3b01      	subs	r3, #1
 8000750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000754:	d301      	bcc.n	800075a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000756:	2301      	movs	r3, #1
 8000758:	e00f      	b.n	800077a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800075a:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <SysTick_Config+0x40>)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	3b01      	subs	r3, #1
 8000760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000762:	210f      	movs	r1, #15
 8000764:	f04f 30ff 	mov.w	r0, #4294967295
 8000768:	f7ff ff8e 	bl	8000688 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <SysTick_Config+0x40>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000772:	4b04      	ldr	r3, [pc, #16]	; (8000784 <SysTick_Config+0x40>)
 8000774:	2207      	movs	r2, #7
 8000776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000778:	2300      	movs	r3, #0
}
 800077a:	4618      	mov	r0, r3
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	e000e010 	.word	0xe000e010

08000788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b07      	cmp	r3, #7
 8000794:	d00f      	beq.n	80007b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b06      	cmp	r3, #6
 800079a:	d00c      	beq.n	80007b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b05      	cmp	r3, #5
 80007a0:	d009      	beq.n	80007b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d006      	beq.n	80007b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2b03      	cmp	r3, #3
 80007ac:	d003      	beq.n	80007b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007ae:	21a2      	movs	r1, #162	; 0xa2
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80007b2:	f002 fefe 	bl	80035b2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff ff1a 	bl	80005f0 <NVIC_SetPriorityGrouping>
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	08003cd4 	.word	0x08003cd4

080007c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
 80007d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2b0f      	cmp	r3, #15
 80007de:	d903      	bls.n	80007e8 <HAL_NVIC_SetPriority+0x20>
 80007e0:	21ba      	movs	r1, #186	; 0xba
 80007e2:	480e      	ldr	r0, [pc, #56]	; (800081c <HAL_NVIC_SetPriority+0x54>)
 80007e4:	f002 fee5 	bl	80035b2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	2b0f      	cmp	r3, #15
 80007ec:	d903      	bls.n	80007f6 <HAL_NVIC_SetPriority+0x2e>
 80007ee:	21bb      	movs	r1, #187	; 0xbb
 80007f0:	480a      	ldr	r0, [pc, #40]	; (800081c <HAL_NVIC_SetPriority+0x54>)
 80007f2:	f002 fede 	bl	80035b2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007f6:	f7ff ff1f 	bl	8000638 <NVIC_GetPriorityGrouping>
 80007fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	68b9      	ldr	r1, [r7, #8]
 8000800:	6978      	ldr	r0, [r7, #20]
 8000802:	f7ff ff6b 	bl	80006dc <NVIC_EncodePriority>
 8000806:	4602      	mov	r2, r0
 8000808:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080c:	4611      	mov	r1, r2
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ff3a 	bl	8000688 <NVIC_SetPriority>
}
 8000814:	bf00      	nop
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	08003cd4 	.word	0x08003cd4

08000820 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	2b00      	cmp	r3, #0
 8000830:	da03      	bge.n	800083a <HAL_NVIC_EnableIRQ+0x1a>
 8000832:	21ce      	movs	r1, #206	; 0xce
 8000834:	4805      	ldr	r0, [pc, #20]	; (800084c <HAL_NVIC_EnableIRQ+0x2c>)
 8000836:	f002 febc 	bl	80035b2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800083a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ff08 	bl	8000654 <NVIC_EnableIRQ>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	08003cd4 	.word	0x08003cd4

08000850 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f7ff ff73 	bl	8000744 <SysTick_Config>
 800085e:	4603      	mov	r3, r0
}
 8000860:	4618      	mov	r0, r3
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}

08000868 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000874:	f7ff fe8e 	bl	8000594 <HAL_GetTick>
 8000878:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d101      	bne.n	8000884 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000880:	2301      	movs	r3, #1
 8000882:	e204      	b.n	8000c8e <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a97      	ldr	r2, [pc, #604]	; (8000ae8 <HAL_DMA_Init+0x280>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d04e      	beq.n	800092c <HAL_DMA_Init+0xc4>
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a96      	ldr	r2, [pc, #600]	; (8000aec <HAL_DMA_Init+0x284>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d049      	beq.n	800092c <HAL_DMA_Init+0xc4>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a94      	ldr	r2, [pc, #592]	; (8000af0 <HAL_DMA_Init+0x288>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d044      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a93      	ldr	r2, [pc, #588]	; (8000af4 <HAL_DMA_Init+0x28c>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d03f      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a91      	ldr	r2, [pc, #580]	; (8000af8 <HAL_DMA_Init+0x290>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d03a      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a90      	ldr	r2, [pc, #576]	; (8000afc <HAL_DMA_Init+0x294>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d035      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a8e      	ldr	r2, [pc, #568]	; (8000b00 <HAL_DMA_Init+0x298>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d030      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a8d      	ldr	r2, [pc, #564]	; (8000b04 <HAL_DMA_Init+0x29c>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d02b      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a8b      	ldr	r2, [pc, #556]	; (8000b08 <HAL_DMA_Init+0x2a0>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d026      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a8a      	ldr	r2, [pc, #552]	; (8000b0c <HAL_DMA_Init+0x2a4>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d021      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a88      	ldr	r2, [pc, #544]	; (8000b10 <HAL_DMA_Init+0x2a8>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d01c      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a87      	ldr	r2, [pc, #540]	; (8000b14 <HAL_DMA_Init+0x2ac>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d017      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a85      	ldr	r2, [pc, #532]	; (8000b18 <HAL_DMA_Init+0x2b0>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d012      	beq.n	800092c <HAL_DMA_Init+0xc4>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a84      	ldr	r2, [pc, #528]	; (8000b1c <HAL_DMA_Init+0x2b4>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d00d      	beq.n	800092c <HAL_DMA_Init+0xc4>
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a82      	ldr	r2, [pc, #520]	; (8000b20 <HAL_DMA_Init+0x2b8>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d008      	beq.n	800092c <HAL_DMA_Init+0xc4>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a81      	ldr	r2, [pc, #516]	; (8000b24 <HAL_DMA_Init+0x2bc>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d003      	beq.n	800092c <HAL_DMA_Init+0xc4>
 8000924:	21c8      	movs	r1, #200	; 0xc8
 8000926:	4880      	ldr	r0, [pc, #512]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000928:	f002 fe43 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d026      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800093c:	d021      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000946:	d01c      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8000950:	d017      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800095a:	d012      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8000964:	d00d      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800096e:	d008      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8000978:	d003      	beq.n	8000982 <HAL_DMA_Init+0x11a>
 800097a:	21c9      	movs	r1, #201	; 0xc9
 800097c:	486a      	ldr	r0, [pc, #424]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 800097e:	f002 fe18 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d00b      	beq.n	80009a2 <HAL_DMA_Init+0x13a>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	2b40      	cmp	r3, #64	; 0x40
 8000990:	d007      	beq.n	80009a2 <HAL_DMA_Init+0x13a>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	2b80      	cmp	r3, #128	; 0x80
 8000998:	d003      	beq.n	80009a2 <HAL_DMA_Init+0x13a>
 800099a:	21ca      	movs	r1, #202	; 0xca
 800099c:	4862      	ldr	r0, [pc, #392]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 800099e:	f002 fe08 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009aa:	d007      	beq.n	80009bc <HAL_DMA_Init+0x154>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d003      	beq.n	80009bc <HAL_DMA_Init+0x154>
 80009b4:	21cb      	movs	r1, #203	; 0xcb
 80009b6:	485c      	ldr	r0, [pc, #368]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 80009b8:	f002 fdfb 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	691b      	ldr	r3, [r3, #16]
 80009c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009c4:	d007      	beq.n	80009d6 <HAL_DMA_Init+0x16e>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	691b      	ldr	r3, [r3, #16]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d003      	beq.n	80009d6 <HAL_DMA_Init+0x16e>
 80009ce:	21cc      	movs	r1, #204	; 0xcc
 80009d0:	4855      	ldr	r0, [pc, #340]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 80009d2:	f002 fdee 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	695b      	ldr	r3, [r3, #20]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d00d      	beq.n	80009fa <HAL_DMA_Init+0x192>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	695b      	ldr	r3, [r3, #20]
 80009e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009e6:	d008      	beq.n	80009fa <HAL_DMA_Init+0x192>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	695b      	ldr	r3, [r3, #20]
 80009ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80009f0:	d003      	beq.n	80009fa <HAL_DMA_Init+0x192>
 80009f2:	21cd      	movs	r1, #205	; 0xcd
 80009f4:	484c      	ldr	r0, [pc, #304]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 80009f6:	f002 fddc 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d00d      	beq.n	8000a1e <HAL_DMA_Init+0x1b6>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a0a:	d008      	beq.n	8000a1e <HAL_DMA_Init+0x1b6>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a14:	d003      	beq.n	8000a1e <HAL_DMA_Init+0x1b6>
 8000a16:	21ce      	movs	r1, #206	; 0xce
 8000a18:	4843      	ldr	r0, [pc, #268]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000a1a:	f002 fdca 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d00c      	beq.n	8000a40 <HAL_DMA_Init+0x1d8>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a2e:	d007      	beq.n	8000a40 <HAL_DMA_Init+0x1d8>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	69db      	ldr	r3, [r3, #28]
 8000a34:	2b20      	cmp	r3, #32
 8000a36:	d003      	beq.n	8000a40 <HAL_DMA_Init+0x1d8>
 8000a38:	21cf      	movs	r1, #207	; 0xcf
 8000a3a:	483b      	ldr	r0, [pc, #236]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000a3c:	f002 fdb9 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a1b      	ldr	r3, [r3, #32]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d012      	beq.n	8000a6e <HAL_DMA_Init+0x206>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a50:	d00d      	beq.n	8000a6e <HAL_DMA_Init+0x206>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6a1b      	ldr	r3, [r3, #32]
 8000a56:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000a5a:	d008      	beq.n	8000a6e <HAL_DMA_Init+0x206>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6a1b      	ldr	r3, [r3, #32]
 8000a60:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000a64:	d003      	beq.n	8000a6e <HAL_DMA_Init+0x206>
 8000a66:	21d0      	movs	r1, #208	; 0xd0
 8000a68:	482f      	ldr	r0, [pc, #188]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000a6a:	f002 fda2 	bl	80035b2 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d007      	beq.n	8000a86 <HAL_DMA_Init+0x21e>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a7a:	2b04      	cmp	r3, #4
 8000a7c:	d003      	beq.n	8000a86 <HAL_DMA_Init+0x21e>
 8000a7e:	21d1      	movs	r1, #209	; 0xd1
 8000a80:	4829      	ldr	r0, [pc, #164]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000a82:	f002 fd96 	bl	80035b2 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d065      	beq.n	8000b5a <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d00f      	beq.n	8000ab6 <HAL_DMA_Init+0x24e>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d00b      	beq.n	8000ab6 <HAL_DMA_Init+0x24e>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d007      	beq.n	8000ab6 <HAL_DMA_Init+0x24e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d003      	beq.n	8000ab6 <HAL_DMA_Init+0x24e>
 8000aae:	21d6      	movs	r1, #214	; 0xd6
 8000ab0:	481d      	ldr	r0, [pc, #116]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000ab2:	f002 fd7e 	bl	80035b2 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d036      	beq.n	8000b2c <HAL_DMA_Init+0x2c4>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000ac6:	d031      	beq.n	8000b2c <HAL_DMA_Init+0x2c4>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000acc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ad0:	d02c      	beq.n	8000b2c <HAL_DMA_Init+0x2c4>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ad6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000ada:	d027      	beq.n	8000b2c <HAL_DMA_Init+0x2c4>
 8000adc:	21d7      	movs	r1, #215	; 0xd7
 8000ade:	4812      	ldr	r0, [pc, #72]	; (8000b28 <HAL_DMA_Init+0x2c0>)
 8000ae0:	f002 fd67 	bl	80035b2 <assert_failed>
 8000ae4:	e022      	b.n	8000b2c <HAL_DMA_Init+0x2c4>
 8000ae6:	bf00      	nop
 8000ae8:	40026010 	.word	0x40026010
 8000aec:	40026028 	.word	0x40026028
 8000af0:	40026040 	.word	0x40026040
 8000af4:	40026058 	.word	0x40026058
 8000af8:	40026070 	.word	0x40026070
 8000afc:	40026088 	.word	0x40026088
 8000b00:	400260a0 	.word	0x400260a0
 8000b04:	400260b8 	.word	0x400260b8
 8000b08:	40026410 	.word	0x40026410
 8000b0c:	40026428 	.word	0x40026428
 8000b10:	40026440 	.word	0x40026440
 8000b14:	40026458 	.word	0x40026458
 8000b18:	40026470 	.word	0x40026470
 8000b1c:	40026488 	.word	0x40026488
 8000b20:	400264a0 	.word	0x400264a0
 8000b24:	400264b8 	.word	0x400264b8
 8000b28:	08003d10 	.word	0x08003d10
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d012      	beq.n	8000b5a <HAL_DMA_Init+0x2f2>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000b3c:	d00d      	beq.n	8000b5a <HAL_DMA_Init+0x2f2>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b46:	d008      	beq.n	8000b5a <HAL_DMA_Init+0x2f2>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8000b50:	d003      	beq.n	8000b5a <HAL_DMA_Init+0x2f2>
 8000b52:	21d8      	movs	r1, #216	; 0xd8
 8000b54:	4850      	ldr	r0, [pc, #320]	; (8000c98 <HAL_DMA_Init+0x430>)
 8000b56:	f002 fd2c 	bl	80035b2 <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2202      	movs	r2, #2
 8000b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f022 0201 	bic.w	r2, r2, #1
 8000b78:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b7a:	e00f      	b.n	8000b9c <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000b7c:	f7ff fd0a 	bl	8000594 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	2b05      	cmp	r3, #5
 8000b88:	d908      	bls.n	8000b9c <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2220      	movs	r2, #32
 8000b8e:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2203      	movs	r2, #3
 8000b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	e078      	b.n	8000c8e <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d1e8      	bne.n	8000b7c <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	4b39      	ldr	r3, [pc, #228]	; (8000c9c <HAL_DMA_Init+0x434>)
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	685a      	ldr	r2, [r3, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	691b      	ldr	r3, [r3, #16]
 8000bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000be0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a1b      	ldr	r3, [r3, #32]
 8000be6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	d107      	bne.n	8000c06 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	697a      	ldr	r2, [r7, #20]
 8000c0c:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	f023 0307 	bic.w	r3, r3, #7
 8000c1c:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2c:	2b04      	cmp	r3, #4
 8000c2e:	d117      	bne.n	8000c60 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c34:	697a      	ldr	r2, [r7, #20]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d00e      	beq.n	8000c60 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f000 fab8 	bl	80011b8 <DMA_CheckFifoParam>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d008      	beq.n	8000c60 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2240      	movs	r2, #64	; 0x40
 8000c52:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2201      	movs	r2, #1
 8000c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e016      	b.n	8000c8e <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 fa6f 	bl	800114c <DMA_CalcBaseAndBitshift>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c76:	223f      	movs	r2, #63	; 0x3f
 8000c78:	409a      	lsls	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2201      	movs	r2, #1
 8000c88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	08003d10 	.word	0x08003d10
 8000c9c:	f010803f 	.word	0xf010803f

08000ca0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
 8000cac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d003      	beq.n	8000cc6 <HAL_DMA_Start_IT+0x26>
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cc4:	d304      	bcc.n	8000cd0 <HAL_DMA_Start_IT+0x30>
 8000cc6:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8000cca:	482b      	ldr	r0, [pc, #172]	; (8000d78 <HAL_DMA_Start_IT+0xd8>)
 8000ccc:	f002 fc71 	bl	80035b2 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d101      	bne.n	8000cde <HAL_DMA_Start_IT+0x3e>
 8000cda:	2302      	movs	r3, #2
 8000cdc:	e048      	b.n	8000d70 <HAL_DMA_Start_IT+0xd0>
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d137      	bne.n	8000d62 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	68b9      	ldr	r1, [r7, #8]
 8000d06:	68f8      	ldr	r0, [r7, #12]
 8000d08:	f000 f9f2 	bl	80010f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d10:	223f      	movs	r2, #63	; 0x3f
 8000d12:	409a      	lsls	r2, r3
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f042 0216 	orr.w	r2, r2, #22
 8000d26:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	695a      	ldr	r2, [r3, #20]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d36:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d007      	beq.n	8000d50 <HAL_DMA_Start_IT+0xb0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f042 0208 	orr.w	r2, r2, #8
 8000d4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f042 0201 	orr.w	r2, r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	e005      	b.n	8000d6e <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	08003d10 	.word	0x08003d10

08000d7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d004      	beq.n	8000d9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2280      	movs	r2, #128	; 0x80
 8000d94:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e00c      	b.n	8000db4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2205      	movs	r2, #5
 8000d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f022 0201 	bic.w	r2, r2, #1
 8000db0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000dcc:	4b92      	ldr	r3, [pc, #584]	; (8001018 <HAL_DMA_IRQHandler+0x258>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a92      	ldr	r2, [pc, #584]	; (800101c <HAL_DMA_IRQHandler+0x25c>)
 8000dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd6:	0a9b      	lsrs	r3, r3, #10
 8000dd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dea:	2208      	movs	r2, #8
 8000dec:	409a      	lsls	r2, r3
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	4013      	ands	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d01a      	beq.n	8000e2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0304 	and.w	r3, r3, #4
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d013      	beq.n	8000e2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f022 0204 	bic.w	r2, r2, #4
 8000e12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e18:	2208      	movs	r2, #8
 8000e1a:	409a      	lsls	r2, r3
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e24:	f043 0201 	orr.w	r2, r3, #1
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e30:	2201      	movs	r2, #1
 8000e32:	409a      	lsls	r2, r3
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4013      	ands	r3, r2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d012      	beq.n	8000e62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d00b      	beq.n	8000e62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e4e:	2201      	movs	r2, #1
 8000e50:	409a      	lsls	r2, r3
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e5a:	f043 0202 	orr.w	r2, r3, #2
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e66:	2204      	movs	r2, #4
 8000e68:	409a      	lsls	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d012      	beq.n	8000e98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d00b      	beq.n	8000e98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e84:	2204      	movs	r2, #4
 8000e86:	409a      	lsls	r2, r3
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e90:	f043 0204 	orr.w	r2, r3, #4
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e9c:	2210      	movs	r2, #16
 8000e9e:	409a      	lsls	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d043      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0308 	and.w	r3, r3, #8
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d03c      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000eba:	2210      	movs	r2, #16
 8000ebc:	409a      	lsls	r2, r3
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d018      	beq.n	8000f02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d108      	bne.n	8000ef0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d024      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	4798      	blx	r3
 8000eee:	e01f      	b.n	8000f30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d01b      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	4798      	blx	r3
 8000f00:	e016      	b.n	8000f30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d107      	bne.n	8000f20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f022 0208 	bic.w	r2, r2, #8
 8000f1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d003      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f34:	2220      	movs	r2, #32
 8000f36:	409a      	lsls	r2, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 808e 	beq.w	800105e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0310 	and.w	r3, r3, #16
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f000 8086 	beq.w	800105e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f56:	2220      	movs	r2, #32
 8000f58:	409a      	lsls	r2, r3
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b05      	cmp	r3, #5
 8000f68:	d136      	bne.n	8000fd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f022 0216 	bic.w	r2, r2, #22
 8000f78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	695a      	ldr	r2, [r3, #20]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d103      	bne.n	8000f9a <HAL_DMA_IRQHandler+0x1da>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d007      	beq.n	8000faa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f022 0208 	bic.w	r2, r2, #8
 8000fa8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fae:	223f      	movs	r2, #63	; 0x3f
 8000fb0:	409a      	lsls	r2, r3
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d07d      	beq.n	80010ca <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	4798      	blx	r3
        }
        return;
 8000fd6:	e078      	b.n	80010ca <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d01c      	beq.n	8001020 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d108      	bne.n	8001006 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d030      	beq.n	800105e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	4798      	blx	r3
 8001004:	e02b      	b.n	800105e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800100a:	2b00      	cmp	r3, #0
 800100c:	d027      	beq.n	800105e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	4798      	blx	r3
 8001016:	e022      	b.n	800105e <HAL_DMA_IRQHandler+0x29e>
 8001018:	20000008 	.word	0x20000008
 800101c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10f      	bne.n	800104e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f022 0210 	bic.w	r2, r2, #16
 800103c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2201      	movs	r2, #1
 800104a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001062:	2b00      	cmp	r3, #0
 8001064:	d032      	beq.n	80010cc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d022      	beq.n	80010b8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2205      	movs	r2, #5
 8001076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f022 0201 	bic.w	r2, r2, #1
 8001088:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	3301      	adds	r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	697a      	ldr	r2, [r7, #20]
 8001092:	429a      	cmp	r2, r3
 8001094:	d307      	bcc.n	80010a6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1f2      	bne.n	800108a <HAL_DMA_IRQHandler+0x2ca>
 80010a4:	e000      	b.n	80010a8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80010a6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2201      	movs	r2, #1
 80010b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d005      	beq.n	80010cc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	4798      	blx	r3
 80010c8:	e000      	b.n	80010cc <HAL_DMA_IRQHandler+0x30c>
        return;
 80010ca:	bf00      	nop
    }
  }
}
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop

080010d4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010e2:	b2db      	uxtb	r3, r3
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800110c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	683a      	ldr	r2, [r7, #0]
 8001114:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	2b40      	cmp	r3, #64	; 0x40
 800111c:	d108      	bne.n	8001130 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800112e:	e007      	b.n	8001140 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	68ba      	ldr	r2, [r7, #8]
 8001136:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	60da      	str	r2, [r3, #12]
}
 8001140:	bf00      	nop
 8001142:	3714      	adds	r7, #20
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	3b10      	subs	r3, #16
 800115c:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <DMA_CalcBaseAndBitshift+0x64>)
 800115e:	fba2 2303 	umull	r2, r3, r2, r3
 8001162:	091b      	lsrs	r3, r3, #4
 8001164:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001166:	4a13      	ldr	r2, [pc, #76]	; (80011b4 <DMA_CalcBaseAndBitshift+0x68>)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d909      	bls.n	800118e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001182:	f023 0303 	bic.w	r3, r3, #3
 8001186:	1d1a      	adds	r2, r3, #4
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	659a      	str	r2, [r3, #88]	; 0x58
 800118c:	e007      	b.n	800119e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001196:	f023 0303 	bic.w	r3, r3, #3
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	aaaaaaab 	.word	0xaaaaaaab
 80011b4:	08003df8 	.word	0x08003df8

080011b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d11f      	bne.n	8001212 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	2b03      	cmp	r3, #3
 80011d6:	d855      	bhi.n	8001284 <DMA_CheckFifoParam+0xcc>
 80011d8:	a201      	add	r2, pc, #4	; (adr r2, 80011e0 <DMA_CheckFifoParam+0x28>)
 80011da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011de:	bf00      	nop
 80011e0:	080011f1 	.word	0x080011f1
 80011e4:	08001203 	.word	0x08001203
 80011e8:	080011f1 	.word	0x080011f1
 80011ec:	08001285 	.word	0x08001285
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d045      	beq.n	8001288 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001200:	e042      	b.n	8001288 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001206:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800120a:	d13f      	bne.n	800128c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001210:	e03c      	b.n	800128c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800121a:	d121      	bne.n	8001260 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b03      	cmp	r3, #3
 8001220:	d836      	bhi.n	8001290 <DMA_CheckFifoParam+0xd8>
 8001222:	a201      	add	r2, pc, #4	; (adr r2, 8001228 <DMA_CheckFifoParam+0x70>)
 8001224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001228:	08001239 	.word	0x08001239
 800122c:	0800123f 	.word	0x0800123f
 8001230:	08001239 	.word	0x08001239
 8001234:	08001251 	.word	0x08001251
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	73fb      	strb	r3, [r7, #15]
      break;
 800123c:	e02f      	b.n	800129e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001242:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d024      	beq.n	8001294 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800124e:	e021      	b.n	8001294 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001254:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001258:	d11e      	bne.n	8001298 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800125e:	e01b      	b.n	8001298 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d902      	bls.n	800126c <DMA_CheckFifoParam+0xb4>
 8001266:	2b03      	cmp	r3, #3
 8001268:	d003      	beq.n	8001272 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800126a:	e018      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	73fb      	strb	r3, [r7, #15]
      break;
 8001270:	e015      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001276:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00e      	beq.n	800129c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	73fb      	strb	r3, [r7, #15]
      break;
 8001282:	e00b      	b.n	800129c <DMA_CheckFifoParam+0xe4>
      break;
 8001284:	bf00      	nop
 8001286:	e00a      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;
 8001288:	bf00      	nop
 800128a:	e008      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;
 800128c:	bf00      	nop
 800128e:	e006      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;
 8001290:	bf00      	nop
 8001292:	e004      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;
 8001294:	bf00      	nop
 8001296:	e002      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;   
 8001298:	bf00      	nop
 800129a:	e000      	b.n	800129e <DMA_CheckFifoParam+0xe6>
      break;
 800129c:	bf00      	nop
    }
  } 
  
  return status; 
 800129e:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a41      	ldr	r2, [pc, #260]	; (80013cc <HAL_GPIO_Init+0x120>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d023      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a40      	ldr	r2, [pc, #256]	; (80013d0 <HAL_GPIO_Init+0x124>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d01f      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a3f      	ldr	r2, [pc, #252]	; (80013d4 <HAL_GPIO_Init+0x128>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d01b      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a3e      	ldr	r2, [pc, #248]	; (80013d8 <HAL_GPIO_Init+0x12c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d017      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a3d      	ldr	r2, [pc, #244]	; (80013dc <HAL_GPIO_Init+0x130>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d013      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a3c      	ldr	r2, [pc, #240]	; (80013e0 <HAL_GPIO_Init+0x134>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d00f      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a3b      	ldr	r2, [pc, #236]	; (80013e4 <HAL_GPIO_Init+0x138>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d00b      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a3a      	ldr	r2, [pc, #232]	; (80013e8 <HAL_GPIO_Init+0x13c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d007      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a39      	ldr	r2, [pc, #228]	; (80013ec <HAL_GPIO_Init+0x140>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x66>
 800130a:	21c3      	movs	r1, #195	; 0xc3
 800130c:	4838      	ldr	r0, [pc, #224]	; (80013f0 <HAL_GPIO_Init+0x144>)
 800130e:	f002 f950 	bl	80035b2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	b29b      	uxth	r3, r3
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_GPIO_Init+0x7c>
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	0c1b      	lsrs	r3, r3, #16
 8001322:	041b      	lsls	r3, r3, #16
 8001324:	2b00      	cmp	r3, #0
 8001326:	d003      	beq.n	8001330 <HAL_GPIO_Init+0x84>
 8001328:	21c4      	movs	r1, #196	; 0xc4
 800132a:	4831      	ldr	r0, [pc, #196]	; (80013f0 <HAL_GPIO_Init+0x144>)
 800132c:	f002 f941 	bl	80035b2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d035      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d031      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b11      	cmp	r3, #17
 8001346:	d02d      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d029      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b12      	cmp	r3, #18
 8001356:	d025      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <HAL_GPIO_Init+0x148>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d020      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	4a24      	ldr	r2, [pc, #144]	; (80013f8 <HAL_GPIO_Init+0x14c>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d01b      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	4a22      	ldr	r2, [pc, #136]	; (80013fc <HAL_GPIO_Init+0x150>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d016      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	4a21      	ldr	r2, [pc, #132]	; (8001400 <HAL_GPIO_Init+0x154>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d011      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	4a1f      	ldr	r2, [pc, #124]	; (8001404 <HAL_GPIO_Init+0x158>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d00c      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	4a1e      	ldr	r2, [pc, #120]	; (8001408 <HAL_GPIO_Init+0x15c>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d007      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b03      	cmp	r3, #3
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0xf8>
 800139c:	21c5      	movs	r1, #197	; 0xc5
 800139e:	4814      	ldr	r0, [pc, #80]	; (80013f0 <HAL_GPIO_Init+0x144>)
 80013a0:	f002 f907 	bl	80035b2 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00b      	beq.n	80013c4 <HAL_GPIO_Init+0x118>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d007      	beq.n	80013c4 <HAL_GPIO_Init+0x118>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0x118>
 80013bc:	21c6      	movs	r1, #198	; 0xc6
 80013be:	480c      	ldr	r0, [pc, #48]	; (80013f0 <HAL_GPIO_Init+0x144>)
 80013c0:	f002 f8f7 	bl	80035b2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
 80013c8:	e24f      	b.n	800186a <HAL_GPIO_Init+0x5be>
 80013ca:	bf00      	nop
 80013cc:	40020000 	.word	0x40020000
 80013d0:	40020400 	.word	0x40020400
 80013d4:	40020800 	.word	0x40020800
 80013d8:	40020c00 	.word	0x40020c00
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40021400 	.word	0x40021400
 80013e4:	40021800 	.word	0x40021800
 80013e8:	40021c00 	.word	0x40021c00
 80013ec:	40022000 	.word	0x40022000
 80013f0:	08003d48 	.word	0x08003d48
 80013f4:	10110000 	.word	0x10110000
 80013f8:	10210000 	.word	0x10210000
 80013fc:	10310000 	.word	0x10310000
 8001400:	10120000 	.word	0x10120000
 8001404:	10220000 	.word	0x10220000
 8001408:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800140c:	2201      	movs	r2, #1
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	4013      	ands	r3, r2
 800141e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	429a      	cmp	r2, r3
 8001426:	f040 821d 	bne.w	8001864 <HAL_GPIO_Init+0x5b8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d004      	beq.n	800143c <HAL_GPIO_Init+0x190>
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2b12      	cmp	r3, #18
 8001438:	f040 80bc 	bne.w	80015b4 <HAL_GPIO_Init+0x308>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	691b      	ldr	r3, [r3, #16]
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 8093 	beq.w	800156c <HAL_GPIO_Init+0x2c0>
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	2b09      	cmp	r3, #9
 800144c:	f000 808e 	beq.w	800156c <HAL_GPIO_Init+0x2c0>
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	2b00      	cmp	r3, #0
 8001456:	f000 8089 	beq.w	800156c <HAL_GPIO_Init+0x2c0>
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 8084 	beq.w	800156c <HAL_GPIO_Init+0x2c0>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d07f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d07b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	691b      	ldr	r3, [r3, #16]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d077      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d073      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d06f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d06b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d067      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d063      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	691b      	ldr	r3, [r3, #16]
 80014a8:	2b04      	cmp	r3, #4
 80014aa:	d05f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d05b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d057      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	2b05      	cmp	r3, #5
 80014c2:	d053      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	2b05      	cmp	r3, #5
 80014ca:	d04f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	2b09      	cmp	r3, #9
 80014d2:	d04b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	2b06      	cmp	r3, #6
 80014da:	d047      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	2b09      	cmp	r3, #9
 80014e2:	d043      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	2b07      	cmp	r3, #7
 80014ea:	d03f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	2b07      	cmp	r3, #7
 80014f2:	d03b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	2b07      	cmp	r3, #7
 80014fa:	d037      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	2b08      	cmp	r3, #8
 8001502:	d033      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	2b08      	cmp	r3, #8
 800150a:	d02f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	2b08      	cmp	r3, #8
 8001512:	d02b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	2b09      	cmp	r3, #9
 800151a:	d027      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	2b09      	cmp	r3, #9
 8001522:	d023      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	2b0a      	cmp	r3, #10
 800152a:	d01f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	2b0a      	cmp	r3, #10
 8001532:	d01b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	2b0b      	cmp	r3, #11
 800153a:	d017      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	691b      	ldr	r3, [r3, #16]
 8001540:	2b0c      	cmp	r3, #12
 8001542:	d013      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	2b0c      	cmp	r3, #12
 800154a:	d00f      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	2b0d      	cmp	r3, #13
 8001552:	d00b      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	691b      	ldr	r3, [r3, #16]
 8001558:	2b0c      	cmp	r3, #12
 800155a:	d007      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	2b0f      	cmp	r3, #15
 8001562:	d003      	beq.n	800156c <HAL_GPIO_Init+0x2c0>
 8001564:	21d7      	movs	r1, #215	; 0xd7
 8001566:	4882      	ldr	r0, [pc, #520]	; (8001770 <HAL_GPIO_Init+0x4c4>)
 8001568:	f002 f823 	bl	80035b2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	08da      	lsrs	r2, r3, #3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3208      	adds	r2, #8
 8001574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	f003 0307 	and.w	r3, r3, #7
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	220f      	movs	r2, #15
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4013      	ands	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	691a      	ldr	r2, [r3, #16]
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	08da      	lsrs	r2, r3, #3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3208      	adds	r2, #8
 80015ae:	69b9      	ldr	r1, [r7, #24]
 80015b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	2203      	movs	r2, #3
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	4013      	ands	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0203 	and.w	r2, r3, #3
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4313      	orrs	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d00b      	beq.n	8001608 <HAL_GPIO_Init+0x35c>
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d007      	beq.n	8001608 <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015fc:	2b11      	cmp	r3, #17
 80015fe:	d003      	beq.n	8001608 <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2b12      	cmp	r3, #18
 8001606:	d144      	bne.n	8001692 <HAL_GPIO_Init+0x3e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00f      	beq.n	8001630 <HAL_GPIO_Init+0x384>
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d00b      	beq.n	8001630 <HAL_GPIO_Init+0x384>
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d007      	beq.n	8001630 <HAL_GPIO_Init+0x384>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	2b03      	cmp	r3, #3
 8001626:	d003      	beq.n	8001630 <HAL_GPIO_Init+0x384>
 8001628:	21ea      	movs	r1, #234	; 0xea
 800162a:	4851      	ldr	r0, [pc, #324]	; (8001770 <HAL_GPIO_Init+0x4c4>)
 800162c:	f001 ffc1 	bl	80035b2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	68da      	ldr	r2, [r3, #12]
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	4313      	orrs	r3, r2
 8001658:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001666:	2201      	movs	r2, #1
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4013      	ands	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	091b      	lsrs	r3, r3, #4
 800167c:	f003 0201 	and.w	r2, r3, #1
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4313      	orrs	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	2203      	movs	r2, #3
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43db      	mvns	r3, r3
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	4013      	ands	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 80ca 	beq.w	8001864 <HAL_GPIO_Init+0x5b8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	4b27      	ldr	r3, [pc, #156]	; (8001774 <HAL_GPIO_Init+0x4c8>)
 80016d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d8:	4a26      	ldr	r2, [pc, #152]	; (8001774 <HAL_GPIO_Init+0x4c8>)
 80016da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016de:	6453      	str	r3, [r2, #68]	; 0x44
 80016e0:	4b24      	ldr	r3, [pc, #144]	; (8001774 <HAL_GPIO_Init+0x4c8>)
 80016e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016ec:	4a22      	ldr	r2, [pc, #136]	; (8001778 <HAL_GPIO_Init+0x4cc>)
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	3302      	adds	r3, #2
 80016f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	220f      	movs	r2, #15
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	4013      	ands	r3, r2
 800170e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a1a      	ldr	r2, [pc, #104]	; (800177c <HAL_GPIO_Init+0x4d0>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d041      	beq.n	800179c <HAL_GPIO_Init+0x4f0>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a19      	ldr	r2, [pc, #100]	; (8001780 <HAL_GPIO_Init+0x4d4>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d025      	beq.n	800176c <HAL_GPIO_Init+0x4c0>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a18      	ldr	r2, [pc, #96]	; (8001784 <HAL_GPIO_Init+0x4d8>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d01f      	beq.n	8001768 <HAL_GPIO_Init+0x4bc>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a17      	ldr	r2, [pc, #92]	; (8001788 <HAL_GPIO_Init+0x4dc>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d019      	beq.n	8001764 <HAL_GPIO_Init+0x4b8>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a16      	ldr	r2, [pc, #88]	; (800178c <HAL_GPIO_Init+0x4e0>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d013      	beq.n	8001760 <HAL_GPIO_Init+0x4b4>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a15      	ldr	r2, [pc, #84]	; (8001790 <HAL_GPIO_Init+0x4e4>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d00d      	beq.n	800175c <HAL_GPIO_Init+0x4b0>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a14      	ldr	r2, [pc, #80]	; (8001794 <HAL_GPIO_Init+0x4e8>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d007      	beq.n	8001758 <HAL_GPIO_Init+0x4ac>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a13      	ldr	r2, [pc, #76]	; (8001798 <HAL_GPIO_Init+0x4ec>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d101      	bne.n	8001754 <HAL_GPIO_Init+0x4a8>
 8001750:	2307      	movs	r3, #7
 8001752:	e024      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001754:	2308      	movs	r3, #8
 8001756:	e022      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001758:	2306      	movs	r3, #6
 800175a:	e020      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 800175c:	2305      	movs	r3, #5
 800175e:	e01e      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001760:	2304      	movs	r3, #4
 8001762:	e01c      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001764:	2303      	movs	r3, #3
 8001766:	e01a      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001768:	2302      	movs	r3, #2
 800176a:	e018      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 800176c:	2301      	movs	r3, #1
 800176e:	e016      	b.n	800179e <HAL_GPIO_Init+0x4f2>
 8001770:	08003d48 	.word	0x08003d48
 8001774:	40023800 	.word	0x40023800
 8001778:	40013800 	.word	0x40013800
 800177c:	40020000 	.word	0x40020000
 8001780:	40020400 	.word	0x40020400
 8001784:	40020800 	.word	0x40020800
 8001788:	40020c00 	.word	0x40020c00
 800178c:	40021000 	.word	0x40021000
 8001790:	40021400 	.word	0x40021400
 8001794:	40021800 	.word	0x40021800
 8001798:	40021c00 	.word	0x40021c00
 800179c:	2300      	movs	r3, #0
 800179e:	69fa      	ldr	r2, [r7, #28]
 80017a0:	f002 0203 	and.w	r2, r2, #3
 80017a4:	0092      	lsls	r2, r2, #2
 80017a6:	4093      	lsls	r3, r2
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017ae:	4933      	ldr	r1, [pc, #204]	; (800187c <HAL_GPIO_Init+0x5d0>)
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	3302      	adds	r3, #2
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017bc:	4b30      	ldr	r3, [pc, #192]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	4013      	ands	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d003      	beq.n	80017e0 <HAL_GPIO_Init+0x534>
        {
          temp |= iocurrent;
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	4313      	orrs	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017e0:	4a27      	ldr	r2, [pc, #156]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017e6:	4b26      	ldr	r3, [pc, #152]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	43db      	mvns	r3, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4013      	ands	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <HAL_GPIO_Init+0x55e>
        {
          temp |= iocurrent;
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	4313      	orrs	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800180a:	4a1d      	ldr	r2, [pc, #116]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	43db      	mvns	r3, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <HAL_GPIO_Init+0x588>
        {
          temp |= iocurrent;
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4313      	orrs	r3, r2
 8001832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001834:	4a12      	ldr	r2, [pc, #72]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_Init+0x5b2>
        {
          temp |= iocurrent;
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800185e:	4a08      	ldr	r2, [pc, #32]	; (8001880 <HAL_GPIO_Init+0x5d4>)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	3301      	adds	r3, #1
 8001868:	61fb      	str	r3, [r7, #28]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	f67f adcd 	bls.w	800140c <HAL_GPIO_Init+0x160>
      }
    }
  }
}
 8001872:	bf00      	nop
 8001874:	3720      	adds	r7, #32
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40013800 	.word	0x40013800
 8001880:	40013c00 	.word	0x40013c00

08001884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
 8001890:	4613      	mov	r3, r2
 8001892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001894:	887b      	ldrh	r3, [r7, #2]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d004      	beq.n	80018a4 <HAL_GPIO_WritePin+0x20>
 800189a:	887b      	ldrh	r3, [r7, #2]
 800189c:	0c1b      	lsrs	r3, r3, #16
 800189e:	041b      	lsls	r3, r3, #16
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d004      	beq.n	80018ae <HAL_GPIO_WritePin+0x2a>
 80018a4:	f240 11af 	movw	r1, #431	; 0x1af
 80018a8:	480e      	ldr	r0, [pc, #56]	; (80018e4 <HAL_GPIO_WritePin+0x60>)
 80018aa:	f001 fe82 	bl	80035b2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80018ae:	787b      	ldrb	r3, [r7, #1]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d007      	beq.n	80018c4 <HAL_GPIO_WritePin+0x40>
 80018b4:	787b      	ldrb	r3, [r7, #1]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d004      	beq.n	80018c4 <HAL_GPIO_WritePin+0x40>
 80018ba:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80018be:	4809      	ldr	r0, [pc, #36]	; (80018e4 <HAL_GPIO_WritePin+0x60>)
 80018c0:	f001 fe77 	bl	80035b2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80018c4:	787b      	ldrb	r3, [r7, #1]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ca:	887a      	ldrh	r2, [r7, #2]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018d0:	e003      	b.n	80018da <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	041a      	lsls	r2, r3, #16
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	619a      	str	r2, [r3, #24]
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	08003d48 	.word	0x08003d48

080018e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e2e0      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b0f      	cmp	r3, #15
 8001900:	d903      	bls.n	800190a <HAL_RCC_OscConfig+0x22>
 8001902:	21f8      	movs	r1, #248	; 0xf8
 8001904:	48a3      	ldr	r0, [pc, #652]	; (8001b94 <HAL_RCC_OscConfig+0x2ac>)
 8001906:	f001 fe54 	bl	80035b2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 8088 	beq.w	8001a28 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00d      	beq.n	800193c <HAL_RCC_OscConfig+0x54>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001928:	d008      	beq.n	800193c <HAL_RCC_OscConfig+0x54>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001932:	d003      	beq.n	800193c <HAL_RCC_OscConfig+0x54>
 8001934:	21fd      	movs	r1, #253	; 0xfd
 8001936:	4897      	ldr	r0, [pc, #604]	; (8001b94 <HAL_RCC_OscConfig+0x2ac>)
 8001938:	f001 fe3b 	bl	80035b2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800193c:	4b96      	ldr	r3, [pc, #600]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 030c 	and.w	r3, r3, #12
 8001944:	2b04      	cmp	r3, #4
 8001946:	d00c      	beq.n	8001962 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001948:	4b93      	ldr	r3, [pc, #588]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001950:	2b08      	cmp	r3, #8
 8001952:	d112      	bne.n	800197a <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001954:	4b90      	ldr	r3, [pc, #576]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800195c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001960:	d10b      	bne.n	800197a <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001962:	4b8d      	ldr	r3, [pc, #564]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d05b      	beq.n	8001a26 <HAL_RCC_OscConfig+0x13e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d157      	bne.n	8001a26 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e2a0      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001982:	d106      	bne.n	8001992 <HAL_RCC_OscConfig+0xaa>
 8001984:	4b84      	ldr	r3, [pc, #528]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a83      	ldr	r2, [pc, #524]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 800198a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	e01d      	b.n	80019ce <HAL_RCC_OscConfig+0xe6>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800199a:	d10c      	bne.n	80019b6 <HAL_RCC_OscConfig+0xce>
 800199c:	4b7e      	ldr	r3, [pc, #504]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a7d      	ldr	r2, [pc, #500]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a6:	6013      	str	r3, [r2, #0]
 80019a8:	4b7b      	ldr	r3, [pc, #492]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a7a      	ldr	r2, [pc, #488]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e00b      	b.n	80019ce <HAL_RCC_OscConfig+0xe6>
 80019b6:	4b78      	ldr	r3, [pc, #480]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a77      	ldr	r2, [pc, #476]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b75      	ldr	r3, [pc, #468]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a74      	ldr	r2, [pc, #464]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019cc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d013      	beq.n	80019fe <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7fe fddd 	bl	8000594 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019de:	f7fe fdd9 	bl	8000594 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b64      	cmp	r3, #100	; 0x64
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e265      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f0:	4b69      	ldr	r3, [pc, #420]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0xf6>
 80019fc:	e014      	b.n	8001a28 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fe:	f7fe fdc9 	bl	8000594 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a06:	f7fe fdc5 	bl	8000594 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b64      	cmp	r3, #100	; 0x64
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e251      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a18:	4b5f      	ldr	r3, [pc, #380]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f0      	bne.n	8001a06 <HAL_RCC_OscConfig+0x11e>
 8001a24:	e000      	b.n	8001a28 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a26:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d079      	beq.n	8001b28 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d008      	beq.n	8001a4e <HAL_RCC_OscConfig+0x166>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d004      	beq.n	8001a4e <HAL_RCC_OscConfig+0x166>
 8001a44:	f240 112f 	movw	r1, #303	; 0x12f
 8001a48:	4852      	ldr	r0, [pc, #328]	; (8001b94 <HAL_RCC_OscConfig+0x2ac>)
 8001a4a:	f001 fdb2 	bl	80035b2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b1f      	cmp	r3, #31
 8001a54:	d904      	bls.n	8001a60 <HAL_RCC_OscConfig+0x178>
 8001a56:	f44f 7198 	mov.w	r1, #304	; 0x130
 8001a5a:	484e      	ldr	r0, [pc, #312]	; (8001b94 <HAL_RCC_OscConfig+0x2ac>)
 8001a5c:	f001 fda9 	bl	80035b2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a60:	4b4d      	ldr	r3, [pc, #308]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 030c 	and.w	r3, r3, #12
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d00b      	beq.n	8001a84 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a6c:	4b4a      	ldr	r3, [pc, #296]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	d11c      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a78:	4b47      	ldr	r3, [pc, #284]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d116      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a84:	4b44      	ldr	r3, [pc, #272]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d005      	beq.n	8001a9c <HAL_RCC_OscConfig+0x1b4>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e20f      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9c:	4b3e      	ldr	r3, [pc, #248]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	493b      	ldr	r1, [pc, #236]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab0:	e03a      	b.n	8001b28 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d020      	beq.n	8001afc <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aba:	4b38      	ldr	r3, [pc, #224]	; (8001b9c <HAL_RCC_OscConfig+0x2b4>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7fe fd68 	bl	8000594 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ac8:	f7fe fd64 	bl	8000594 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e1f0      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ada:	4b2f      	ldr	r3, [pc, #188]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f0      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae6:	4b2c      	ldr	r3, [pc, #176]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4928      	ldr	r1, [pc, #160]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	600b      	str	r3, [r1, #0]
 8001afa:	e015      	b.n	8001b28 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afc:	4b27      	ldr	r3, [pc, #156]	; (8001b9c <HAL_RCC_OscConfig+0x2b4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b02:	f7fe fd47 	bl	8000594 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b08:	e008      	b.n	8001b1c <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b0a:	f7fe fd43 	bl	8000594 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e1cf      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1f0      	bne.n	8001b0a <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d046      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d008      	beq.n	8001b4e <HAL_RCC_OscConfig+0x266>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d004      	beq.n	8001b4e <HAL_RCC_OscConfig+0x266>
 8001b44:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8001b48:	4812      	ldr	r0, [pc, #72]	; (8001b94 <HAL_RCC_OscConfig+0x2ac>)
 8001b4a:	f001 fd32 	bl	80035b2 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d016      	beq.n	8001b84 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_RCC_OscConfig+0x2b8>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5c:	f7fe fd1a 	bl	8000594 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b64:	f7fe fd16 	bl	8000594 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e1a2      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <HAL_RCC_OscConfig+0x2b0>)
 8001b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x27c>
 8001b82:	e01e      	b.n	8001bc2 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_RCC_OscConfig+0x2b8>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8a:	f7fe fd03 	bl	8000594 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b90:	e011      	b.n	8001bb6 <HAL_RCC_OscConfig+0x2ce>
 8001b92:	bf00      	nop
 8001b94:	08003d84 	.word	0x08003d84
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	42470000 	.word	0x42470000
 8001ba0:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ba4:	f7fe fcf6 	bl	8000594 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e182      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb6:	4b97      	ldr	r3, [pc, #604]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001bb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 80a8 	beq.w	8001d20 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d00c      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x30e>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d008      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x30e>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	2b05      	cmp	r3, #5
 8001bea:	d004      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x30e>
 8001bec:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8001bf0:	4889      	ldr	r0, [pc, #548]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001bf2:	f001 fcde 	bl	80035b2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bf6:	4b87      	ldr	r3, [pc, #540]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10f      	bne.n	8001c22 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b83      	ldr	r3, [pc, #524]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	4a82      	ldr	r2, [pc, #520]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c10:	6413      	str	r3, [r2, #64]	; 0x40
 8001c12:	4b80      	ldr	r3, [pc, #512]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c22:	4b7e      	ldr	r3, [pc, #504]	; (8001e1c <HAL_RCC_OscConfig+0x534>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d118      	bne.n	8001c60 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c2e:	4b7b      	ldr	r3, [pc, #492]	; (8001e1c <HAL_RCC_OscConfig+0x534>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a7a      	ldr	r2, [pc, #488]	; (8001e1c <HAL_RCC_OscConfig+0x534>)
 8001c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c3a:	f7fe fcab 	bl	8000594 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c42:	f7fe fca7 	bl	8000594 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e133      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c54:	4b71      	ldr	r3, [pc, #452]	; (8001e1c <HAL_RCC_OscConfig+0x534>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0f0      	beq.n	8001c42 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d106      	bne.n	8001c76 <HAL_RCC_OscConfig+0x38e>
 8001c68:	4b6a      	ldr	r3, [pc, #424]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6c:	4a69      	ldr	r2, [pc, #420]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6713      	str	r3, [r2, #112]	; 0x70
 8001c74:	e01c      	b.n	8001cb0 <HAL_RCC_OscConfig+0x3c8>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d10c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x3b0>
 8001c7e:	4b65      	ldr	r3, [pc, #404]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c82:	4a64      	ldr	r2, [pc, #400]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c84:	f043 0304 	orr.w	r3, r3, #4
 8001c88:	6713      	str	r3, [r2, #112]	; 0x70
 8001c8a:	4b62      	ldr	r3, [pc, #392]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8e:	4a61      	ldr	r2, [pc, #388]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6713      	str	r3, [r2, #112]	; 0x70
 8001c96:	e00b      	b.n	8001cb0 <HAL_RCC_OscConfig+0x3c8>
 8001c98:	4b5e      	ldr	r3, [pc, #376]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9c:	4a5d      	ldr	r2, [pc, #372]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca4:	4b5b      	ldr	r3, [pc, #364]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca8:	4a5a      	ldr	r2, [pc, #360]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001caa:	f023 0304 	bic.w	r3, r3, #4
 8001cae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d015      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb8:	f7fe fc6c 	bl	8000594 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cbe:	e00a      	b.n	8001cd6 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc0:	f7fe fc68 	bl	8000594 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e0f2      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd6:	4b4f      	ldr	r3, [pc, #316]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d0ee      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x3d8>
 8001ce2:	e014      	b.n	8001d0e <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce4:	f7fe fc56 	bl	8000594 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cec:	f7fe fc52 	bl	8000594 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e0dc      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d02:	4b44      	ldr	r3, [pc, #272]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1ee      	bne.n	8001cec <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d0e:	7dfb      	ldrb	r3, [r7, #23]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d14:	4b3f      	ldr	r3, [pc, #252]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	4a3e      	ldr	r2, [pc, #248]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00c      	beq.n	8001d42 <HAL_RCC_OscConfig+0x45a>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d008      	beq.n	8001d42 <HAL_RCC_OscConfig+0x45a>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d004      	beq.n	8001d42 <HAL_RCC_OscConfig+0x45a>
 8001d38:	f240 11df 	movw	r1, #479	; 0x1df
 8001d3c:	4836      	ldr	r0, [pc, #216]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001d3e:	f001 fc38 	bl	80035b2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 80b7 	beq.w	8001eba <HAL_RCC_OscConfig+0x5d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d4c:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_RCC_OscConfig+0x52c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 030c 	and.w	r3, r3, #12
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	f000 80ae 	beq.w	8001eb6 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	f040 8092 	bne.w	8001e88 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <HAL_RCC_OscConfig+0x498>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d74:	d004      	beq.n	8001d80 <HAL_RCC_OscConfig+0x498>
 8001d76:	f44f 71f4 	mov.w	r1, #488	; 0x1e8
 8001d7a:	4827      	ldr	r0, [pc, #156]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001d7c:	f001 fc19 	bl	80035b2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	2b3f      	cmp	r3, #63	; 0x3f
 8001d86:	d904      	bls.n	8001d92 <HAL_RCC_OscConfig+0x4aa>
 8001d88:	f240 11e9 	movw	r1, #489	; 0x1e9
 8001d8c:	4822      	ldr	r0, [pc, #136]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001d8e:	f001 fc10 	bl	80035b2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d96:	2b31      	cmp	r3, #49	; 0x31
 8001d98:	d904      	bls.n	8001da4 <HAL_RCC_OscConfig+0x4bc>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9e:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8001da2:	d904      	bls.n	8001dae <HAL_RCC_OscConfig+0x4c6>
 8001da4:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 8001da8:	481b      	ldr	r0, [pc, #108]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001daa:	f001 fc02 	bl	80035b2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d010      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x4f0>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d00c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x4f0>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc2:	2b06      	cmp	r3, #6
 8001dc4:	d008      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x4f0>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	2b08      	cmp	r3, #8
 8001dcc:	d004      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x4f0>
 8001dce:	f240 11eb 	movw	r1, #491	; 0x1eb
 8001dd2:	4811      	ldr	r0, [pc, #68]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001dd4:	f001 fbed 	bl	80035b2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d903      	bls.n	8001de8 <HAL_RCC_OscConfig+0x500>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	2b0f      	cmp	r3, #15
 8001de6:	d904      	bls.n	8001df2 <HAL_RCC_OscConfig+0x50a>
 8001de8:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8001dec:	480a      	ldr	r0, [pc, #40]	; (8001e18 <HAL_RCC_OscConfig+0x530>)
 8001dee:	f001 fbe0 	bl	80035b2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <HAL_RCC_OscConfig+0x538>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df8:	f7fe fbcc 	bl	8000594 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfe:	e011      	b.n	8001e24 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e00:	f7fe fbc8 	bl	8000594 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d90a      	bls.n	8001e24 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e054      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	08003d84 	.word	0x08003d84
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e24:	4b27      	ldr	r3, [pc, #156]	; (8001ec4 <HAL_RCC_OscConfig+0x5dc>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1e7      	bne.n	8001e00 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69da      	ldr	r2, [r3, #28]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3e:	019b      	lsls	r3, r3, #6
 8001e40:	431a      	orrs	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e46:	085b      	lsrs	r3, r3, #1
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	041b      	lsls	r3, r3, #16
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	061b      	lsls	r3, r3, #24
 8001e54:	491b      	ldr	r1, [pc, #108]	; (8001ec4 <HAL_RCC_OscConfig+0x5dc>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <HAL_RCC_OscConfig+0x5e0>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7fe fb98 	bl	8000594 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e68:	f7fe fb94 	bl	8000594 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e020      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e7a:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_RCC_OscConfig+0x5dc>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCC_OscConfig+0x580>
 8001e86:	e018      	b.n	8001eba <HAL_RCC_OscConfig+0x5d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e88:	4b0f      	ldr	r3, [pc, #60]	; (8001ec8 <HAL_RCC_OscConfig+0x5e0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8e:	f7fe fb81 	bl	8000594 <HAL_GetTick>
 8001e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e94:	e008      	b.n	8001ea8 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e96:	f7fe fb7d 	bl	8000594 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e009      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_RCC_OscConfig+0x5dc>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d1f0      	bne.n	8001e96 <HAL_RCC_OscConfig+0x5ae>
 8001eb4:	e001      	b.n	8001eba <HAL_RCC_OscConfig+0x5d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_RCC_OscConfig+0x5d4>
    }
  }
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	42470060 	.word	0x42470060

08001ecc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d101      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e172      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x24>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2b0f      	cmp	r3, #15
 8001eee:	d904      	bls.n	8001efa <HAL_RCC_ClockConfig+0x2e>
 8001ef0:	f44f 7114 	mov.w	r1, #592	; 0x250
 8001ef4:	487b      	ldr	r0, [pc, #492]	; (80020e4 <HAL_RCC_ClockConfig+0x218>)
 8001ef6:	f001 fb5c 	bl	80035b2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d019      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d016      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d013      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	2b03      	cmp	r3, #3
 8001f10:	d010      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b04      	cmp	r3, #4
 8001f16:	d00d      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	2b05      	cmp	r3, #5
 8001f1c:	d00a      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b06      	cmp	r3, #6
 8001f22:	d007      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	2b07      	cmp	r3, #7
 8001f28:	d004      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x68>
 8001f2a:	f240 2151 	movw	r1, #593	; 0x251
 8001f2e:	486d      	ldr	r0, [pc, #436]	; (80020e4 <HAL_RCC_ClockConfig+0x218>)
 8001f30:	f001 fb3f 	bl	80035b2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f34:	4b6c      	ldr	r3, [pc, #432]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 030f 	and.w	r3, r3, #15
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d90c      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f42:	4b69      	ldr	r3, [pc, #420]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4a:	4b67      	ldr	r3, [pc, #412]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 030f 	and.w	r3, r3, #15
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d001      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e134      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d049      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d005      	beq.n	8001f80 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f74:	4b5d      	ldr	r3, [pc, #372]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	4a5c      	ldr	r2, [pc, #368]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001f7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d005      	beq.n	8001f98 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f8c:	4b57      	ldr	r3, [pc, #348]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4a56      	ldr	r2, [pc, #344]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001f92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d024      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	2b80      	cmp	r3, #128	; 0x80
 8001fa6:	d020      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	2b90      	cmp	r3, #144	; 0x90
 8001fae:	d01c      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2ba0      	cmp	r3, #160	; 0xa0
 8001fb6:	d018      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	2bb0      	cmp	r3, #176	; 0xb0
 8001fbe:	d014      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2bc0      	cmp	r3, #192	; 0xc0
 8001fc6:	d010      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2bd0      	cmp	r3, #208	; 0xd0
 8001fce:	d00c      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2be0      	cmp	r3, #224	; 0xe0
 8001fd6:	d008      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2bf0      	cmp	r3, #240	; 0xf0
 8001fde:	d004      	beq.n	8001fea <HAL_RCC_ClockConfig+0x11e>
 8001fe0:	f44f 711d 	mov.w	r1, #628	; 0x274
 8001fe4:	483f      	ldr	r0, [pc, #252]	; (80020e4 <HAL_RCC_ClockConfig+0x218>)
 8001fe6:	f001 fae4 	bl	80035b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fea:	4b40      	ldr	r3, [pc, #256]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	493d      	ldr	r1, [pc, #244]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d059      	beq.n	80020bc <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d010      	beq.n	8002032 <HAL_RCC_ClockConfig+0x166>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d00c      	beq.n	8002032 <HAL_RCC_ClockConfig+0x166>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d008      	beq.n	8002032 <HAL_RCC_ClockConfig+0x166>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b03      	cmp	r3, #3
 8002026:	d004      	beq.n	8002032 <HAL_RCC_ClockConfig+0x166>
 8002028:	f240 217b 	movw	r1, #635	; 0x27b
 800202c:	482d      	ldr	r0, [pc, #180]	; (80020e4 <HAL_RCC_ClockConfig+0x218>)
 800202e:	f001 fac0 	bl	80035b2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d107      	bne.n	800204a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203a:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d119      	bne.n	800207a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e0bd      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b02      	cmp	r3, #2
 8002050:	d003      	beq.n	800205a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002056:	2b03      	cmp	r3, #3
 8002058:	d107      	bne.n	800206a <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800205a:	4b24      	ldr	r3, [pc, #144]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e0ad      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206a:	4b20      	ldr	r3, [pc, #128]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e0a5      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800207a:	4b1c      	ldr	r3, [pc, #112]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f023 0203 	bic.w	r2, r3, #3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	4919      	ldr	r1, [pc, #100]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 8002088:	4313      	orrs	r3, r2
 800208a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800208c:	f7fe fa82 	bl	8000594 <HAL_GetTick>
 8002090:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002092:	e00a      	b.n	80020aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002094:	f7fe fa7e 	bl	8000594 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e08d      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020aa:	4b10      	ldr	r3, [pc, #64]	; (80020ec <HAL_RCC_ClockConfig+0x220>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 020c 	and.w	r2, r3, #12
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d1eb      	bne.n	8002094 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020bc:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 030f 	and.w	r3, r3, #15
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d212      	bcs.n	80020f0 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ca:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 80020cc:	683a      	ldr	r2, [r7, #0]
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d2:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_RCC_ClockConfig+0x21c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d007      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e070      	b.n	80021c6 <HAL_RCC_ClockConfig+0x2fa>
 80020e4:	08003d84 	.word	0x08003d84
 80020e8:	40023c00 	.word	0x40023c00
 80020ec:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d025      	beq.n	8002148 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d018      	beq.n	8002136 <HAL_RCC_ClockConfig+0x26a>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800210c:	d013      	beq.n	8002136 <HAL_RCC_ClockConfig+0x26a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002116:	d00e      	beq.n	8002136 <HAL_RCC_ClockConfig+0x26a>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002120:	d009      	beq.n	8002136 <HAL_RCC_ClockConfig+0x26a>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800212a:	d004      	beq.n	8002136 <HAL_RCC_ClockConfig+0x26a>
 800212c:	f240 21b9 	movw	r1, #697	; 0x2b9
 8002130:	4827      	ldr	r0, [pc, #156]	; (80021d0 <HAL_RCC_ClockConfig+0x304>)
 8002132:	f001 fa3e 	bl	80035b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002136:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_RCC_ClockConfig+0x308>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	4924      	ldr	r1, [pc, #144]	; (80021d4 <HAL_RCC_ClockConfig+0x308>)
 8002144:	4313      	orrs	r3, r2
 8002146:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b00      	cmp	r3, #0
 8002152:	d026      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d018      	beq.n	800218e <HAL_RCC_ClockConfig+0x2c2>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002164:	d013      	beq.n	800218e <HAL_RCC_ClockConfig+0x2c2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800216e:	d00e      	beq.n	800218e <HAL_RCC_ClockConfig+0x2c2>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002178:	d009      	beq.n	800218e <HAL_RCC_ClockConfig+0x2c2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002182:	d004      	beq.n	800218e <HAL_RCC_ClockConfig+0x2c2>
 8002184:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8002188:	4811      	ldr	r0, [pc, #68]	; (80021d0 <HAL_RCC_ClockConfig+0x304>)
 800218a:	f001 fa12 	bl	80035b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800218e:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <HAL_RCC_ClockConfig+0x308>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	490d      	ldr	r1, [pc, #52]	; (80021d4 <HAL_RCC_ClockConfig+0x308>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021a2:	f000 f81d 	bl	80021e0 <HAL_RCC_GetSysClockFreq>
 80021a6:	4601      	mov	r1, r0
 80021a8:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <HAL_RCC_ClockConfig+0x308>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <HAL_RCC_ClockConfig+0x30c>)
 80021b4:	5cd3      	ldrb	r3, [r2, r3]
 80021b6:	fa21 f303 	lsr.w	r3, r1, r3
 80021ba:	4a08      	ldr	r2, [pc, #32]	; (80021dc <HAL_RCC_ClockConfig+0x310>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80021be:	2000      	movs	r0, #0
 80021c0:	f7fe f9a4 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	08003d84 	.word	0x08003d84
 80021d4:	40023800 	.word	0x40023800
 80021d8:	08003e00 	.word	0x08003e00
 80021dc:	20000008 	.word	0x20000008

080021e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	2300      	movs	r3, #0
 80021f0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f6:	4b63      	ldr	r3, [pc, #396]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 030c 	and.w	r3, r3, #12
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d007      	beq.n	8002212 <HAL_RCC_GetSysClockFreq+0x32>
 8002202:	2b08      	cmp	r3, #8
 8002204:	d008      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x38>
 8002206:	2b00      	cmp	r3, #0
 8002208:	f040 80b4 	bne.w	8002374 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800220c:	4b5e      	ldr	r3, [pc, #376]	; (8002388 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800220e:	60bb      	str	r3, [r7, #8]
       break;
 8002210:	e0b3      	b.n	800237a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002212:	4b5e      	ldr	r3, [pc, #376]	; (800238c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002214:	60bb      	str	r3, [r7, #8]
      break;
 8002216:	e0b0      	b.n	800237a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002218:	4b5a      	ldr	r3, [pc, #360]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002220:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002222:	4b58      	ldr	r3, [pc, #352]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d04a      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800222e:	4b55      	ldr	r3, [pc, #340]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	099b      	lsrs	r3, r3, #6
 8002234:	f04f 0400 	mov.w	r4, #0
 8002238:	f240 11ff 	movw	r1, #511	; 0x1ff
 800223c:	f04f 0200 	mov.w	r2, #0
 8002240:	ea03 0501 	and.w	r5, r3, r1
 8002244:	ea04 0602 	and.w	r6, r4, r2
 8002248:	4629      	mov	r1, r5
 800224a:	4632      	mov	r2, r6
 800224c:	f04f 0300 	mov.w	r3, #0
 8002250:	f04f 0400 	mov.w	r4, #0
 8002254:	0154      	lsls	r4, r2, #5
 8002256:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800225a:	014b      	lsls	r3, r1, #5
 800225c:	4619      	mov	r1, r3
 800225e:	4622      	mov	r2, r4
 8002260:	1b49      	subs	r1, r1, r5
 8002262:	eb62 0206 	sbc.w	r2, r2, r6
 8002266:	f04f 0300 	mov.w	r3, #0
 800226a:	f04f 0400 	mov.w	r4, #0
 800226e:	0194      	lsls	r4, r2, #6
 8002270:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002274:	018b      	lsls	r3, r1, #6
 8002276:	1a5b      	subs	r3, r3, r1
 8002278:	eb64 0402 	sbc.w	r4, r4, r2
 800227c:	f04f 0100 	mov.w	r1, #0
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	00e2      	lsls	r2, r4, #3
 8002286:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800228a:	00d9      	lsls	r1, r3, #3
 800228c:	460b      	mov	r3, r1
 800228e:	4614      	mov	r4, r2
 8002290:	195b      	adds	r3, r3, r5
 8002292:	eb44 0406 	adc.w	r4, r4, r6
 8002296:	f04f 0100 	mov.w	r1, #0
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	0262      	lsls	r2, r4, #9
 80022a0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80022a4:	0259      	lsls	r1, r3, #9
 80022a6:	460b      	mov	r3, r1
 80022a8:	4614      	mov	r4, r2
 80022aa:	4618      	mov	r0, r3
 80022ac:	4621      	mov	r1, r4
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f04f 0400 	mov.w	r4, #0
 80022b4:	461a      	mov	r2, r3
 80022b6:	4623      	mov	r3, r4
 80022b8:	f7fd ff86 	bl	80001c8 <__aeabi_uldivmod>
 80022bc:	4603      	mov	r3, r0
 80022be:	460c      	mov	r4, r1
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	e049      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022c4:	4b2f      	ldr	r3, [pc, #188]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	099b      	lsrs	r3, r3, #6
 80022ca:	f04f 0400 	mov.w	r4, #0
 80022ce:	f240 11ff 	movw	r1, #511	; 0x1ff
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	ea03 0501 	and.w	r5, r3, r1
 80022da:	ea04 0602 	and.w	r6, r4, r2
 80022de:	4629      	mov	r1, r5
 80022e0:	4632      	mov	r2, r6
 80022e2:	f04f 0300 	mov.w	r3, #0
 80022e6:	f04f 0400 	mov.w	r4, #0
 80022ea:	0154      	lsls	r4, r2, #5
 80022ec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022f0:	014b      	lsls	r3, r1, #5
 80022f2:	4619      	mov	r1, r3
 80022f4:	4622      	mov	r2, r4
 80022f6:	1b49      	subs	r1, r1, r5
 80022f8:	eb62 0206 	sbc.w	r2, r2, r6
 80022fc:	f04f 0300 	mov.w	r3, #0
 8002300:	f04f 0400 	mov.w	r4, #0
 8002304:	0194      	lsls	r4, r2, #6
 8002306:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800230a:	018b      	lsls	r3, r1, #6
 800230c:	1a5b      	subs	r3, r3, r1
 800230e:	eb64 0402 	sbc.w	r4, r4, r2
 8002312:	f04f 0100 	mov.w	r1, #0
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	00e2      	lsls	r2, r4, #3
 800231c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002320:	00d9      	lsls	r1, r3, #3
 8002322:	460b      	mov	r3, r1
 8002324:	4614      	mov	r4, r2
 8002326:	195b      	adds	r3, r3, r5
 8002328:	eb44 0406 	adc.w	r4, r4, r6
 800232c:	f04f 0100 	mov.w	r1, #0
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	02a2      	lsls	r2, r4, #10
 8002336:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800233a:	0299      	lsls	r1, r3, #10
 800233c:	460b      	mov	r3, r1
 800233e:	4614      	mov	r4, r2
 8002340:	4618      	mov	r0, r3
 8002342:	4621      	mov	r1, r4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f04f 0400 	mov.w	r4, #0
 800234a:	461a      	mov	r2, r3
 800234c:	4623      	mov	r3, r4
 800234e:	f7fd ff3b 	bl	80001c8 <__aeabi_uldivmod>
 8002352:	4603      	mov	r3, r0
 8002354:	460c      	mov	r4, r1
 8002356:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002358:	4b0a      	ldr	r3, [pc, #40]	; (8002384 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	0c1b      	lsrs	r3, r3, #16
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	3301      	adds	r3, #1
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002370:	60bb      	str	r3, [r7, #8]
      break;
 8002372:	e002      	b.n	800237a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002376:	60bb      	str	r3, [r7, #8]
      break;
 8002378:	bf00      	nop
    }
  }
  return sysclockfreq;
 800237a:	68bb      	ldr	r3, [r7, #8]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002384:	40023800 	.word	0x40023800
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200

08002390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b03      	ldr	r3, [pc, #12]	; (80023a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	20000008 	.word	0x20000008

080023a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023ac:	f7ff fff0 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023b0:	4601      	mov	r1, r0
 80023b2:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	0a9b      	lsrs	r3, r3, #10
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	4a03      	ldr	r2, [pc, #12]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40023800 	.word	0x40023800
 80023cc:	08003e10 	.word	0x08003e10

080023d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023d4:	f7ff ffdc 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023d8:	4601      	mov	r1, r0
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	0b5b      	lsrs	r3, r3, #13
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	4a03      	ldr	r2, [pc, #12]	; (80023f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e6:	5cd3      	ldrb	r3, [r2, r3]
 80023e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40023800 	.word	0x40023800
 80023f4:	08003e10 	.word	0x08003e10

080023f8 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e0b4      	b.n	8002574 <HAL_UART_Init+0x17c>
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d031      	beq.n	8002476 <HAL_UART_Init+0x7e>
  { 
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a59      	ldr	r2, [pc, #356]	; (800257c <HAL_UART_Init+0x184>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d013      	beq.n	8002444 <HAL_UART_Init+0x4c>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a57      	ldr	r2, [pc, #348]	; (8002580 <HAL_UART_Init+0x188>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00e      	beq.n	8002444 <HAL_UART_Init+0x4c>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a56      	ldr	r2, [pc, #344]	; (8002584 <HAL_UART_Init+0x18c>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d009      	beq.n	8002444 <HAL_UART_Init+0x4c>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a54      	ldr	r2, [pc, #336]	; (8002588 <HAL_UART_Init+0x190>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d004      	beq.n	8002444 <HAL_UART_Init+0x4c>
 800243a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800243e:	4853      	ldr	r0, [pc, #332]	; (800258c <HAL_UART_Init+0x194>)
 8002440:	f001 f8b7 	bl	80035b2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d037      	beq.n	80024bc <HAL_UART_Init+0xc4>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002454:	d032      	beq.n	80024bc <HAL_UART_Init+0xc4>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800245e:	d02d      	beq.n	80024bc <HAL_UART_Init+0xc4>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002468:	d028      	beq.n	80024bc <HAL_UART_Init+0xc4>
 800246a:	f240 1101 	movw	r1, #257	; 0x101
 800246e:	4847      	ldr	r0, [pc, #284]	; (800258c <HAL_UART_Init+0x194>)
 8002470:	f001 f89f 	bl	80035b2 <assert_failed>
 8002474:	e022      	b.n	80024bc <HAL_UART_Init+0xc4>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a40      	ldr	r2, [pc, #256]	; (800257c <HAL_UART_Init+0x184>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d01d      	beq.n	80024bc <HAL_UART_Init+0xc4>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a3e      	ldr	r2, [pc, #248]	; (8002580 <HAL_UART_Init+0x188>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d018      	beq.n	80024bc <HAL_UART_Init+0xc4>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a3d      	ldr	r2, [pc, #244]	; (8002584 <HAL_UART_Init+0x18c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d013      	beq.n	80024bc <HAL_UART_Init+0xc4>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a3d      	ldr	r2, [pc, #244]	; (8002590 <HAL_UART_Init+0x198>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00e      	beq.n	80024bc <HAL_UART_Init+0xc4>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a3c      	ldr	r2, [pc, #240]	; (8002594 <HAL_UART_Init+0x19c>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_UART_Init+0xc4>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a36      	ldr	r2, [pc, #216]	; (8002588 <HAL_UART_Init+0x190>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d004      	beq.n	80024bc <HAL_UART_Init+0xc4>
 80024b2:	f240 1105 	movw	r1, #261	; 0x105
 80024b6:	4835      	ldr	r0, [pc, #212]	; (800258c <HAL_UART_Init+0x194>)
 80024b8:	f001 f87b 	bl	80035b2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d009      	beq.n	80024d8 <HAL_UART_Init+0xe0>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024cc:	d004      	beq.n	80024d8 <HAL_UART_Init+0xe0>
 80024ce:	f240 1107 	movw	r1, #263	; 0x107
 80024d2:	482e      	ldr	r0, [pc, #184]	; (800258c <HAL_UART_Init+0x194>)
 80024d4:	f001 f86d 	bl	80035b2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d009      	beq.n	80024f4 <HAL_UART_Init+0xfc>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024e8:	d004      	beq.n	80024f4 <HAL_UART_Init+0xfc>
 80024ea:	f44f 7184 	mov.w	r1, #264	; 0x108
 80024ee:	4827      	ldr	r0, [pc, #156]	; (800258c <HAL_UART_Init+0x194>)
 80024f0:	f001 f85f 	bl	80035b2 <assert_failed>
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d106      	bne.n	800250e <HAL_UART_Init+0x116>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f001 f9b7 	bl	800387c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2224      	movs	r2, #36	; 0x24
 8002512:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002524:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 fb76 	bl	8002c18 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800253a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	695a      	ldr	r2, [r3, #20]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800254a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800255a:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2220      	movs	r2, #32
 8002566:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2220      	movs	r2, #32
 800256e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40011000 	.word	0x40011000
 8002580:	40004400 	.word	0x40004400
 8002584:	40004800 	.word	0x40004800
 8002588:	40011400 	.word	0x40011400
 800258c:	08003dbc 	.word	0x08003dbc
 8002590:	40004c00 	.word	0x40004c00
 8002594:	40005000 	.word	0x40005000

08002598 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	4613      	mov	r3, r2
 80025a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b20      	cmp	r3, #32
 80025b0:	d153      	bne.n	800265a <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d002      	beq.n	80025be <HAL_UART_Transmit_DMA+0x26>
 80025b8:	88fb      	ldrh	r3, [r7, #6]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e04c      	b.n	800265c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d101      	bne.n	80025d0 <HAL_UART_Transmit_DMA+0x38>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e045      	b.n	800265c <HAL_UART_Transmit_DMA+0xc4>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	88fa      	ldrh	r2, [r7, #6]
 80025e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	88fa      	ldrh	r2, [r7, #6]
 80025e8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2221      	movs	r2, #33	; 0x21
 80025f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fc:	4a19      	ldr	r2, [pc, #100]	; (8002664 <HAL_UART_Transmit_DMA+0xcc>)
 80025fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002604:	4a18      	ldr	r2, [pc, #96]	; (8002668 <HAL_UART_Transmit_DMA+0xd0>)
 8002606:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	4a17      	ldr	r2, [pc, #92]	; (800266c <HAL_UART_Transmit_DMA+0xd4>)
 800260e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	2200      	movs	r2, #0
 8002616:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 8002618:	f107 0308 	add.w	r3, r7, #8
 800261c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	6819      	ldr	r1, [r3, #0]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	3304      	adds	r3, #4
 800262c:	461a      	mov	r2, r3
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	f7fe fb36 	bl	8000ca0 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800263c:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695a      	ldr	r2, [r3, #20]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002654:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e000      	b.n	800265c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800265a:	2302      	movs	r3, #2
  }
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	080028b9 	.word	0x080028b9
 8002668:	0800290b 	.word	0x0800290b
 800266c:	08002927 	.word	0x08002927

08002670 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8002690:	2300      	movs	r3, #0
 8002692:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8002694:	2300      	movs	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10d      	bne.n	80026c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <HAL_UART_IRQHandler+0x52>
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 fa33 	bl	8002b26 <UART_Receive_IT>
      return;
 80026c0:	e0cc      	b.n	800285c <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 80ab 	beq.w	8002820 <HAL_UART_IRQHandler+0x1b0>
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d105      	bne.n	80026e0 <HAL_UART_IRQHandler+0x70>
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 80a0 	beq.w	8002820 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00a      	beq.n	8002700 <HAL_UART_IRQHandler+0x90>
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026f8:	f043 0201 	orr.w	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	f003 0304 	and.w	r3, r3, #4
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00a      	beq.n	8002720 <HAL_UART_IRQHandler+0xb0>
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002718:	f043 0202 	orr.w	r2, r3, #2
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00a      	beq.n	8002740 <HAL_UART_IRQHandler+0xd0>
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	d005      	beq.n	8002740 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002738:	f043 0204 	orr.w	r2, r3, #4
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00a      	beq.n	8002760 <HAL_UART_IRQHandler+0xf0>
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002758:	f043 0208 	orr.w	r2, r3, #8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002764:	2b00      	cmp	r3, #0
 8002766:	d078      	beq.n	800285a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b00      	cmp	r3, #0
 8002770:	d007      	beq.n	8002782 <HAL_UART_IRQHandler+0x112>
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	f003 0320 	and.w	r3, r3, #32
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 f9d2 	bl	8002b26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf14      	ite	ne
 8002790:	2301      	movne	r3, #1
 8002792:	2300      	moveq	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d102      	bne.n	80027aa <HAL_UART_IRQHandler+0x13a>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d031      	beq.n	800280e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f91b 	bl	80029e6 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d023      	beq.n	8002806 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	695a      	ldr	r2, [r3, #20]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027cc:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d013      	beq.n	80027fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027da:	4a22      	ldr	r2, [pc, #136]	; (8002864 <HAL_UART_IRQHandler+0x1f4>)
 80027dc:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fe faca 	bl	8000d7c <HAL_DMA_Abort_IT>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d016      	beq.n	800281c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027f8:	4610      	mov	r0, r2
 80027fa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027fc:	e00e      	b.n	800281c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f850 	bl	80028a4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002804:	e00a      	b.n	800281c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f84c 	bl	80028a4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800280c:	e006      	b.n	800281c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f848 	bl	80028a4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800281a:	e01e      	b.n	800285a <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800281c:	bf00      	nop
    return;
 800281e:	e01c      	b.n	800285a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_UART_IRQHandler+0x1cc>
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 f908 	bl	8002a4a <UART_Transmit_IT>
    return;
 800283a:	e00f      	b.n	800285c <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00a      	beq.n	800285c <HAL_UART_IRQHandler+0x1ec>
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f950 	bl	8002af6 <UART_EndTransmit_IT>
    return;
 8002856:	bf00      	nop
 8002858:	e000      	b.n	800285c <HAL_UART_IRQHandler+0x1ec>
    return;
 800285a:	bf00      	nop
  }
}
 800285c:	3720      	adds	r7, #32
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	08002a23 	.word	0x08002a23

08002868 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d113      	bne.n	80028fc <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695a      	ldr	r2, [r3, #20]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028f8:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 80028fa:	e002      	b.n	8002902 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7ff ffb3 	bl	8002868 <HAL_UART_TxCpltCallback>
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002916:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7ff ffaf 	bl	800287c <HAL_UART_TxHalfCpltCallback>
}
 800291e:	bf00      	nop
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b084      	sub	sp, #16
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002936:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002942:	2b00      	cmp	r3, #0
 8002944:	bf14      	ite	ne
 8002946:	2301      	movne	r3, #1
 8002948:	2300      	moveq	r3, #0
 800294a:	b2db      	uxtb	r3, r3
 800294c:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b21      	cmp	r3, #33	; 0x21
 8002958:	d108      	bne.n	800296c <UART_DMAError+0x46>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2200      	movs	r2, #0
 8002964:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002966:	68b8      	ldr	r0, [r7, #8]
 8002968:	f000 f827 	bl	80029ba <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	bf14      	ite	ne
 800297a:	2301      	movne	r3, #1
 800297c:	2300      	moveq	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b22      	cmp	r3, #34	; 0x22
 800298c:	d108      	bne.n	80029a0 <UART_DMAError+0x7a>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	2200      	movs	r2, #0
 8002998:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800299a:	68b8      	ldr	r0, [r7, #8]
 800299c:	f000 f823 	bl	80029e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a4:	f043 0210 	orr.w	r2, r3, #16
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80029ac:	68b8      	ldr	r0, [r7, #8]
 80029ae:	f7ff ff79 	bl	80028a4 <HAL_UART_ErrorCallback>
}
 80029b2:	bf00      	nop
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80029d0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2220      	movs	r2, #32
 80029d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695a      	ldr	r2, [r3, #20]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 0201 	bic.w	r2, r2, #1
 8002a0c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2220      	movs	r2, #32
 8002a12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b084      	sub	sp, #16
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f7ff ff31 	bl	80028a4 <HAL_UART_ErrorCallback>
}
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b21      	cmp	r3, #33	; 0x21
 8002a5c:	d144      	bne.n	8002ae8 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a66:	d11a      	bne.n	8002a9e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a7c:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d105      	bne.n	8002a92 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	1c9a      	adds	r2, r3, #2
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	621a      	str	r2, [r3, #32]
 8002a90:	e00e      	b.n	8002ab0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	621a      	str	r2, [r3, #32]
 8002a9c:	e008      	b.n	8002ab0 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	1c59      	adds	r1, r3, #1
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6211      	str	r1, [r2, #32]
 8002aa8:	781a      	ldrb	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4619      	mov	r1, r3
 8002abe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10f      	bne.n	8002ae4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68da      	ldr	r2, [r3, #12]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ae2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	e000      	b.n	8002aea <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002ae8:	2302      	movs	r3, #2
  }
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b0c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff fea6 	bl	8002868 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b22      	cmp	r3, #34	; 0x22
 8002b38:	d169      	bne.n	8002c0e <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b42:	d123      	bne.n	8002b8c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10e      	bne.n	8002b70 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b68:	1c9a      	adds	r2, r3, #2
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	629a      	str	r2, [r3, #40]	; 0x28
 8002b6e:	e029      	b.n	8002bc4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b84:	1c5a      	adds	r2, r3, #1
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	629a      	str	r2, [r3, #40]	; 0x28
 8002b8a:	e01b      	b.n	8002bc4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10a      	bne.n	8002baa <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6858      	ldr	r0, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9e:	1c59      	adds	r1, r3, #1
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6291      	str	r1, [r2, #40]	; 0x28
 8002ba4:	b2c2      	uxtb	r2, r0
 8002ba6:	701a      	strb	r2, [r3, #0]
 8002ba8:	e00c      	b.n	8002bc4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb6:	1c58      	adds	r0, r3, #1
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	6288      	str	r0, [r1, #40]	; 0x28
 8002bbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d118      	bne.n	8002c0a <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68da      	ldr	r2, [r3, #12]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002be6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	695a      	ldr	r2, [r3, #20]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0201 	bic.w	r2, r2, #1
 8002bf6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff fe45 	bl	8002890 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002c06:	2300      	movs	r3, #0
 8002c08:	e002      	b.n	8002c10 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	e000      	b.n	8002c10 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002c0e:	2302      	movs	r3, #2
  }
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c18:	b5b0      	push	{r4, r5, r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	4ab0      	ldr	r2, [pc, #704]	; (8002eec <UART_SetConfig+0x2d4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d904      	bls.n	8002c38 <UART_SetConfig+0x20>
 8002c2e:	f640 1185 	movw	r1, #2437	; 0x985
 8002c32:	48af      	ldr	r0, [pc, #700]	; (8002ef0 <UART_SetConfig+0x2d8>)
 8002c34:	f000 fcbd 	bl	80035b2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d009      	beq.n	8002c54 <UART_SetConfig+0x3c>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c48:	d004      	beq.n	8002c54 <UART_SetConfig+0x3c>
 8002c4a:	f640 1186 	movw	r1, #2438	; 0x986
 8002c4e:	48a8      	ldr	r0, [pc, #672]	; (8002ef0 <UART_SetConfig+0x2d8>)
 8002c50:	f000 fcaf 	bl	80035b2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00e      	beq.n	8002c7a <UART_SetConfig+0x62>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c64:	d009      	beq.n	8002c7a <UART_SetConfig+0x62>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002c6e:	d004      	beq.n	8002c7a <UART_SetConfig+0x62>
 8002c70:	f640 1187 	movw	r1, #2439	; 0x987
 8002c74:	489e      	ldr	r0, [pc, #632]	; (8002ef0 <UART_SetConfig+0x2d8>)
 8002c76:	f000 fc9c 	bl	80035b2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d103      	bne.n	8002c90 <UART_SetConfig+0x78>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d104      	bne.n	8002c9a <UART_SetConfig+0x82>
 8002c90:	f640 1188 	movw	r1, #2440	; 0x988
 8002c94:	4896      	ldr	r0, [pc, #600]	; (8002ef0 <UART_SetConfig+0x2d8>)
 8002c96:	f000 fc8c 	bl	80035b2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ca8:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002cca:	f023 030c 	bic.w	r3, r3, #12
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d02:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d1e:	f040 80ef 	bne.w	8002f00 <UART_SetConfig+0x2e8>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a73      	ldr	r2, [pc, #460]	; (8002ef4 <UART_SetConfig+0x2dc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d004      	beq.n	8002d36 <UART_SetConfig+0x11e>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a71      	ldr	r2, [pc, #452]	; (8002ef8 <UART_SetConfig+0x2e0>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d16c      	bne.n	8002e10 <UART_SetConfig+0x1f8>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002d36:	f7ff fb4b 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4413      	add	r3, r2
 8002d42:	009a      	lsls	r2, r3, #2
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	4a6a      	ldr	r2, [pc, #424]	; (8002efc <UART_SetConfig+0x2e4>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	011c      	lsls	r4, r3, #4
 8002d5a:	f7ff fb39 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	009a      	lsls	r2, r3, #2
 8002d68:	441a      	add	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fbb2 f5f3 	udiv	r5, r2, r3
 8002d74:	f7ff fb2c 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	009a      	lsls	r2, r3, #2
 8002d82:	441a      	add	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8e:	4a5b      	ldr	r2, [pc, #364]	; (8002efc <UART_SetConfig+0x2e4>)
 8002d90:	fba2 2303 	umull	r2, r3, r2, r3
 8002d94:	095b      	lsrs	r3, r3, #5
 8002d96:	2264      	movs	r2, #100	; 0x64
 8002d98:	fb02 f303 	mul.w	r3, r2, r3
 8002d9c:	1aeb      	subs	r3, r5, r3
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	3332      	adds	r3, #50	; 0x32
 8002da2:	4a56      	ldr	r2, [pc, #344]	; (8002efc <UART_SetConfig+0x2e4>)
 8002da4:	fba2 2303 	umull	r2, r3, r2, r3
 8002da8:	095b      	lsrs	r3, r3, #5
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002db0:	441c      	add	r4, r3
 8002db2:	f7ff fb0d 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002db6:	4602      	mov	r2, r0
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009a      	lsls	r2, r3, #2
 8002dc0:	441a      	add	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	fbb2 f5f3 	udiv	r5, r2, r3
 8002dcc:	f7ff fb00 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009a      	lsls	r2, r3, #2
 8002dda:	441a      	add	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	4a45      	ldr	r2, [pc, #276]	; (8002efc <UART_SetConfig+0x2e4>)
 8002de8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dec:	095b      	lsrs	r3, r3, #5
 8002dee:	2264      	movs	r2, #100	; 0x64
 8002df0:	fb02 f303 	mul.w	r3, r2, r3
 8002df4:	1aeb      	subs	r3, r5, r3
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	3332      	adds	r3, #50	; 0x32
 8002dfa:	4a40      	ldr	r2, [pc, #256]	; (8002efc <UART_SetConfig+0x2e4>)
 8002dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002e00:	095b      	lsrs	r3, r3, #5
 8002e02:	f003 0207 	and.w	r2, r3, #7
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4422      	add	r2, r4
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	e159      	b.n	80030c4 <UART_SetConfig+0x4ac>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002e10:	f7ff faca 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4613      	mov	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	009a      	lsls	r2, r3, #2
 8002e1e:	441a      	add	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	4a34      	ldr	r2, [pc, #208]	; (8002efc <UART_SetConfig+0x2e4>)
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	095b      	lsrs	r3, r3, #5
 8002e32:	011c      	lsls	r4, r3, #4
 8002e34:	f7ff fab8 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	009a      	lsls	r2, r3, #2
 8002e42:	441a      	add	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	fbb2 f5f3 	udiv	r5, r2, r3
 8002e4e:	f7ff faab 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002e52:	4602      	mov	r2, r0
 8002e54:	4613      	mov	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	009a      	lsls	r2, r3, #2
 8002e5c:	441a      	add	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e68:	4a24      	ldr	r2, [pc, #144]	; (8002efc <UART_SetConfig+0x2e4>)
 8002e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	2264      	movs	r2, #100	; 0x64
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	1aeb      	subs	r3, r5, r3
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	3332      	adds	r3, #50	; 0x32
 8002e7c:	4a1f      	ldr	r2, [pc, #124]	; (8002efc <UART_SetConfig+0x2e4>)
 8002e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e8a:	441c      	add	r4, r3
 8002e8c:	f7ff fa8c 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002e90:	4602      	mov	r2, r0
 8002e92:	4613      	mov	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4413      	add	r3, r2
 8002e98:	009a      	lsls	r2, r3, #2
 8002e9a:	441a      	add	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	fbb2 f5f3 	udiv	r5, r2, r3
 8002ea6:	f7ff fa7f 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	4613      	mov	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009a      	lsls	r2, r3, #2
 8002eb4:	441a      	add	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec0:	4a0e      	ldr	r2, [pc, #56]	; (8002efc <UART_SetConfig+0x2e4>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	095b      	lsrs	r3, r3, #5
 8002ec8:	2264      	movs	r2, #100	; 0x64
 8002eca:	fb02 f303 	mul.w	r3, r2, r3
 8002ece:	1aeb      	subs	r3, r5, r3
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	3332      	adds	r3, #50	; 0x32
 8002ed4:	4a09      	ldr	r2, [pc, #36]	; (8002efc <UART_SetConfig+0x2e4>)
 8002ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eda:	095b      	lsrs	r3, r3, #5
 8002edc:	f003 0207 	and.w	r2, r3, #7
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4422      	add	r2, r4
 8002ee6:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002ee8:	e0ec      	b.n	80030c4 <UART_SetConfig+0x4ac>
 8002eea:	bf00      	nop
 8002eec:	00a037a0 	.word	0x00a037a0
 8002ef0:	08003dbc 	.word	0x08003dbc
 8002ef4:	40011000 	.word	0x40011000
 8002ef8:	40011400 	.word	0x40011400
 8002efc:	51eb851f 	.word	0x51eb851f
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a71      	ldr	r2, [pc, #452]	; (80030cc <UART_SetConfig+0x4b4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d004      	beq.n	8002f14 <UART_SetConfig+0x2fc>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a70      	ldr	r2, [pc, #448]	; (80030d0 <UART_SetConfig+0x4b8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d16b      	bne.n	8002fec <UART_SetConfig+0x3d4>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f14:	f7ff fa5c 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	4413      	add	r3, r2
 8002f20:	009a      	lsls	r2, r3, #2
 8002f22:	441a      	add	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2e:	4a69      	ldr	r2, [pc, #420]	; (80030d4 <UART_SetConfig+0x4bc>)
 8002f30:	fba2 2303 	umull	r2, r3, r2, r3
 8002f34:	095b      	lsrs	r3, r3, #5
 8002f36:	011c      	lsls	r4, r3, #4
 8002f38:	f7ff fa4a 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	009a      	lsls	r2, r3, #2
 8002f46:	441a      	add	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	fbb2 f5f3 	udiv	r5, r2, r3
 8002f52:	f7ff fa3d 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002f56:	4602      	mov	r2, r0
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009a      	lsls	r2, r3, #2
 8002f60:	441a      	add	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6c:	4a59      	ldr	r2, [pc, #356]	; (80030d4 <UART_SetConfig+0x4bc>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2264      	movs	r2, #100	; 0x64
 8002f76:	fb02 f303 	mul.w	r3, r2, r3
 8002f7a:	1aeb      	subs	r3, r5, r3
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	3332      	adds	r3, #50	; 0x32
 8002f80:	4a54      	ldr	r2, [pc, #336]	; (80030d4 <UART_SetConfig+0x4bc>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	095b      	lsrs	r3, r3, #5
 8002f88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f8c:	441c      	add	r4, r3
 8002f8e:	f7ff fa1f 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002f92:	4602      	mov	r2, r0
 8002f94:	4613      	mov	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	009a      	lsls	r2, r3, #2
 8002f9c:	441a      	add	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	fbb2 f5f3 	udiv	r5, r2, r3
 8002fa8:	f7ff fa12 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002fac:	4602      	mov	r2, r0
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009a      	lsls	r2, r3, #2
 8002fb6:	441a      	add	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc2:	4a44      	ldr	r2, [pc, #272]	; (80030d4 <UART_SetConfig+0x4bc>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	095b      	lsrs	r3, r3, #5
 8002fca:	2264      	movs	r2, #100	; 0x64
 8002fcc:	fb02 f303 	mul.w	r3, r2, r3
 8002fd0:	1aeb      	subs	r3, r5, r3
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	3332      	adds	r3, #50	; 0x32
 8002fd6:	4a3f      	ldr	r2, [pc, #252]	; (80030d4 <UART_SetConfig+0x4bc>)
 8002fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fdc:	095b      	lsrs	r3, r3, #5
 8002fde:	f003 020f 	and.w	r2, r3, #15
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4422      	add	r2, r4
 8002fe8:	609a      	str	r2, [r3, #8]
 8002fea:	e06b      	b.n	80030c4 <UART_SetConfig+0x4ac>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002fec:	f7ff f9dc 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	009a      	lsls	r2, r3, #2
 8002ffa:	441a      	add	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	fbb2 f3f3 	udiv	r3, r2, r3
 8003006:	4a33      	ldr	r2, [pc, #204]	; (80030d4 <UART_SetConfig+0x4bc>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	011c      	lsls	r4, r3, #4
 8003010:	f7ff f9ca 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8003014:	4602      	mov	r2, r0
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	009a      	lsls	r2, r3, #2
 800301e:	441a      	add	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	fbb2 f5f3 	udiv	r5, r2, r3
 800302a:	f7ff f9bd 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800302e:	4602      	mov	r2, r0
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	009a      	lsls	r2, r3, #2
 8003038:	441a      	add	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	fbb2 f3f3 	udiv	r3, r2, r3
 8003044:	4a23      	ldr	r2, [pc, #140]	; (80030d4 <UART_SetConfig+0x4bc>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	2264      	movs	r2, #100	; 0x64
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	1aeb      	subs	r3, r5, r3
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	3332      	adds	r3, #50	; 0x32
 8003058:	4a1e      	ldr	r2, [pc, #120]	; (80030d4 <UART_SetConfig+0x4bc>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003064:	441c      	add	r4, r3
 8003066:	f7ff f99f 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800306a:	4602      	mov	r2, r0
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	009a      	lsls	r2, r3, #2
 8003074:	441a      	add	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003080:	f7ff f992 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8003084:	4602      	mov	r2, r0
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	009a      	lsls	r2, r3, #2
 800308e:	441a      	add	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	fbb2 f3f3 	udiv	r3, r2, r3
 800309a:	4a0e      	ldr	r2, [pc, #56]	; (80030d4 <UART_SetConfig+0x4bc>)
 800309c:	fba2 2303 	umull	r2, r3, r2, r3
 80030a0:	095b      	lsrs	r3, r3, #5
 80030a2:	2264      	movs	r2, #100	; 0x64
 80030a4:	fb02 f303 	mul.w	r3, r2, r3
 80030a8:	1aeb      	subs	r3, r5, r3
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	3332      	adds	r3, #50	; 0x32
 80030ae:	4a09      	ldr	r2, [pc, #36]	; (80030d4 <UART_SetConfig+0x4bc>)
 80030b0:	fba2 2303 	umull	r2, r3, r2, r3
 80030b4:	095b      	lsrs	r3, r3, #5
 80030b6:	f003 020f 	and.w	r2, r3, #15
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4422      	add	r2, r4
 80030c0:	609a      	str	r2, [r3, #8]
}
 80030c2:	e7ff      	b.n	80030c4 <UART_SetConfig+0x4ac>
 80030c4:	bf00      	nop
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bdb0      	pop	{r4, r5, r7, pc}
 80030cc:	40011000 	.word	0x40011000
 80030d0:	40011400 	.word	0x40011400
 80030d4:	51eb851f 	.word	0x51eb851f

080030d8 <debug_buffer_enqueue>:
 @param  	c[in] - value for saving.

* @return 	true/false.
*/
inline static bool debug_buffer_enqueue(unsigned char c)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]
	if(debugBuffer.quantity == DEBUG_BUFFER_SIZE) {
 80030e2:	4b14      	ldr	r3, [pc, #80]	; (8003134 <debug_buffer_enqueue+0x5c>)
 80030e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030e8:	2b7f      	cmp	r3, #127	; 0x7f
 80030ea:	d101      	bne.n	80030f0 <debug_buffer_enqueue+0x18>
		return false;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e01b      	b.n	8003128 <debug_buffer_enqueue+0x50>
	}

	debugBuffer.data[debugBuffer.write] = c;
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <debug_buffer_enqueue+0x5c>)
 80030f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030f6:	490f      	ldr	r1, [pc, #60]	; (8003134 <debug_buffer_enqueue+0x5c>)
 80030f8:	79fa      	ldrb	r2, [r7, #7]
 80030fa:	54ca      	strb	r2, [r1, r3]
	debugBuffer.quantity++;
 80030fc:	4b0d      	ldr	r3, [pc, #52]	; (8003134 <debug_buffer_enqueue+0x5c>)
 80030fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003102:	3301      	adds	r3, #1
 8003104:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <debug_buffer_enqueue+0x5c>)
 8003106:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	debugBuffer.write = (debugBuffer.write == DEBUG_BUFFER_SIZE - 1u) ? 0ul: (debugBuffer.write + 1u);
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <debug_buffer_enqueue+0x5c>)
 800310c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003110:	2b7e      	cmp	r3, #126	; 0x7e
 8003112:	d004      	beq.n	800311e <debug_buffer_enqueue+0x46>
 8003114:	4b07      	ldr	r3, [pc, #28]	; (8003134 <debug_buffer_enqueue+0x5c>)
 8003116:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800311a:	3301      	adds	r3, #1
 800311c:	e000      	b.n	8003120 <debug_buffer_enqueue+0x48>
 800311e:	2300      	movs	r3, #0
 8003120:	4a04      	ldr	r2, [pc, #16]	; (8003134 <debug_buffer_enqueue+0x5c>)
 8003122:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	return true;
 8003126:	2301      	movs	r3, #1
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	20000028 	.word	0x20000028

08003138 <debug_buffer_denqueue>:
 @param  	*c[out] - pointer to the variable in which need to be return value.

* @return 	true/false.
*/
inline static bool debug_buffer_denqueue(unsigned char *c)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	if(debugBuffer.quantity == 0ul) {
 8003140:	4b14      	ldr	r3, [pc, #80]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003142:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <debug_buffer_denqueue+0x16>
		return false;
 800314a:	2300      	movs	r3, #0
 800314c:	e01c      	b.n	8003188 <debug_buffer_denqueue+0x50>
	}

	(*c) = debugBuffer.data[debugBuffer.read];
 800314e:	4b11      	ldr	r3, [pc, #68]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	4a0f      	ldr	r2, [pc, #60]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003156:	5cd2      	ldrb	r2, [r2, r3]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	701a      	strb	r2, [r3, #0]
	debugBuffer.quantity--;
 800315c:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <debug_buffer_denqueue+0x5c>)
 800315e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003162:	3b01      	subs	r3, #1
 8003164:	4a0b      	ldr	r2, [pc, #44]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003166:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	debugBuffer.read = (debugBuffer.read == DEBUG_BUFFER_SIZE - 1ul) ? 0ul : (debugBuffer.read + 1ul);
 800316a:	4b0a      	ldr	r3, [pc, #40]	; (8003194 <debug_buffer_denqueue+0x5c>)
 800316c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003170:	2b7e      	cmp	r3, #126	; 0x7e
 8003172:	d004      	beq.n	800317e <debug_buffer_denqueue+0x46>
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317a:	3301      	adds	r3, #1
 800317c:	e000      	b.n	8003180 <debug_buffer_denqueue+0x48>
 800317e:	2300      	movs	r3, #0
 8003180:	4a04      	ldr	r2, [pc, #16]	; (8003194 <debug_buffer_denqueue+0x5c>)
 8003182:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	return true;
 8003186:	2301      	movs	r3, #1
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	20000028 	.word	0x20000028

08003198 <debug_transmit>:
 @param  	none.

* @return 	none.
*/
inline static void debug_transmit(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
	size_t nbm = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	603b      	str	r3, [r7, #0]

	nbm = debugBuffer.quantity;
 80031a2:	4b17      	ldr	r3, [pc, #92]	; (8003200 <debug_transmit+0x68>)
 80031a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031a8:	603b      	str	r3, [r7, #0]

	for(size_t i = 0; i < nbm; i++) {
 80031aa:	2300      	movs	r3, #0
 80031ac:	607b      	str	r3, [r7, #4]
 80031ae:	e008      	b.n	80031c2 <debug_transmit+0x2a>
		debug_buffer_denqueue(&dbgOutput[i]);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a14      	ldr	r2, [pc, #80]	; (8003204 <debug_transmit+0x6c>)
 80031b4:	4413      	add	r3, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff ffbe 	bl	8003138 <debug_buffer_denqueue>
	for(size_t i = 0; i < nbm; i++) {
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3301      	adds	r3, #1
 80031c0:	607b      	str	r3, [r7, #4]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d3f2      	bcc.n	80031b0 <debug_transmit+0x18>
	}

	HAL_UART_Transmit_DMA(&huart2, dbgOutput, nbm);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	461a      	mov	r2, r3
 80031d0:	490c      	ldr	r1, [pc, #48]	; (8003204 <debug_transmit+0x6c>)
 80031d2:	480d      	ldr	r0, [pc, #52]	; (8003208 <debug_transmit+0x70>)
 80031d4:	f7ff f9e0 	bl	8002598 <HAL_UART_Transmit_DMA>
	while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY) {};
 80031d8:	bf00      	nop
 80031da:	480c      	ldr	r0, [pc, #48]	; (800320c <debug_transmit+0x74>)
 80031dc:	f7fd ff7a 	bl	80010d4 <HAL_DMA_GetState>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d1f9      	bne.n	80031da <debug_transmit+0x42>
	while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != true) {};
 80031e6:	bf00      	nop
 80031e8:	4b07      	ldr	r3, [pc, #28]	; (8003208 <debug_transmit+0x70>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f2:	2b80      	cmp	r3, #128	; 0x80
 80031f4:	d1f8      	bne.n	80031e8 <debug_transmit+0x50>
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000028 	.word	0x20000028
 8003204:	200000b4 	.word	0x200000b4
 8003208:	200003a4 	.word	0x200003a4
 800320c:	20000304 	.word	0x20000304

08003210 <test_char>:
//_____ S T A T I   F U N C T I O N   D E F I N I T I O N   __________________
static inline bool test_char(const unsigned char c)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
	return (c < 0x7f) ? true : false;
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	2b7e      	cmp	r3, #126	; 0x7e
 800321e:	bf94      	ite	ls
 8003220:	2301      	movls	r3, #1
 8003222:	2300      	movhi	r3, #0
 8003224:	b2db      	uxtb	r3, r3
}
 8003226:	4618      	mov	r0, r3
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <xdev_std_out>:

static void xdev_std_out(unsigned char c)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	4603      	mov	r3, r0
 800323a:	71fb      	strb	r3, [r7, #7]
	if(test_char(c))
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff ffe6 	bl	8003210 <test_char>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d008      	beq.n	800325c <xdev_std_out+0x2a>
	{
		debug_buffer_enqueue(c);
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff43 	bl	80030d8 <debug_buffer_enqueue>
		if(c == '\n') {
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	2b0a      	cmp	r3, #10
 8003256:	d101      	bne.n	800325c <xdev_std_out+0x2a>
			debug_transmit();
 8003258:	f7ff ff9e 	bl	8003198 <debug_transmit>
		}
	}

}
 800325c:	bf00      	nop
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <dbg_port_init>:
* @param  	none.
*
* @return 	none.
*/
void dbg_port_init(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
	xdev_out(xdev_std_out);
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <dbg_port_init+0x14>)
 800326a:	4a04      	ldr	r2, [pc, #16]	; (800327c <dbg_port_init+0x18>)
 800326c:	601a      	str	r2, [r3, #0]
}
 800326e:	bf00      	nop
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	20000140 	.word	0x20000140
 800327c:	08003233 	.word	0x08003233

08003280 <debug_init>:
* @param  	none.
*
* @return 	none.
*/
void debug_init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
	dbg_on = true;
 8003284:	4b04      	ldr	r3, [pc, #16]	; (8003298 <debug_init+0x18>)
 8003286:	2201      	movs	r2, #1
 8003288:	701a      	strb	r2, [r3, #0]
	debug_level = DBG_FULL;
 800328a:	4b04      	ldr	r3, [pc, #16]	; (800329c <debug_init+0x1c>)
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]
	dbg_port_init();
 8003290:	f7ff ffe8 	bl	8003264 <dbg_port_init>
}
 8003294:	bf00      	nop
 8003296:	bd80      	pop	{r7, pc}
 8003298:	20000133 	.word	0x20000133
 800329c:	20000134 	.word	0x20000134

080032a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	607b      	str	r3, [r7, #4]
 80032aa:	4b23      	ldr	r3, [pc, #140]	; (8003338 <MX_DMA_Init+0x98>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	4a22      	ldr	r2, [pc, #136]	; (8003338 <MX_DMA_Init+0x98>)
 80032b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80032b4:	6313      	str	r3, [r2, #48]	; 0x30
 80032b6:	4b20      	ldr	r3, [pc, #128]	; (8003338 <MX_DMA_Init+0x98>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	603b      	str	r3, [r7, #0]
 80032c6:	4b1c      	ldr	r3, [pc, #112]	; (8003338 <MX_DMA_Init+0x98>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	4a1b      	ldr	r2, [pc, #108]	; (8003338 <MX_DMA_Init+0x98>)
 80032cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032d0:	6313      	str	r3, [r2, #48]	; 0x30
 80032d2:	4b19      	ldr	r3, [pc, #100]	; (8003338 <MX_DMA_Init+0x98>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80032de:	2200      	movs	r2, #0
 80032e0:	2100      	movs	r1, #0
 80032e2:	200c      	movs	r0, #12
 80032e4:	f7fd fa70 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80032e8:	200c      	movs	r0, #12
 80032ea:	f7fd fa99 	bl	8000820 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80032ee:	2200      	movs	r2, #0
 80032f0:	2100      	movs	r1, #0
 80032f2:	200e      	movs	r0, #14
 80032f4:	f7fd fa68 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80032f8:	200e      	movs	r0, #14
 80032fa:	f7fd fa91 	bl	8000820 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80032fe:	2200      	movs	r2, #0
 8003300:	2100      	movs	r1, #0
 8003302:	2011      	movs	r0, #17
 8003304:	f7fd fa60 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003308:	2011      	movs	r0, #17
 800330a:	f7fd fa89 	bl	8000820 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800330e:	2200      	movs	r2, #0
 8003310:	2100      	movs	r1, #0
 8003312:	203a      	movs	r0, #58	; 0x3a
 8003314:	f7fd fa58 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003318:	203a      	movs	r0, #58	; 0x3a
 800331a:	f7fd fa81 	bl	8000820 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800331e:	2200      	movs	r2, #0
 8003320:	2100      	movs	r1, #0
 8003322:	2046      	movs	r0, #70	; 0x46
 8003324:	f7fd fa50 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003328:	2046      	movs	r0, #70	; 0x46
 800332a:	f7fd fa79 	bl	8000820 <HAL_NVIC_EnableIRQ>

}
 800332e:	bf00      	nop
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800

0800333c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC3   ------> I2S2_SD
*/
void MX_GPIO_Init(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b08a      	sub	sp, #40	; 0x28
 8003340:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003342:	f107 0314 	add.w	r3, r7, #20
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	609a      	str	r2, [r3, #8]
 800334e:	60da      	str	r2, [r3, #12]
 8003350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	4b4c      	ldr	r3, [pc, #304]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	4a4b      	ldr	r2, [pc, #300]	; (8003488 <MX_GPIO_Init+0x14c>)
 800335c:	f043 0304 	orr.w	r3, r3, #4
 8003360:	6313      	str	r3, [r2, #48]	; 0x30
 8003362:	4b49      	ldr	r3, [pc, #292]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	f003 0304 	and.w	r3, r3, #4
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b45      	ldr	r3, [pc, #276]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	4a44      	ldr	r2, [pc, #272]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800337c:	6313      	str	r3, [r2, #48]	; 0x30
 800337e:	4b42      	ldr	r3, [pc, #264]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	4b3e      	ldr	r3, [pc, #248]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003392:	4a3d      	ldr	r2, [pc, #244]	; (8003488 <MX_GPIO_Init+0x14c>)
 8003394:	f043 0301 	orr.w	r3, r3, #1
 8003398:	6313      	str	r3, [r2, #48]	; 0x30
 800339a:	4b3b      	ldr	r3, [pc, #236]	; (8003488 <MX_GPIO_Init+0x14c>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a6:	2300      	movs	r3, #0
 80033a8:	607b      	str	r3, [r7, #4]
 80033aa:	4b37      	ldr	r3, [pc, #220]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ae:	4a36      	ldr	r2, [pc, #216]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033b0:	f043 0302 	orr.w	r3, r3, #2
 80033b4:	6313      	str	r3, [r2, #48]	; 0x30
 80033b6:	4b34      	ldr	r3, [pc, #208]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	607b      	str	r3, [r7, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	4b30      	ldr	r3, [pc, #192]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	4a2f      	ldr	r2, [pc, #188]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033cc:	f043 0308 	orr.w	r3, r3, #8
 80033d0:	6313      	str	r3, [r2, #48]	; 0x30
 80033d2:	4b2d      	ldr	r3, [pc, #180]	; (8003488 <MX_GPIO_Init+0x14c>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f003 0308 	and.w	r3, r3, #8
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80033de:	2201      	movs	r2, #1
 80033e0:	2101      	movs	r1, #1
 80033e2:	482a      	ldr	r0, [pc, #168]	; (800348c <MX_GPIO_Init+0x150>)
 80033e4:	f7fe fa4e 	bl	8001884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80033e8:	2200      	movs	r2, #0
 80033ea:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80033ee:	4828      	ldr	r0, [pc, #160]	; (8003490 <MX_GPIO_Init+0x154>)
 80033f0:	f7fe fa48 	bl	8001884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80033f4:	2301      	movs	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033f8:	2301      	movs	r3, #1
 80033fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003400:	2300      	movs	r3, #0
 8003402:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003404:	f107 0314 	add.w	r3, r7, #20
 8003408:	4619      	mov	r1, r3
 800340a:	4820      	ldr	r0, [pc, #128]	; (800348c <MX_GPIO_Init+0x150>)
 800340c:	f7fd ff4e 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003410:	2308      	movs	r3, #8
 8003412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341c:	2300      	movs	r3, #0
 800341e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003420:	2305      	movs	r3, #5
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	4619      	mov	r1, r3
 800342a:	4818      	ldr	r0, [pc, #96]	; (800348c <MX_GPIO_Init+0x150>)
 800342c:	f7fd ff3e 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003430:	2301      	movs	r3, #1
 8003432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003434:	4b17      	ldr	r3, [pc, #92]	; (8003494 <MX_GPIO_Init+0x158>)
 8003436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800343c:	f107 0314 	add.w	r3, r7, #20
 8003440:	4619      	mov	r1, r3
 8003442:	4815      	ldr	r0, [pc, #84]	; (8003498 <MX_GPIO_Init+0x15c>)
 8003444:	f7fd ff32 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003448:	2304      	movs	r3, #4
 800344a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800344c:	2300      	movs	r3, #0
 800344e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	4619      	mov	r1, r3
 800345a:	4810      	ldr	r0, [pc, #64]	; (800349c <MX_GPIO_Init+0x160>)
 800345c:	f7fd ff26 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8003460:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003466:	2301      	movs	r3, #1
 8003468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346a:	2300      	movs	r3, #0
 800346c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800346e:	2300      	movs	r3, #0
 8003470:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003472:	f107 0314 	add.w	r3, r7, #20
 8003476:	4619      	mov	r1, r3
 8003478:	4805      	ldr	r0, [pc, #20]	; (8003490 <MX_GPIO_Init+0x154>)
 800347a:	f7fd ff17 	bl	80012ac <HAL_GPIO_Init>

}
 800347e:	bf00      	nop
 8003480:	3728      	adds	r7, #40	; 0x28
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40023800 	.word	0x40023800
 800348c:	40020800 	.word	0x40020800
 8003490:	40020c00 	.word	0x40020c00
 8003494:	10120000 	.word	0x10120000
 8003498:	40020000 	.word	0x40020000
 800349c:	40020400 	.word	0x40020400

080034a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034a4:	f7fd f810 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034a8:	f000 f812 	bl	80034d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034ac:	f7ff ff46 	bl	800333c <MX_GPIO_Init>
  MX_DMA_Init();
 80034b0:	f7ff fef6 	bl	80032a0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80034b4:	f000 f9b8 	bl	8003828 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80034b8:	f000 f98c 	bl	80037d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80034bc:	f000 f960 	bl	8003780 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  debug_init();
 80034c0:	f7ff fede 	bl	8003280 <debug_init>

    /* USER CODE BEGIN 3 */
//	  extern void queue_test(void);
//	  queue_test();

	  HAL_Delay(1000);
 80034c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034c8:	f7fd f870 	bl	80005ac <HAL_Delay>
 80034cc:	e7fa      	b.n	80034c4 <main+0x24>
	...

080034d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b094      	sub	sp, #80	; 0x50
 80034d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034d6:	f107 0320 	add.w	r3, r7, #32
 80034da:	2230      	movs	r2, #48	; 0x30
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 fbe4 	bl	8003cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034e4:	f107 030c 	add.w	r3, r7, #12
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034f4:	2300      	movs	r3, #0
 80034f6:	60bb      	str	r3, [r7, #8]
 80034f8:	4b28      	ldr	r3, [pc, #160]	; (800359c <SystemClock_Config+0xcc>)
 80034fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fc:	4a27      	ldr	r2, [pc, #156]	; (800359c <SystemClock_Config+0xcc>)
 80034fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003502:	6413      	str	r3, [r2, #64]	; 0x40
 8003504:	4b25      	ldr	r3, [pc, #148]	; (800359c <SystemClock_Config+0xcc>)
 8003506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003510:	2300      	movs	r3, #0
 8003512:	607b      	str	r3, [r7, #4]
 8003514:	4b22      	ldr	r3, [pc, #136]	; (80035a0 <SystemClock_Config+0xd0>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a21      	ldr	r2, [pc, #132]	; (80035a0 <SystemClock_Config+0xd0>)
 800351a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b1f      	ldr	r3, [pc, #124]	; (80035a0 <SystemClock_Config+0xd0>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800352c:	2301      	movs	r3, #1
 800352e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003534:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003536:	2302      	movs	r3, #2
 8003538:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800353a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800353e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003540:	2308      	movs	r3, #8
 8003542:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003544:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003548:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800354a:	2302      	movs	r3, #2
 800354c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800354e:	2307      	movs	r3, #7
 8003550:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003552:	f107 0320 	add.w	r3, r7, #32
 8003556:	4618      	mov	r0, r3
 8003558:	f7fe f9c6 	bl	80018e8 <HAL_RCC_OscConfig>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003562:	f000 f81f 	bl	80035a4 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003566:	230f      	movs	r3, #15
 8003568:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800356a:	2302      	movs	r3, #2
 800356c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003572:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003576:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003578:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800357c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800357e:	f107 030c 	add.w	r3, r7, #12
 8003582:	2105      	movs	r1, #5
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fca1 	bl	8001ecc <HAL_RCC_ClockConfig>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003590:	f000 f808 	bl	80035a4 <Error_Handler>
  }
}
 8003594:	bf00      	nop
 8003596:	3750      	adds	r7, #80	; 0x50
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40023800 	.word	0x40023800
 80035a0:	40007000 	.word	0x40007000

080035a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
//	debug_error("Wrong parameters value: file %s on line %d\r\n", file, line);
  /* USER CODE END 6 */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	607b      	str	r3, [r7, #4]
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <HAL_MspInit+0x4c>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	4a0f      	ldr	r2, [pc, #60]	; (8003614 <HAL_MspInit+0x4c>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	; 0x44
 80035de:	4b0d      	ldr	r3, [pc, #52]	; (8003614 <HAL_MspInit+0x4c>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	4b09      	ldr	r3, [pc, #36]	; (8003614 <HAL_MspInit+0x4c>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	4a08      	ldr	r2, [pc, #32]	; (8003614 <HAL_MspInit+0x4c>)
 80035f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f8:	6413      	str	r3, [r2, #64]	; 0x40
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <HAL_MspInit+0x4c>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003606:	2007      	movs	r0, #7
 8003608:	f7fd f8be 	bl	8000788 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800360c:	bf00      	nop
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40023800 	.word	0x40023800

08003618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003626:	b480      	push	{r7}
 8003628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800362a:	e7fe      	b.n	800362a <HardFault_Handler+0x4>

0800362c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003630:	e7fe      	b.n	8003630 <MemManage_Handler+0x4>

08003632 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003632:	b480      	push	{r7}
 8003634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003636:	e7fe      	b.n	8003636 <BusFault_Handler+0x4>

08003638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800363c:	e7fe      	b.n	800363c <UsageFault_Handler+0x4>

0800363e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800363e:	b480      	push	{r7}
 8003640:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800365a:	b480      	push	{r7}
 800365c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800366c:	f7fc ff7e 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003670:	bf00      	nop
 8003672:	bd80      	pop	{r7, pc}

08003674 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003678:	4802      	ldr	r0, [pc, #8]	; (8003684 <DMA1_Stream1_IRQHandler+0x10>)
 800367a:	f7fd fba1 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000144 	.word	0x20000144

08003688 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800368c:	4802      	ldr	r0, [pc, #8]	; (8003698 <DMA1_Stream3_IRQHandler+0x10>)
 800368e:	f7fd fb97 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	200001e4 	.word	0x200001e4

0800369c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80036a0:	4802      	ldr	r0, [pc, #8]	; (80036ac <DMA1_Stream6_IRQHandler+0x10>)
 80036a2:	f7fd fb8d 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000304 	.word	0x20000304

080036b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80036b4:	4802      	ldr	r0, [pc, #8]	; (80036c0 <USART1_IRQHandler+0x10>)
 80036b6:	f7fe ffdb 	bl	8002670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000364 	.word	0x20000364

080036c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80036c8:	4802      	ldr	r0, [pc, #8]	; (80036d4 <USART2_IRQHandler+0x10>)
 80036ca:	f7fe ffd1 	bl	8002670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	200003a4 	.word	0x200003a4

080036d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80036dc:	4802      	ldr	r0, [pc, #8]	; (80036e8 <USART3_IRQHandler+0x10>)
 80036de:	f7fe ffc7 	bl	8002670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	200001a4 	.word	0x200001a4

080036ec <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80036f0:	4802      	ldr	r0, [pc, #8]	; (80036fc <DMA2_Stream2_IRQHandler+0x10>)
 80036f2:	f7fd fb65 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200002a4 	.word	0x200002a4

08003700 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003704:	4802      	ldr	r0, [pc, #8]	; (8003710 <DMA2_Stream7_IRQHandler+0x10>)
 8003706:	f7fd fb5b 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800370a:	bf00      	nop
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	20000244 	.word	0x20000244

08003714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003718:	4b16      	ldr	r3, [pc, #88]	; (8003774 <SystemInit+0x60>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	4a15      	ldr	r2, [pc, #84]	; (8003774 <SystemInit+0x60>)
 8003720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003728:	4b13      	ldr	r3, [pc, #76]	; (8003778 <SystemInit+0x64>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a12      	ldr	r2, [pc, #72]	; (8003778 <SystemInit+0x64>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003734:	4b10      	ldr	r3, [pc, #64]	; (8003778 <SystemInit+0x64>)
 8003736:	2200      	movs	r2, #0
 8003738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800373a:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <SystemInit+0x64>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a0e      	ldr	r2, [pc, #56]	; (8003778 <SystemInit+0x64>)
 8003740:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003744:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800374a:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <SystemInit+0x64>)
 800374c:	4a0b      	ldr	r2, [pc, #44]	; (800377c <SystemInit+0x68>)
 800374e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003750:	4b09      	ldr	r3, [pc, #36]	; (8003778 <SystemInit+0x64>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a08      	ldr	r2, [pc, #32]	; (8003778 <SystemInit+0x64>)
 8003756:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800375a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800375c:	4b06      	ldr	r3, [pc, #24]	; (8003778 <SystemInit+0x64>)
 800375e:	2200      	movs	r2, #0
 8003760:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003762:	4b04      	ldr	r3, [pc, #16]	; (8003774 <SystemInit+0x60>)
 8003764:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003768:	609a      	str	r2, [r3, #8]
#endif
}
 800376a:	bf00      	nop
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr
 8003774:	e000ed00 	.word	0xe000ed00
 8003778:	40023800 	.word	0x40023800
 800377c:	24003010 	.word	0x24003010

08003780 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8003784:	4b11      	ldr	r3, [pc, #68]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 8003786:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <MX_USART1_UART_Init+0x50>)
 8003788:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 800378c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003790:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003792:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 8003794:	2200      	movs	r2, #0
 8003796:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 800379a:	2200      	movs	r2, #0
 800379c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800379e:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037a4:	4b09      	ldr	r3, [pc, #36]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 80037a6:	220c      	movs	r2, #12
 80037a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037aa:	4b08      	ldr	r3, [pc, #32]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037b0:	4b06      	ldr	r3, [pc, #24]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037b6:	4805      	ldr	r0, [pc, #20]	; (80037cc <MX_USART1_UART_Init+0x4c>)
 80037b8:	f7fe fe1e 	bl	80023f8 <HAL_UART_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80037c2:	f7ff feef 	bl	80035a4 <Error_Handler>
  }

}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20000364 	.word	0x20000364
 80037d0:	40011000 	.word	0x40011000

080037d4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80037d8:	4b11      	ldr	r3, [pc, #68]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037da:	4a12      	ldr	r2, [pc, #72]	; (8003824 <MX_USART2_UART_Init+0x50>)
 80037dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 80037de:	4b10      	ldr	r3, [pc, #64]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037e0:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80037e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037e6:	4b0e      	ldr	r3, [pc, #56]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80037ec:	4b0c      	ldr	r3, [pc, #48]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80037f2:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80037f8:	4b09      	ldr	r3, [pc, #36]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 80037fa:	2208      	movs	r2, #8
 80037fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037fe:	4b08      	ldr	r3, [pc, #32]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 8003800:	2200      	movs	r2, #0
 8003802:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003804:	4b06      	ldr	r3, [pc, #24]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 8003806:	2200      	movs	r2, #0
 8003808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800380a:	4805      	ldr	r0, [pc, #20]	; (8003820 <MX_USART2_UART_Init+0x4c>)
 800380c:	f7fe fdf4 	bl	80023f8 <HAL_UART_Init>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003816:	f7ff fec5 	bl	80035a4 <Error_Handler>
  }

}
 800381a:	bf00      	nop
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	200003a4 	.word	0x200003a4
 8003824:	40004400 	.word	0x40004400

08003828 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800382c:	4b11      	ldr	r3, [pc, #68]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 800382e:	4a12      	ldr	r2, [pc, #72]	; (8003878 <MX_USART3_UART_Init+0x50>)
 8003830:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003832:	4b10      	ldr	r3, [pc, #64]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 8003834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003838:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800383a:	4b0e      	ldr	r3, [pc, #56]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 800383c:	2200      	movs	r2, #0
 800383e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003840:	4b0c      	ldr	r3, [pc, #48]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 8003842:	2200      	movs	r2, #0
 8003844:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003846:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 8003848:	2200      	movs	r2, #0
 800384a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 800384e:	220c      	movs	r2, #12
 8003850:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003852:	4b08      	ldr	r3, [pc, #32]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 8003854:	2200      	movs	r2, #0
 8003856:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003858:	4b06      	ldr	r3, [pc, #24]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 800385a:	2200      	movs	r2, #0
 800385c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800385e:	4805      	ldr	r0, [pc, #20]	; (8003874 <MX_USART3_UART_Init+0x4c>)
 8003860:	f7fe fdca 	bl	80023f8 <HAL_UART_Init>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800386a:	f7ff fe9b 	bl	80035a4 <Error_Handler>
  }

}
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	200001a4 	.word	0x200001a4
 8003878:	40004800 	.word	0x40004800

0800387c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08e      	sub	sp, #56	; 0x38
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	609a      	str	r2, [r3, #8]
 8003890:	60da      	str	r2, [r3, #12]
 8003892:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a7e      	ldr	r2, [pc, #504]	; (8003a94 <HAL_UART_MspInit+0x218>)
 800389a:	4293      	cmp	r3, r2
 800389c:	f040 8092 	bne.w	80039c4 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80038a0:	2300      	movs	r3, #0
 80038a2:	623b      	str	r3, [r7, #32]
 80038a4:	4b7c      	ldr	r3, [pc, #496]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a8:	4a7b      	ldr	r2, [pc, #492]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038aa:	f043 0310 	orr.w	r3, r3, #16
 80038ae:	6453      	str	r3, [r2, #68]	; 0x44
 80038b0:	4b79      	ldr	r3, [pc, #484]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	623b      	str	r3, [r7, #32]
 80038ba:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038bc:	2300      	movs	r3, #0
 80038be:	61fb      	str	r3, [r7, #28]
 80038c0:	4b75      	ldr	r3, [pc, #468]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	4a74      	ldr	r2, [pc, #464]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038c6:	f043 0301 	orr.w	r3, r3, #1
 80038ca:	6313      	str	r3, [r2, #48]	; 0x30
 80038cc:	4b72      	ldr	r3, [pc, #456]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80038d8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80038dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038de:	2302      	movs	r3, #2
 80038e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038e2:	2301      	movs	r3, #1
 80038e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e6:	2303      	movs	r3, #3
 80038e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80038ea:	2307      	movs	r3, #7
 80038ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038f2:	4619      	mov	r1, r3
 80038f4:	4869      	ldr	r0, [pc, #420]	; (8003a9c <HAL_UART_MspInit+0x220>)
 80038f6:	f7fd fcd9 	bl	80012ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80038fa:	4b69      	ldr	r3, [pc, #420]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 80038fc:	4a69      	ldr	r2, [pc, #420]	; (8003aa4 <HAL_UART_MspInit+0x228>)
 80038fe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003900:	4b67      	ldr	r3, [pc, #412]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003902:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003906:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003908:	4b65      	ldr	r3, [pc, #404]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 800390a:	2200      	movs	r2, #0
 800390c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800390e:	4b64      	ldr	r3, [pc, #400]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003910:	2200      	movs	r2, #0
 8003912:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003914:	4b62      	ldr	r3, [pc, #392]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003916:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800391a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800391c:	4b60      	ldr	r3, [pc, #384]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 800391e:	2200      	movs	r2, #0
 8003920:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003922:	4b5f      	ldr	r3, [pc, #380]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003924:	2200      	movs	r2, #0
 8003926:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003928:	4b5d      	ldr	r3, [pc, #372]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 800392a:	2200      	movs	r2, #0
 800392c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800392e:	4b5c      	ldr	r3, [pc, #368]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003930:	2200      	movs	r2, #0
 8003932:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003934:	4b5a      	ldr	r3, [pc, #360]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003936:	2200      	movs	r2, #0
 8003938:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800393a:	4859      	ldr	r0, [pc, #356]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 800393c:	f7fc ff94 	bl	8000868 <HAL_DMA_Init>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003946:	f7ff fe2d 	bl	80035a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a54      	ldr	r2, [pc, #336]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 800394e:	635a      	str	r2, [r3, #52]	; 0x34
 8003950:	4a53      	ldr	r2, [pc, #332]	; (8003aa0 <HAL_UART_MspInit+0x224>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003956:	4b54      	ldr	r3, [pc, #336]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003958:	4a54      	ldr	r2, [pc, #336]	; (8003aac <HAL_UART_MspInit+0x230>)
 800395a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800395c:	4b52      	ldr	r3, [pc, #328]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 800395e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003962:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003964:	4b50      	ldr	r3, [pc, #320]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003966:	2240      	movs	r2, #64	; 0x40
 8003968:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396a:	4b4f      	ldr	r3, [pc, #316]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 800396c:	2200      	movs	r2, #0
 800396e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003970:	4b4d      	ldr	r3, [pc, #308]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003976:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003978:	4b4b      	ldr	r3, [pc, #300]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 800397a:	2200      	movs	r2, #0
 800397c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800397e:	4b4a      	ldr	r3, [pc, #296]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003980:	2200      	movs	r2, #0
 8003982:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003984:	4b48      	ldr	r3, [pc, #288]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003986:	2200      	movs	r2, #0
 8003988:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800398a:	4b47      	ldr	r3, [pc, #284]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 800398c:	2200      	movs	r2, #0
 800398e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003990:	4b45      	ldr	r3, [pc, #276]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003992:	2200      	movs	r2, #0
 8003994:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003996:	4844      	ldr	r0, [pc, #272]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 8003998:	f7fc ff66 	bl	8000868 <HAL_DMA_Init>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80039a2:	f7ff fdff 	bl	80035a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a3f      	ldr	r2, [pc, #252]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
 80039ac:	4a3e      	ldr	r2, [pc, #248]	; (8003aa8 <HAL_UART_MspInit+0x22c>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80039b2:	2200      	movs	r2, #0
 80039b4:	2100      	movs	r1, #0
 80039b6:	2025      	movs	r0, #37	; 0x25
 80039b8:	f7fc ff06 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80039bc:	2025      	movs	r0, #37	; 0x25
 80039be:	f7fc ff2f 	bl	8000820 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80039c2:	e112      	b.n	8003bea <HAL_UART_MspInit+0x36e>
  else if(uartHandle->Instance==USART2)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a39      	ldr	r2, [pc, #228]	; (8003ab0 <HAL_UART_MspInit+0x234>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d176      	bne.n	8003abc <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART2_CLK_ENABLE();
 80039ce:	2300      	movs	r3, #0
 80039d0:	61bb      	str	r3, [r7, #24]
 80039d2:	4b31      	ldr	r3, [pc, #196]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	4a30      	ldr	r2, [pc, #192]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039dc:	6413      	str	r3, [r2, #64]	; 0x40
 80039de:	4b2e      	ldr	r3, [pc, #184]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e6:	61bb      	str	r3, [r7, #24]
 80039e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	4b2a      	ldr	r3, [pc, #168]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	4a29      	ldr	r2, [pc, #164]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	6313      	str	r3, [r2, #48]	; 0x30
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <HAL_UART_MspInit+0x21c>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a06:	230c      	movs	r3, #12
 8003a08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a12:	2303      	movs	r3, #3
 8003a14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a16:	2307      	movs	r3, #7
 8003a18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a1e:	4619      	mov	r1, r3
 8003a20:	481e      	ldr	r0, [pc, #120]	; (8003a9c <HAL_UART_MspInit+0x220>)
 8003a22:	f7fd fc43 	bl	80012ac <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003a26:	4b23      	ldr	r3, [pc, #140]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a28:	4a23      	ldr	r2, [pc, #140]	; (8003ab8 <HAL_UART_MspInit+0x23c>)
 8003a2a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003a2c:	4b21      	ldr	r3, [pc, #132]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a32:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a34:	4b1f      	ldr	r3, [pc, #124]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a36:	2240      	movs	r2, #64	; 0x40
 8003a38:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a3a:	4b1e      	ldr	r3, [pc, #120]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a40:	4b1c      	ldr	r3, [pc, #112]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a46:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a48:	4b1a      	ldr	r3, [pc, #104]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a4e:	4b19      	ldr	r3, [pc, #100]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003a54:	4b17      	ldr	r3, [pc, #92]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a5a:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a60:	4b14      	ldr	r3, [pc, #80]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003a66:	4813      	ldr	r0, [pc, #76]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a68:	f7fc fefe 	bl	8000868 <HAL_DMA_Init>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_UART_MspInit+0x1fa>
      Error_Handler();
 8003a72:	f7ff fd97 	bl	80035a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a0e      	ldr	r2, [pc, #56]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a7a:	631a      	str	r2, [r3, #48]	; 0x30
 8003a7c:	4a0d      	ldr	r2, [pc, #52]	; (8003ab4 <HAL_UART_MspInit+0x238>)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2100      	movs	r1, #0
 8003a86:	2026      	movs	r0, #38	; 0x26
 8003a88:	f7fc fe9e 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a8c:	2026      	movs	r0, #38	; 0x26
 8003a8e:	f7fc fec7 	bl	8000820 <HAL_NVIC_EnableIRQ>
}
 8003a92:	e0aa      	b.n	8003bea <HAL_UART_MspInit+0x36e>
 8003a94:	40011000 	.word	0x40011000
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40020000 	.word	0x40020000
 8003aa0:	200002a4 	.word	0x200002a4
 8003aa4:	40026440 	.word	0x40026440
 8003aa8:	20000244 	.word	0x20000244
 8003aac:	400264b8 	.word	0x400264b8
 8003ab0:	40004400 	.word	0x40004400
 8003ab4:	20000304 	.word	0x20000304
 8003ab8:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a4c      	ldr	r2, [pc, #304]	; (8003bf4 <HAL_UART_MspInit+0x378>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	f040 8091 	bne.w	8003bea <HAL_UART_MspInit+0x36e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ac8:	2300      	movs	r3, #0
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	4a49      	ldr	r2, [pc, #292]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003ad2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ad6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad8:	4b47      	ldr	r3, [pc, #284]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae0:	613b      	str	r3, [r7, #16]
 8003ae2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	4b43      	ldr	r3, [pc, #268]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	4a42      	ldr	r2, [pc, #264]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003aee:	f043 0302 	orr.w	r3, r3, #2
 8003af2:	6313      	str	r3, [r2, #48]	; 0x30
 8003af4:	4b40      	ldr	r3, [pc, #256]	; (8003bf8 <HAL_UART_MspInit+0x37c>)
 8003af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003b00:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b06:	2302      	movs	r3, #2
 8003b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b12:	2307      	movs	r3, #7
 8003b14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	4837      	ldr	r0, [pc, #220]	; (8003bfc <HAL_UART_MspInit+0x380>)
 8003b1e:	f7fd fbc5 	bl	80012ac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003b22:	4b37      	ldr	r3, [pc, #220]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b24:	4a37      	ldr	r2, [pc, #220]	; (8003c04 <HAL_UART_MspInit+0x388>)
 8003b26:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003b28:	4b35      	ldr	r3, [pc, #212]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b30:	4b33      	ldr	r3, [pc, #204]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b36:	4b32      	ldr	r3, [pc, #200]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b3c:	4b30      	ldr	r3, [pc, #192]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b42:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b44:	4b2e      	ldr	r3, [pc, #184]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b4a:	4b2d      	ldr	r3, [pc, #180]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003b50:	4b2b      	ldr	r3, [pc, #172]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b56:	4b2a      	ldr	r3, [pc, #168]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b5c:	4b28      	ldr	r3, [pc, #160]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003b62:	4827      	ldr	r0, [pc, #156]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b64:	f7fc fe80 	bl	8000868 <HAL_DMA_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 8003b6e:	f7ff fd19 	bl	80035a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a22      	ldr	r2, [pc, #136]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b76:	635a      	str	r2, [r3, #52]	; 0x34
 8003b78:	4a21      	ldr	r2, [pc, #132]	; (8003c00 <HAL_UART_MspInit+0x384>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003b7e:	4b22      	ldr	r3, [pc, #136]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003b80:	4a22      	ldr	r2, [pc, #136]	; (8003c0c <HAL_UART_MspInit+0x390>)
 8003b82:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003b84:	4b20      	ldr	r3, [pc, #128]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003b86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b8a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b8c:	4b1e      	ldr	r3, [pc, #120]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003b8e:	2240      	movs	r2, #64	; 0x40
 8003b90:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b92:	4b1d      	ldr	r3, [pc, #116]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b98:	4b1b      	ldr	r3, [pc, #108]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003b9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b9e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ba6:	4b18      	ldr	r3, [pc, #96]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003bac:	4b16      	ldr	r3, [pc, #88]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003bb2:	4b15      	ldr	r3, [pc, #84]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003bb8:	4b13      	ldr	r3, [pc, #76]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003bbe:	4812      	ldr	r0, [pc, #72]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bc0:	f7fc fe52 	bl	8000868 <HAL_DMA_Init>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_UART_MspInit+0x352>
      Error_Handler();
 8003bca:	f7ff fceb 	bl	80035a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bd2:	631a      	str	r2, [r3, #48]	; 0x30
 8003bd4:	4a0c      	ldr	r2, [pc, #48]	; (8003c08 <HAL_UART_MspInit+0x38c>)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003bda:	2200      	movs	r2, #0
 8003bdc:	2100      	movs	r1, #0
 8003bde:	2027      	movs	r0, #39	; 0x27
 8003be0:	f7fc fdf2 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003be4:	2027      	movs	r0, #39	; 0x27
 8003be6:	f7fc fe1b 	bl	8000820 <HAL_NVIC_EnableIRQ>
}
 8003bea:	bf00      	nop
 8003bec:	3738      	adds	r7, #56	; 0x38
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40004800 	.word	0x40004800
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	40020400 	.word	0x40020400
 8003c00:	20000144 	.word	0x20000144
 8003c04:	40026028 	.word	0x40026028
 8003c08:	200001e4 	.word	0x200001e4
 8003c0c:	40026058 	.word	0x40026058

08003c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003c14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003c16:	e003      	b.n	8003c20 <LoopCopyDataInit>

08003c18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003c18:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003c1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c1e:	3104      	adds	r1, #4

08003c20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c20:	480b      	ldr	r0, [pc, #44]	; (8003c50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c28:	d3f6      	bcc.n	8003c18 <CopyDataInit>
  ldr  r2, =_sbss
 8003c2a:	4a0b      	ldr	r2, [pc, #44]	; (8003c58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c2c:	e002      	b.n	8003c34 <LoopFillZerobss>

08003c2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003c30:	f842 3b04 	str.w	r3, [r2], #4

08003c34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003c34:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003c36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003c38:	d3f9      	bcc.n	8003c2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003c3a:	f7ff fd6b 	bl	8003714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c3e:	f000 f811 	bl	8003c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c42:	f7ff fc2d 	bl	80034a0 <main>
  bx  lr    
 8003c46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003c48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003c4c:	08003e28 	.word	0x08003e28
  ldr  r0, =_sdata
 8003c50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c54:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8003c58:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8003c5c:	200003e4 	.word	0x200003e4

08003c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c60:	e7fe      	b.n	8003c60 <ADC_IRQHandler>
	...

08003c64 <__libc_init_array>:
 8003c64:	b570      	push	{r4, r5, r6, lr}
 8003c66:	4e0d      	ldr	r6, [pc, #52]	; (8003c9c <__libc_init_array+0x38>)
 8003c68:	4c0d      	ldr	r4, [pc, #52]	; (8003ca0 <__libc_init_array+0x3c>)
 8003c6a:	1ba4      	subs	r4, r4, r6
 8003c6c:	10a4      	asrs	r4, r4, #2
 8003c6e:	2500      	movs	r5, #0
 8003c70:	42a5      	cmp	r5, r4
 8003c72:	d109      	bne.n	8003c88 <__libc_init_array+0x24>
 8003c74:	4e0b      	ldr	r6, [pc, #44]	; (8003ca4 <__libc_init_array+0x40>)
 8003c76:	4c0c      	ldr	r4, [pc, #48]	; (8003ca8 <__libc_init_array+0x44>)
 8003c78:	f000 f820 	bl	8003cbc <_init>
 8003c7c:	1ba4      	subs	r4, r4, r6
 8003c7e:	10a4      	asrs	r4, r4, #2
 8003c80:	2500      	movs	r5, #0
 8003c82:	42a5      	cmp	r5, r4
 8003c84:	d105      	bne.n	8003c92 <__libc_init_array+0x2e>
 8003c86:	bd70      	pop	{r4, r5, r6, pc}
 8003c88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c8c:	4798      	blx	r3
 8003c8e:	3501      	adds	r5, #1
 8003c90:	e7ee      	b.n	8003c70 <__libc_init_array+0xc>
 8003c92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c96:	4798      	blx	r3
 8003c98:	3501      	adds	r5, #1
 8003c9a:	e7f2      	b.n	8003c82 <__libc_init_array+0x1e>
 8003c9c:	08003e20 	.word	0x08003e20
 8003ca0:	08003e20 	.word	0x08003e20
 8003ca4:	08003e20 	.word	0x08003e20
 8003ca8:	08003e24 	.word	0x08003e24

08003cac <memset>:
 8003cac:	4402      	add	r2, r0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d100      	bne.n	8003cb6 <memset+0xa>
 8003cb4:	4770      	bx	lr
 8003cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8003cba:	e7f9      	b.n	8003cb0 <memset+0x4>

08003cbc <_init>:
 8003cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cbe:	bf00      	nop
 8003cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cc2:	bc08      	pop	{r3}
 8003cc4:	469e      	mov	lr, r3
 8003cc6:	4770      	bx	lr

08003cc8 <_fini>:
 8003cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cca:	bf00      	nop
 8003ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cce:	bc08      	pop	{r3}
 8003cd0:	469e      	mov	lr, r3
 8003cd2:	4770      	bx	lr
