INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/rams_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_PE_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_array
