ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SysTick_Handler,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	SysTick_Handler
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	SysTick_Handler:
  28              	.LFB126:
  29              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /**
   2:Src/stm32f3xx_it.c ****   ******************************************************************************
   3:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   4:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f3xx_it.c ****   ******************************************************************************
   6:Src/stm32f3xx_it.c ****   *
   7:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Src/stm32f3xx_it.c ****   *
   9:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f3xx_it.c ****   *
  20:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 2


  30:Src/stm32f3xx_it.c ****   *
  31:Src/stm32f3xx_it.c ****   ******************************************************************************
  32:Src/stm32f3xx_it.c ****   */
  33:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f3xx_it.c **** #include "stm32f3xx_hal.h"
  35:Src/stm32f3xx_it.c **** #include "stm32f3xx.h"
  36:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  37:Src/stm32f3xx_it.c **** 
  38:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f3xx_it.c **** 
  40:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32f3xx_it.c **** 
  42:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  44:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc2;
  45:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc3;
  46:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc4;
  47:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  48:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  49:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  50:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  51:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart1;
  52:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart3;
  53:Src/stm32f3xx_it.c **** 
  54:Src/stm32f3xx_it.c **** /******************************************************************************/
  55:Src/stm32f3xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
  56:Src/stm32f3xx_it.c **** /******************************************************************************/
  57:Src/stm32f3xx_it.c **** 
  58:Src/stm32f3xx_it.c **** /**
  59:Src/stm32f3xx_it.c **** * @brief This function handles System tick timer.
  60:Src/stm32f3xx_it.c **** */
  61:Src/stm32f3xx_it.c **** void SysTick_Handler(void)
  62:Src/stm32f3xx_it.c **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  63:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
  64:Src/stm32f3xx_it.c **** 
  65:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
  66:Src/stm32f3xx_it.c ****   HAL_IncTick();
  34              		.loc 1 66 3 view .LVU1
  62:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
  35              		.loc 1 62 1 is_stmt 0 view .LVU2
  36 0000 08B5     		push	{r3, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 3, -8
  40              		.cfi_offset 14, -4
  41              		.loc 1 66 3 view .LVU3
  42 0002 FFF7FEFF 		bl	HAL_IncTick
  43              	.LVL0:
  67:Src/stm32f3xx_it.c ****   HAL_SYSTICK_IRQHandler();
  44              		.loc 1 67 3 is_stmt 1 view .LVU4
  68:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
  69:Src/stm32f3xx_it.c **** 
  70:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 3


  71:Src/stm32f3xx_it.c **** }
  45              		.loc 1 71 1 is_stmt 0 view .LVU5
  46 0006 BDE80840 		pop	{r3, lr}
  47              	.LCFI1:
  48              		.cfi_restore 14
  49              		.cfi_restore 3
  50              		.cfi_def_cfa_offset 0
  67:Src/stm32f3xx_it.c ****   HAL_SYSTICK_IRQHandler();
  51              		.loc 1 67 3 view .LVU6
  52 000a FFF7FEBF 		b	HAL_SYSTICK_IRQHandler
  53              	.LVL1:
  54              		.cfi_endproc
  55              	.LFE126:
  57 000e 00BF     		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
  60              		.global	DMA1_Channel1_IRQHandler
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	DMA1_Channel1_IRQHandler:
  67              	.LFB127:
  72:Src/stm32f3xx_it.c **** 
  73:Src/stm32f3xx_it.c **** /******************************************************************************/
  74:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
  75:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
  76:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
  77:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
  78:Src/stm32f3xx_it.c **** /******************************************************************************/
  79:Src/stm32f3xx_it.c **** 
  80:Src/stm32f3xx_it.c **** /**
  81:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel1 global interrupt.
  82:Src/stm32f3xx_it.c **** */
  83:Src/stm32f3xx_it.c **** void DMA1_Channel1_IRQHandler(void)
  84:Src/stm32f3xx_it.c **** {
  68              		.loc 1 84 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  85:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  86:Src/stm32f3xx_it.c **** 
  87:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
  88:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
  73              		.loc 1 88 3 view .LVU8
  74 0000 0148     		ldr	r0, .L5
  75 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
  76              	.LVL2:
  77              	.L6:
  78 0006 00BF     		.align	2
  79              	.L5:
  80 0008 00000000 		.word	hdma_adc1
  81              		.cfi_endproc
  82              	.LFE127:
  84              		.section	.text.DMA1_Channel2_IRQHandler,"ax",%progbits
  85              		.align	1
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 4


  86              		.p2align 2,,3
  87              		.global	DMA1_Channel2_IRQHandler
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu fpv4-sp-d16
  93              	DMA1_Channel2_IRQHandler:
  94              	.LFB128:
  89:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  90:Src/stm32f3xx_it.c **** 
  91:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
  92:Src/stm32f3xx_it.c **** }
  93:Src/stm32f3xx_it.c **** 
  94:Src/stm32f3xx_it.c **** /**
  95:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel2 global interrupt.
  96:Src/stm32f3xx_it.c **** */
  97:Src/stm32f3xx_it.c **** void DMA1_Channel2_IRQHandler(void)
  98:Src/stm32f3xx_it.c **** {
  95              		.loc 1 98 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  99:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
 100:Src/stm32f3xx_it.c **** 
 101:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel2_IRQn 0 */
 102:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_tx);
 100              		.loc 1 102 3 view .LVU10
 101 0000 0148     		ldr	r0, .L8
 102 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 103              	.LVL3:
 104              	.L9:
 105 0006 00BF     		.align	2
 106              	.L8:
 107 0008 00000000 		.word	hdma_usart3_tx
 108              		.cfi_endproc
 109              	.LFE128:
 111              		.section	.text.DMA1_Channel3_IRQHandler,"ax",%progbits
 112              		.align	1
 113              		.p2align 2,,3
 114              		.global	DMA1_Channel3_IRQHandler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 118              		.fpu fpv4-sp-d16
 120              	DMA1_Channel3_IRQHandler:
 121              	.LFB129:
 103:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
 104:Src/stm32f3xx_it.c **** 
 105:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel2_IRQn 1 */
 106:Src/stm32f3xx_it.c **** }
 107:Src/stm32f3xx_it.c **** 
 108:Src/stm32f3xx_it.c **** /**
 109:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel3 global interrupt.
 110:Src/stm32f3xx_it.c **** */
 111:Src/stm32f3xx_it.c **** void DMA1_Channel3_IRQHandler(void)
 112:Src/stm32f3xx_it.c **** {
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 5


 122              		.loc 1 112 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 113:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
 114:Src/stm32f3xx_it.c **** 
 115:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel3_IRQn 0 */
 116:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 127              		.loc 1 116 3 view .LVU12
 128 0000 0148     		ldr	r0, .L11
 129 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 130              	.LVL4:
 131              	.L12:
 132 0006 00BF     		.align	2
 133              	.L11:
 134 0008 00000000 		.word	hdma_usart3_rx
 135              		.cfi_endproc
 136              	.LFE129:
 138              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 139              		.align	1
 140              		.p2align 2,,3
 141              		.global	DMA1_Channel4_IRQHandler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	DMA1_Channel4_IRQHandler:
 148              	.LFB130:
 117:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
 118:Src/stm32f3xx_it.c **** 
 119:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel3_IRQn 1 */
 120:Src/stm32f3xx_it.c **** }
 121:Src/stm32f3xx_it.c **** 
 122:Src/stm32f3xx_it.c **** /**
 123:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel4 global interrupt.
 124:Src/stm32f3xx_it.c **** */
 125:Src/stm32f3xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 126:Src/stm32f3xx_it.c **** {
 149              		.loc 1 126 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 127:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 128:Src/stm32f3xx_it.c **** 
 129:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 130:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 154              		.loc 1 130 3 view .LVU14
 155 0000 0148     		ldr	r0, .L14
 156 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 157              	.LVL5:
 158              	.L15:
 159 0006 00BF     		.align	2
 160              	.L14:
 161 0008 00000000 		.word	hdma_usart1_tx
 162              		.cfi_endproc
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 6


 163              	.LFE130:
 165              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 166              		.align	1
 167              		.p2align 2,,3
 168              		.global	DMA1_Channel5_IRQHandler
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	DMA1_Channel5_IRQHandler:
 175              	.LFB131:
 131:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 132:Src/stm32f3xx_it.c **** 
 133:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 134:Src/stm32f3xx_it.c **** }
 135:Src/stm32f3xx_it.c **** 
 136:Src/stm32f3xx_it.c **** /**
 137:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel5 global interrupt.
 138:Src/stm32f3xx_it.c **** */
 139:Src/stm32f3xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 140:Src/stm32f3xx_it.c **** {
 176              		.loc 1 140 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 141:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 142:Src/stm32f3xx_it.c **** 
 143:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 144:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 181              		.loc 1 144 3 view .LVU16
 182 0000 0148     		ldr	r0, .L17
 183 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 184              	.LVL6:
 185              	.L18:
 186 0006 00BF     		.align	2
 187              	.L17:
 188 0008 00000000 		.word	hdma_usart1_rx
 189              		.cfi_endproc
 190              	.LFE131:
 192              		.section	.text.USART1_IRQHandler,"ax",%progbits
 193              		.align	1
 194              		.p2align 2,,3
 195              		.global	USART1_IRQHandler
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
 201              	USART1_IRQHandler:
 202              	.LFB132:
 145:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 146:Src/stm32f3xx_it.c **** 
 147:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 148:Src/stm32f3xx_it.c **** }
 149:Src/stm32f3xx_it.c **** 
 150:Src/stm32f3xx_it.c **** /**
 151:Src/stm32f3xx_it.c **** * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 7


 152:Src/stm32f3xx_it.c **** */
 153:Src/stm32f3xx_it.c **** void USART1_IRQHandler(void)
 154:Src/stm32f3xx_it.c **** {
 203              		.loc 1 154 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 155:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 156:Src/stm32f3xx_it.c **** 
 157:Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 158:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 208              		.loc 1 158 3 view .LVU18
 209 0000 0148     		ldr	r0, .L20
 210 0002 FFF7FEBF 		b	HAL_UART_IRQHandler
 211              	.LVL7:
 212              	.L21:
 213 0006 00BF     		.align	2
 214              	.L20:
 215 0008 00000000 		.word	huart1
 216              		.cfi_endproc
 217              	.LFE132:
 219              		.section	.text.USART3_IRQHandler,"ax",%progbits
 220              		.align	1
 221              		.p2align 2,,3
 222              		.global	USART3_IRQHandler
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	USART3_IRQHandler:
 229              	.LFB133:
 159:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 160:Src/stm32f3xx_it.c **** 
 161:Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 162:Src/stm32f3xx_it.c **** }
 163:Src/stm32f3xx_it.c **** 
 164:Src/stm32f3xx_it.c **** /**
 165:Src/stm32f3xx_it.c **** * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line
 166:Src/stm32f3xx_it.c **** */
 167:Src/stm32f3xx_it.c **** void USART3_IRQHandler(void)
 168:Src/stm32f3xx_it.c **** {
 230              		.loc 1 168 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 169:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 0 */
 170:Src/stm32f3xx_it.c **** 
 171:Src/stm32f3xx_it.c ****   /* USER CODE END USART3_IRQn 0 */
 172:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart3);
 235              		.loc 1 172 3 view .LVU20
 236 0000 0148     		ldr	r0, .L23
 237 0002 FFF7FEBF 		b	HAL_UART_IRQHandler
 238              	.LVL8:
 239              	.L24:
 240 0006 00BF     		.align	2
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 8


 241              	.L23:
 242 0008 00000000 		.word	huart3
 243              		.cfi_endproc
 244              	.LFE133:
 246              		.section	.text.DMA2_Channel1_IRQHandler,"ax",%progbits
 247              		.align	1
 248              		.p2align 2,,3
 249              		.global	DMA2_Channel1_IRQHandler
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 253              		.fpu fpv4-sp-d16
 255              	DMA2_Channel1_IRQHandler:
 256              	.LFB134:
 173:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 1 */
 174:Src/stm32f3xx_it.c **** 
 175:Src/stm32f3xx_it.c ****   /* USER CODE END USART3_IRQn 1 */
 176:Src/stm32f3xx_it.c **** }
 177:Src/stm32f3xx_it.c **** 
 178:Src/stm32f3xx_it.c **** /**
 179:Src/stm32f3xx_it.c **** * @brief This function handles DMA2 channel1 global interrupt.
 180:Src/stm32f3xx_it.c **** */
 181:Src/stm32f3xx_it.c **** void DMA2_Channel1_IRQHandler(void)
 182:Src/stm32f3xx_it.c **** {
 257              		.loc 1 182 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 183:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */
 184:Src/stm32f3xx_it.c **** 
 185:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel1_IRQn 0 */
 186:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc2);
 262              		.loc 1 186 3 view .LVU22
 263 0000 0148     		ldr	r0, .L26
 264 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 265              	.LVL9:
 266              	.L27:
 267 0006 00BF     		.align	2
 268              	.L26:
 269 0008 00000000 		.word	hdma_adc2
 270              		.cfi_endproc
 271              	.LFE134:
 273              		.section	.text.DMA2_Channel2_IRQHandler,"ax",%progbits
 274              		.align	1
 275              		.p2align 2,,3
 276              		.global	DMA2_Channel2_IRQHandler
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	DMA2_Channel2_IRQHandler:
 283              	.LFB135:
 187:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */
 188:Src/stm32f3xx_it.c **** 
 189:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel1_IRQn 1 */
 190:Src/stm32f3xx_it.c **** }
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 9


 191:Src/stm32f3xx_it.c **** 
 192:Src/stm32f3xx_it.c **** /**
 193:Src/stm32f3xx_it.c **** * @brief This function handles DMA2 channel2 global interrupt.
 194:Src/stm32f3xx_it.c **** */
 195:Src/stm32f3xx_it.c **** void DMA2_Channel2_IRQHandler(void)
 196:Src/stm32f3xx_it.c **** {
 284              		.loc 1 196 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		@ link register save eliminated.
 197:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
 198:Src/stm32f3xx_it.c **** 
 199:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel2_IRQn 0 */
 200:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc4);
 289              		.loc 1 200 3 view .LVU24
 290 0000 0148     		ldr	r0, .L29
 291 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
 292              	.LVL10:
 293              	.L30:
 294 0006 00BF     		.align	2
 295              	.L29:
 296 0008 00000000 		.word	hdma_adc4
 297              		.cfi_endproc
 298              	.LFE135:
 300              		.section	.text.DMA2_Channel5_IRQHandler,"ax",%progbits
 301              		.align	1
 302              		.p2align 2,,3
 303              		.global	DMA2_Channel5_IRQHandler
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv4-sp-d16
 309              	DMA2_Channel5_IRQHandler:
 310              	.LFB136:
 201:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */
 202:Src/stm32f3xx_it.c **** 
 203:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel2_IRQn 1 */
 204:Src/stm32f3xx_it.c **** }
 205:Src/stm32f3xx_it.c **** 
 206:Src/stm32f3xx_it.c **** /**
 207:Src/stm32f3xx_it.c **** * @brief This function handles DMA2 channel5 global interrupt.
 208:Src/stm32f3xx_it.c **** */
 209:Src/stm32f3xx_it.c **** void DMA2_Channel5_IRQHandler(void)
 210:Src/stm32f3xx_it.c **** {
 311              		.loc 1 210 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 211:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */
 212:Src/stm32f3xx_it.c **** 
 213:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel5_IRQn 0 */
 214:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc3);
 316              		.loc 1 214 3 view .LVU26
 317 0000 0148     		ldr	r0, .L32
 318 0002 FFF7FEBF 		b	HAL_DMA_IRQHandler
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 10


 319              	.LVL11:
 320              	.L33:
 321 0006 00BF     		.align	2
 322              	.L32:
 323 0008 00000000 		.word	hdma_adc3
 324              		.cfi_endproc
 325              	.LFE136:
 327              		.text
 328              	.Letext0:
 329              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_default_types
 330              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 331              		.file 4 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 332              		.file 5 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 333              		.file 6 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h
 334              		.file 7 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
 335              		.file 8 "/usr/local/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/stdlib.h"
 336              		.file 9 "Drivers/CMSIS/Include/core_cm4.h"
 337              		.file 10 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 338              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 339              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 340              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 341              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 342              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 343              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:18     .text.SysTick_Handler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:27     .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:58     .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:66     .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:80     .text.DMA1_Channel1_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:85     .text.DMA1_Channel2_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:93     .text.DMA1_Channel2_IRQHandler:0000000000000000 DMA1_Channel2_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:107    .text.DMA1_Channel2_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:112    .text.DMA1_Channel3_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:120    .text.DMA1_Channel3_IRQHandler:0000000000000000 DMA1_Channel3_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:134    .text.DMA1_Channel3_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:139    .text.DMA1_Channel4_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:147    .text.DMA1_Channel4_IRQHandler:0000000000000000 DMA1_Channel4_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:161    .text.DMA1_Channel4_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:166    .text.DMA1_Channel5_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:174    .text.DMA1_Channel5_IRQHandler:0000000000000000 DMA1_Channel5_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:188    .text.DMA1_Channel5_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:193    .text.USART1_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:201    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:215    .text.USART1_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:220    .text.USART3_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:228    .text.USART3_IRQHandler:0000000000000000 USART3_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:242    .text.USART3_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:247    .text.DMA2_Channel1_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:255    .text.DMA2_Channel1_IRQHandler:0000000000000000 DMA2_Channel1_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:269    .text.DMA2_Channel1_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:274    .text.DMA2_Channel2_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:282    .text.DMA2_Channel2_IRQHandler:0000000000000000 DMA2_Channel2_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:296    .text.DMA2_Channel2_IRQHandler:0000000000000008 $d
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:301    .text.DMA2_Channel5_IRQHandler:0000000000000000 $t
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:309    .text.DMA2_Channel5_IRQHandler:0000000000000000 DMA2_Channel5_IRQHandler
/var/folders/8c/gyvcglfx7f97kbqb2h83mm_r0000gn/T//cckwGytJ.s:323    .text.DMA2_Channel5_IRQHandler:0000000000000008 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_SYSTICK_IRQHandler
HAL_DMA_IRQHandler
hdma_adc1
hdma_usart3_tx
hdma_usart3_rx
hdma_usart1_tx
hdma_usart1_rx
HAL_UART_IRQHandler
huart1
huart3
hdma_adc2
hdma_adc4
hdma_adc3
