VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {October 29, 2019}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.508}
    {-} {Setup} {1.267}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.191}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.707}
    {=} {Slack Time} {-1.516}
  END_SLK_CLC
  SLK -1.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.352} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.131} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.079} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.238} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.838} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.581} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {2.832} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {2.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.028} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.301} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {3.941} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.027} {0.000} {0.888} {0.371} {5.484} {3.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.324} {} {5.707} {4.191} {} {1} {(370.80, 730.50) (378.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.000} {0.000} {0.324} {0.021} {5.707} {4.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.680} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.345} {0.000} {1.886} {5.607} {0.508} {2.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.582}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.210}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.720}
    {=} {Slack Time} {-1.510}
  END_SLK_CLC
  SLK -1.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.346} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.138} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.085} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.245} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.845} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.588} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {2.839} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {2.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.034} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.307} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {3.947} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.028} {0.000} {0.888} {0.371} {5.485} {3.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.333} {} {5.719} {4.210} {} {1} {(428.40, 730.50) (421.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.333} {0.026} {5.720} {4.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.673} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.419} {0.000} {1.989} {5.607} {0.582} {2.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.582}
    {-} {Setup} {1.325}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.208}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.706}
    {=} {Slack Time} {-1.499}
  END_SLK_CLC
  SLK -1.499
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.499} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.335} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.148} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.096} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.255} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.855} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.598} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {2.849} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {2.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.045} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.318} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.319} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {3.958} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.024} {0.000} {0.888} {0.371} {5.481} {3.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.326} {} {5.706} {4.207} {} {1} {(387.60, 631.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.326} {0.022} {5.706} {4.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.499} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.663} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.419} {0.000} {1.989} {5.607} {0.582} {2.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.433}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.206}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.701}
    {=} {Slack Time} {-1.495}
  END_SLK_CLC
  SLK -1.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.495} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.495} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.331} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.099} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.105} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.259} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.260} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.859} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.602} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {2.857} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {2.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.011} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.012} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.350} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {3.965} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.021} {0.000} {0.849} {0.352} {5.481} {3.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.315} {} {5.701} {4.206} {} {1} {(534.00, 730.50) (541.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.000} {0.000} {0.315} {0.022} {5.701} {4.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.495} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.495} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.659} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.269} {0.000} {1.723} {5.607} {0.433} {1.928} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.435}
    {-} {Setup} {1.176}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.209}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.703}
    {=} {Slack Time} {-1.495}
  END_SLK_CLC
  SLK -1.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.495} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.495} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.331} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.153} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.100} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.106} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.260} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.860} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.603} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {2.858} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {2.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.012} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.351} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {3.966} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.849} {0.352} {5.480} {3.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.317} {} {5.702} {4.208} {} {1} {(589.20, 631.50) (582.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.317} {0.023} {5.703} {4.209} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.495} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.495} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.658} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.271} {0.000} {1.723} {5.607} {0.435} {1.929} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.664}
    {-} {Setup} {1.384}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.231}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.725}
    {=} {Slack Time} {-1.494}
  END_SLK_CLC
  SLK -1.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.494} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.494} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.330} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.153} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.101} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.260} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.860} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.604} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {2.932} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {2.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.136} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.403} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.006} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.824} {0.341} {5.510} {4.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.214} {0.000} {0.307} {} {5.724} {4.231} {} {1} {(356.40, 610.50) (363.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.307} {0.020} {5.725} {4.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.494} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.494} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.657} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.501} {0.000} {2.085} {5.607} {0.664} {2.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.437}
    {-} {Setup} {1.175}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.212}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.703}
    {=} {Slack Time} {-1.491}
  END_SLK_CLC
  SLK -1.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.491} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.491} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.328} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.156} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.103} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.109} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.263} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.863} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.606} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {2.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {2.846} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {2.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.070} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.072} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.337} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {3.964} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.022} {0.000} {0.866} {0.360} {5.478} {3.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.322} {} {5.703} {4.211} {} {1} {(726.00, 730.50) (733.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.322} {0.023} {5.703} {4.212} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.491} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.491} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.655} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.273} {0.000} {1.723} {5.607} {0.437} {1.928} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.437}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.210}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.697}
    {=} {Slack Time} {-1.487}
  END_SLK_CLC
  SLK -1.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.487} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.487} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.324} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.160} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.107} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.267} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.867} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.877} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.610} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {2.865} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {2.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.019} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.358} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {3.973} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.021} {0.000} {0.849} {0.352} {5.481} {3.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.312} {} {5.697} {4.209} {} {1} {(586.80, 730.50) (594.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.312} {0.020} {5.697} {4.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.487} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.487} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.651} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.273} {0.000} {1.723} {5.607} {0.437} {1.924} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.631}
    {-} {Setup} {1.359}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.222}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.708}
    {=} {Slack Time} {-1.486}
  END_SLK_CLC
  SLK -1.486
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.322} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.161} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.109} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.268} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.868} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.611} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {2.863} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {2.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.058} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.331} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {3.971} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.027} {0.000} {0.888} {0.371} {5.484} {3.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.325} {} {5.707} {4.222} {} {1} {(366.00, 670.50) (358.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.325} {0.021} {5.708} {4.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.650} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.467} {0.000} {2.048} {5.607} {0.631} {2.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.438}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.210}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.663}
    {=} {Slack Time} {-1.453}
  END_SLK_CLC
  SLK -1.453
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.453} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.453} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.289} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.194} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.142} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.302} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.902} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.645} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {2.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {2.902} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {2.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.096} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.098} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.363} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {3.968} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.022} {0.000} {0.839} {0.346} {5.443} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.313} {} {5.663} {4.210} {} {1} {(668.40, 730.50) (675.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.000} {0.000} {0.313} {0.022} {5.663} {4.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.453} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.453} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.616} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.274} {0.000} {1.723} {5.607} {0.438} {1.890} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.438}
    {-} {Setup} {1.178}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.210}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.658}
    {=} {Slack Time} {-1.448}
  END_SLK_CLC
  SLK -1.448
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.448} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.448} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.285} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.199} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.146} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.306} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.906} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.649} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {2.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {2.907} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {2.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.101} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.102} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.368} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {3.973} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.024} {0.000} {0.839} {0.346} {5.445} {3.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.213} {0.000} {0.309} {} {5.658} {4.210} {} {1} {(622.80, 730.50) (615.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.000} {0.000} {0.309} {0.019} {5.658} {4.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.448} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.448} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.612} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.274} {0.000} {1.723} {5.607} {0.438} {1.886} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.904}
    {-} {Setup} {1.506}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.348}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.724}
    {=} {Slack Time} {-1.376}
  END_SLK_CLC
  SLK -1.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.218} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.378} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.379} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.978} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.721} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.050} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.254} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.520} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.123} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.008} {0.000} {0.824} {0.341} {5.508} {4.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.308} {} {5.724} {4.348} {} {1} {(406.80, 610.50) (399.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.308} {0.021} {5.724} {4.348} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.540} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.741} {0.000} {2.301} {5.607} {0.904} {2.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.918}
    {-} {Setup} {1.511}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.357}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.731}
    {=} {Slack Time} {-1.374}
  END_SLK_CLC
  SLK -1.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.273} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.221} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.380} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {1.980} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {1.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.723} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.052} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.256} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.522} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.125} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.824} {0.341} {5.506} {4.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.314} {} {5.730} {4.356} {} {1} {(426.00, 550.50) (433.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.314} {0.025} {5.731} {4.357} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.538} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.754} {0.000} {2.311} {5.607} {0.918} {2.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.019}
    {-} {Setup} {1.552}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.416}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.725}
    {=} {Slack Time} {-1.309}
  END_SLK_CLC
  SLK -1.309
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.309} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.309} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.145} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.338} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.286} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.445} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.446} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.045} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.788} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.117} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.321} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.588} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.191} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.824} {0.341} {5.510} {4.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.307} {} {5.725} {4.416} {} {1} {(358.80, 571.50) (366.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.307} {0.021} {5.725} {4.416} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.309} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.309} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.855} {0.000} {2.382} {5.607} {1.019} {2.328} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.039}
    {-} {Setup} {1.559}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.429}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.722}
    {=} {Slack Time} {-1.293}
  END_SLK_CLC
  SLK -1.293
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.293} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.293} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.301} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.461} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.061} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.804} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.133} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.337} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.603} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.604} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.206} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.824} {0.341} {5.506} {4.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.308} {} {5.722} {4.428} {} {1} {(392.40, 511.50) (385.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.308} {0.021} {5.722} {4.429} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.293} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.293} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.457} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.875} {0.000} {2.395} {5.607} {1.039} {2.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.082}
    {-} {Setup} {1.574}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.458}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.721}
    {=} {Slack Time} {-1.262}
  END_SLK_CLC
  SLK -1.262
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.385} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.332} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.492} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.092} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.102} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.835} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.164} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.368} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.634} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.237} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.003} {0.000} {0.824} {0.341} {5.502} {4.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.309} {} {5.720} {4.458} {} {1} {(385.20, 370.50) (378.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.000} {0.000} {0.309} {0.022} {5.721} {4.458} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.426} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.919} {0.000} {2.421} {5.607} {1.082} {2.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.560}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.441}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.697}
    {=} {Slack Time} {-1.256}
  END_SLK_CLC
  SLK -1.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.092} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.391} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.339} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.498} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.098} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.109} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.841} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.889} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {3.093} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {3.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.288} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.561} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {4.201} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.017} {0.000} {0.888} {0.371} {5.474} {4.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.324} {} {5.696} {4.441} {} {1} {(392.40, 490.50) (385.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.324} {0.020} {5.697} {4.441} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.420} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.887} {0.000} {2.402} {5.607} {1.051} {2.307} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.073}
    {-} {Setup} {1.564}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.458}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.698}
    {=} {Slack Time} {-1.240}
  END_SLK_CLC
  SLK -1.240
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.240} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.240} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.076} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.407} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.355} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.514} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.114} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.857} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {3.108} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {3.110} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.304} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.577} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {4.217} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.010} {0.000} {0.887} {0.371} {5.467} {4.227} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.331} {} {5.698} {4.458} {} {1} {(392.40, 430.50) (385.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.331} {0.025} {5.698} {4.458} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.240} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.240} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.404} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.909} {0.000} {2.416} {5.607} {1.073} {2.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.133}
    {-} {Setup} {1.588}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.495}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.731}
    {=} {Slack Time} {-1.236}
  END_SLK_CLC
  SLK -1.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.236} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.236} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.072} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.412} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.359} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.519} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.119} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.129} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.862} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.191} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.395} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.661} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.264} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.005} {0.000} {0.824} {0.341} {5.505} {4.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.316} {} {5.730} {4.495} {} {1} {(445.20, 391.50) (438.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.316} {0.026} {5.731} {4.495} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.236} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.236} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.399} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.970} {0.000} {2.448} {5.607} {1.133} {2.369} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.139}
    {-} {Setup} {1.589}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.500}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.733}
    {=} {Slack Time} {-1.233}
  END_SLK_CLC
  SLK -1.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.069} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.414} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.362} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.521} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.121} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.865} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.052} {0.000} {0.759} {0.553} {4.149} {2.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.341} {} {4.426} {3.193} {} {1} {(433.20, 571.50) (430.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.002} {0.000} {0.341} {0.041} {4.428} {3.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.294} {} {4.630} {3.397} {} {1} {(450.00, 547.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.002} {0.000} {0.294} {0.050} {4.632} {3.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.154} {} {4.896} {3.664} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.154} {0.050} {4.898} {3.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.602} {0.000} {0.824} {} {5.499} {4.267} {} {8} {(406.80, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.005} {0.000} {0.824} {0.341} {5.504} {4.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.317} {} {5.732} {4.499} {} {1} {(445.20, 370.50) (452.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.317} {0.027} {5.733} {4.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.396} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.976} {0.000} {2.451} {5.607} {1.139} {2.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.151}
    {-} {Setup} {1.592}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.509}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.700}
    {=} {Slack Time} {-1.191}
  END_SLK_CLC
  SLK -1.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.191} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.191} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.027} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.456} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.404} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.563} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.163} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.174} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.907} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.961} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {3.162} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {3.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.316} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.655} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {4.269} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.012} {0.000} {0.848} {0.352} {5.472} {4.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.321} {} {5.699} {4.508} {} {1} {(562.80, 451.50) (570.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.321} {0.025} {5.700} {4.509} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.191} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.191} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.354} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.987} {0.000} {2.457} {5.607} {1.151} {2.341} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.152}
    {-} {Setup} {1.592}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.509}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.695}
    {=} {Slack Time} {-1.186}
  END_SLK_CLC
  SLK -1.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.186} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.186} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.022} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.462} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.409} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.569} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.169} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.912} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {3.167} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {3.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.321} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.660} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {4.275} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.849} {0.352} {5.470} {4.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.319} {} {5.694} {4.509} {} {1} {(555.60, 391.50) (548.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.319} {0.024} {5.695} {4.509} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.186} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.186} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.349} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.988} {0.000} {2.457} {5.607} {1.152} {2.337} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.151}
    {-} {Setup} {1.589}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.512}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.694}
    {=} {Slack Time} {-1.182}
  END_SLK_CLC
  SLK -1.182
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.182} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.182} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.018} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.465} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.413} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.572} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.172} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.915} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {3.166} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {3.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.362} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.635} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {4.275} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.007} {0.000} {0.887} {0.371} {5.464} {4.282} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.329} {} {5.693} {4.511} {} {1} {(478.80, 430.50) (486.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.329} {0.024} {5.694} {4.512} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.182} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.182} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.346} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.987} {0.000} {2.457} {5.607} {1.151} {2.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.147}
    {-} {Setup} {1.589}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.508}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.688}
    {=} {Slack Time} {-1.180}
  END_SLK_CLC
  SLK -1.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.016} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.467} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.414} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.574} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.174} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.917} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.759} {0.553} {4.145} {2.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.204} {0.000} {0.347} {} {4.348} {3.168} {} {1} {(466.80, 667.50) (471.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.350} {3.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.306} {} {4.544} {3.364} {} {1} {(442.80, 631.50) (438.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.306} {0.056} {4.546} {3.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.159} {} {4.817} {3.636} {} {1} {(416.40, 493.50) (409.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.159} {0.052} {4.818} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.887} {} {5.457} {4.277} {} {8} {(409.20, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.007} {0.000} {0.887} {0.371} {5.464} {4.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.325} {} {5.688} {4.508} {} {1} {(495.60, 391.50) (502.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.000} {0.000} {0.325} {0.021} {5.688} {4.508} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.344} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.455} {5.607} {1.147} {2.328} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.154}
    {-} {Setup} {1.593}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.511}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.690}
    {=} {Slack Time} {-1.179}
  END_SLK_CLC
  SLK -1.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.179} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.179} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-1.015} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.469} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.416} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.576} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.176} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.919} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {2.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {3.174} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {3.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.328} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.667} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {4.282} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.006} {0.000} {0.849} {0.352} {5.467} {4.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.318} {} {5.689} {4.511} {} {1} {(560.40, 370.50) (567.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.318} {0.023} {5.690} {4.511} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.179} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.179} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.342} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.990} {0.000} {2.457} {5.607} {1.154} {2.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.155}
    {-} {Setup} {1.593}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.512}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.658}
    {=} {Slack Time} {-1.146}
  END_SLK_CLC
  SLK -1.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.146} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.982} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.501} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.449} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.609} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.209} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.952} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.209} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.403} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.670} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.275} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.012} {0.000} {0.839} {0.346} {5.433} {4.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.317} {} {5.657} {4.511} {} {1} {(654.00, 391.50) (646.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.317} {0.024} {5.658} {4.512} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.146} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.309} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.992} {0.000} {2.457} {5.607} {1.155} {2.301} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.240}
    {-} {Setup} {1.618}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.572}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.702}
    {=} {Slack Time} {-1.130}
  END_SLK_CLC
  SLK -1.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.130} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.130} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.966} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.517} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.465} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.624} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.224} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.967} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {3.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {3.222} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {3.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.376} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.715} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {4.330} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.018} {0.000} {0.849} {0.352} {5.478} {4.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.318} {} {5.701} {4.571} {} {1} {(536.40, 550.50) (543.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.318} {0.023} {5.702} {4.572} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.130} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.130} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.294} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.076} {0.000} {2.502} {5.607} {1.240} {2.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.247}
    {-} {Setup} {1.618}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.579}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.708}
    {=} {Slack Time} {-1.129}
  END_SLK_CLC
  SLK -1.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.965} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.518} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.465} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.625} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.225} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {2.968} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.054} {0.000} {0.758} {0.553} {4.151} {3.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.344} {} {4.352} {3.223} {} {1} {(579.60, 514.50) (574.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.344} {0.044} {4.354} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.253} {} {4.506} {3.377} {} {1} {(603.60, 490.50) (598.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.253} {0.034} {4.507} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.338} {0.000} {0.188} {} {4.845} {3.716} {} {1} {(586.80, 511.50) (582.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.188} {0.063} {4.848} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.613} {0.000} {0.849} {} {5.460} {4.331} {} {8} {(536.40, 367.50) (531.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.019} {0.000} {0.849} {0.352} {5.479} {4.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.322} {} {5.708} {4.578} {} {1} {(529.20, 631.50) (522.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.322} {0.025} {5.708} {4.579} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.293} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.084} {0.000} {2.505} {5.607} {1.247} {2.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.300}
    {-} {Setup} {1.630}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.620}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.667}
    {=} {Slack Time} {-1.047}
  END_SLK_CLC
  SLK -1.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.047} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.047} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.883} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.601} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.548} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.708} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.308} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.051} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {3.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.308} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.503} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.769} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.374} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.018} {0.000} {0.839} {0.346} {5.439} {4.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.319} {} {5.666} {4.619} {} {1} {(675.60, 550.50) (682.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.319} {0.025} {5.667} {4.620} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.047} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.047} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.136} {0.000} {2.523} {5.607} {1.300} {2.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.450}
    {-} {Setup} {1.645}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.755}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.782}
    {=} {Slack Time} {-1.027}
  END_SLK_CLC
  SLK -1.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.027} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.863} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.620} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.568} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.574} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.728} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.328} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.071} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.104} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.398} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.611} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.878} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.495} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.022} {0.000} {0.856} {0.355} {5.543} {4.517} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.331} {} {5.781} {4.754} {} {1} {(838.80, 571.50) (831.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.331} {0.029} {5.782} {4.755} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.027} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.190} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.286} {0.000} {2.558} {5.607} {1.450} {2.477} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.341}
    {-} {Setup} {1.638}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.653}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.662}
    {=} {Slack Time} {-1.009}
  END_SLK_CLC
  SLK -1.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.009} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.009} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.846} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.638} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.585} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.745} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.345} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.088} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.346} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.347} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.540} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.807} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.412} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.018} {0.000} {0.839} {0.346} {5.439} {4.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.316} {} {5.662} {4.652} {} {1} {(668.40, 571.50) (675.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.316} {0.023} {5.662} {4.653} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.009} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.009} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.173} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.177} {0.000} {2.536} {5.607} {1.341} {2.350} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.476}
    {-} {Setup} {1.649}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.772}
    {=} {Slack Time} {-0.995}
  END_SLK_CLC
  SLK -0.995
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.995} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.995} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.831} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.652} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.600} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.759} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.359} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.102} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.430} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.643} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.910} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.527} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.019} {0.000} {0.856} {0.355} {5.541} {4.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.325} {} {5.771} {4.776} {} {1} {(865.20, 550.50) (872.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.325} {0.026} {5.772} {4.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.995} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.995} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.159} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.312} {0.000} {2.561} {5.607} {1.476} {2.471} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.411}
    {-} {Setup} {1.646}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.715}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.695}
    {=} {Slack Time} {-0.980}
  END_SLK_CLC
  SLK -0.980
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.980} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.980} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.816} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.667} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.615} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.775} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.375} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.118} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.358} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.582} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.849} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.476} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.016} {0.000} {0.866} {0.360} {5.472} {4.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.694} {4.714} {} {1} {(740.40, 571.50) (733.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.320} {0.022} {5.695} {4.715} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.980} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.980} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.143} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.552} {5.607} {1.411} {2.391} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.536}
    {-} {Setup} {1.640}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.846}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.812}
    {=} {Slack Time} {-0.966}
  END_SLK_CLC
  SLK -0.966
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.966} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.966} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.802} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.629} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.788} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.388} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.131} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.428} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.663} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {3.934} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {3.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.597} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.013} {0.000} {0.915} {0.386} {5.575} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.339} {} {5.811} {4.845} {} {1} {(968.40, 430.50) (975.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.339} {0.025} {5.812} {4.846} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.966} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.966} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.372} {0.000} {2.558} {5.607} {1.536} {2.502} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.537}
    {-} {Setup} {1.641}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.847}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.807}
    {=} {Slack Time} {-0.960}
  END_SLK_CLC
  SLK -0.960
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.960} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.960} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.796} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.687} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.634} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.794} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.394} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.137} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.161} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.433} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.668} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {3.939} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.602} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.010} {0.000} {0.915} {0.386} {5.572} {4.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.338} {} {5.806} {4.846} {} {1} {(968.40, 370.50) (961.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.338} {0.025} {5.807} {4.847} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.960} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.960} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.124} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.374} {0.000} {2.558} {5.607} {1.537} {2.498} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.409}
    {-} {Setup} {1.646}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.713}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.670}
    {=} {Slack Time} {-0.956}
  END_SLK_CLC
  SLK -0.956
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.793} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.691} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.638} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.798} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.398} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.141} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {3.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.399} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.593} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.860} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.465} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.020} {0.000} {0.839} {0.346} {5.441} {4.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.320} {} {5.669} {4.712} {} {1} {(675.60, 631.50) (682.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.320} {0.026} {5.670} {4.713} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.120} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.245} {0.000} {2.552} {5.607} {1.409} {2.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.546}
    {-} {Setup} {1.637}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.815}
    {=} {Slack Time} {-0.956}
  END_SLK_CLC
  SLK -0.956
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.792} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.691} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.639} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.799} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.399} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.409} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.142} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.438} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.673} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {3.944} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.607} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.010} {0.000} {0.915} {0.386} {5.572} {4.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.243} {0.000} {0.345} {} {5.815} {4.859} {} {1} {(1122.00, 391.50) (1129.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.345} {0.028} {5.815} {4.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.119} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.383} {0.000} {2.558} {5.607} {1.546} {2.502} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.546}
    {-} {Setup} {1.641}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.856}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.805}
    {=} {Slack Time} {-0.950}
  END_SLK_CLC
  SLK -0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.950} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.950} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.786} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.698} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.645} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.805} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.405} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.148} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.444} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.679} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {3.950} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {3.952} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.613} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.008} {0.000} {0.915} {0.386} {5.571} {4.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.338} {} {5.805} {4.855} {} {1} {(1071.60, 370.50) (1078.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.338} {0.025} {5.805} {4.856} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.950} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.950} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.113} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.383} {0.000} {2.558} {5.607} {1.546} {2.496} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.529}
    {-} {Setup} {1.657}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.765}
    {=} {Slack Time} {-0.943}
  END_SLK_CLC
  SLK -0.943
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.943} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.943} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.779} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.652} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.811} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.411} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.155} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.482} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.695} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.697} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.962} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.579} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.023} {0.000} {0.856} {0.355} {5.545} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.317} {} {5.765} {4.822} {} {1} {(865.20, 631.50) (872.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.317} {0.021} {5.765} {4.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.943} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.943} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.106} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.366} {0.000} {2.570} {5.607} {1.529} {2.472} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.515}
    {-} {Setup} {1.648}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.759}
    {=} {Slack Time} {-0.942}
  END_SLK_CLC
  SLK -0.942
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.942} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.942} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.778} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.653} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.812} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.412} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.155} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.483} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.696} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.963} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.579} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.009} {0.000} {0.856} {0.355} {5.531} {4.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.322} {} {5.758} {4.816} {} {1} {(843.60, 391.50) (850.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.322} {0.025} {5.759} {4.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.942} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.942} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.106} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.351} {0.000} {2.557} {5.607} {1.515} {2.457} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.524}
    {-} {Setup} {1.651}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.751}
    {=} {Slack Time} {-0.928}
  END_SLK_CLC
  SLK -0.928
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.928} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.928} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.765} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.666} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.826} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.426} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.169} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.497} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.710} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.976} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.593} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.012} {0.000} {0.856} {0.355} {5.534} {4.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.314} {} {5.751} {4.823} {} {1} {(846.00, 430.50) (838.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.000} {0.000} {0.314} {0.020} {5.751} {4.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.928} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.928} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.092} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.360} {0.000} {2.558} {5.607} {1.524} {2.452} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.529}
    {-} {Setup} {1.647}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.832}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.758}
    {=} {Slack Time} {-0.926}
  END_SLK_CLC
  SLK -0.926
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.762} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.669} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.828} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.428} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.171} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.499} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.712} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {3.979} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {3.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.596} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.855} {0.355} {5.525} {4.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.326} {} {5.757} {4.831} {} {1} {(903.60, 391.50) (910.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.326} {0.026} {5.758} {4.832} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.090} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.365} {0.000} {2.558} {5.607} {1.529} {2.455} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.467}
    {-} {Setup} {1.647}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.695}
    {=} {Slack Time} {-0.925}
  END_SLK_CLC
  SLK -0.925
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.762} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.669} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.829} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.429} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.172} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.412} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.636} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.903} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.530} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.011} {0.000} {0.866} {0.360} {5.466} {4.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.325} {} {5.694} {4.769} {} {1} {(764.40, 430.50) (757.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.325} {0.024} {5.695} {4.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.303} {0.000} {2.557} {5.607} {1.467} {2.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.546}
    {-} {Setup} {1.639}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.857}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.782}
    {=} {Slack Time} {-0.925}
  END_SLK_CLC
  SLK -0.925
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.670} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.829} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.429} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.173} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.482} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.691} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {3.955} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {3.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.604} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.009} {0.000} {0.892} {0.375} {5.538} {4.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.243} {0.000} {0.341} {} {5.781} {4.856} {} {1} {(1045.20, 391.50) (1052.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.341} {0.029} {5.782} {4.857} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.088} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.383} {0.000} {2.558} {5.607} {1.546} {2.471} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.541}
    {-} {Setup} {1.645}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.847}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.772}
    {=} {Slack Time} {-0.925}
  END_SLK_CLC
  SLK -0.925
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.670} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.830} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.430} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.173} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.482} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.691} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {3.955} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {3.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.604} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.012} {0.000} {0.892} {0.375} {5.541} {4.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.331} {} {5.771} {4.846} {} {1} {(985.20, 391.50) (992.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.331} {0.024} {5.772} {4.847} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.925} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.925} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.088} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.378} {0.000} {2.558} {5.607} {1.542} {2.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.475}
    {-} {Setup} {1.650}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.699}
    {=} {Slack Time} {-0.923}
  END_SLK_CLC
  SLK -0.923
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.923} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.760} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.671} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.831} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.431} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.174} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.414} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.638} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.905} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.532} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.866} {0.360} {5.471} {4.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.324} {} {5.698} {4.775} {} {1} {(766.80, 550.50) (774.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.324} {0.024} {5.699} {4.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.923} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.087} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.311} {0.000} {2.561} {5.607} {1.475} {2.398} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.556}
    {-} {Setup} {1.652}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.854}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.777}
    {=} {Slack Time} {-0.923}
  END_SLK_CLC
  SLK -0.923
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.923} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.759} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.672} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.831} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.431} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.174} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.484} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.693} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {3.956} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {3.958} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.606} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.016} {0.000} {0.892} {0.375} {5.545} {4.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.332} {} {5.776} {4.853} {} {1} {(985.20, 631.50) (978.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.332} {0.024} {5.777} {4.854} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.923} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.923} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.087} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.393} {0.000} {2.572} {5.607} {1.556} {2.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.544}
    {-} {Setup} {1.645}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.849}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.771}
    {=} {Slack Time} {-0.922}
  END_SLK_CLC
  SLK -0.922
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.922} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.922} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.758} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.673} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.832} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.432} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.175} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.182} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.485} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.694} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {3.957} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {3.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.607} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.012} {0.000} {0.892} {0.375} {5.541} {4.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.331} {} {5.770} {4.848} {} {1} {(997.20, 430.50) (1004.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.331} {0.024} {5.771} {4.849} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.922} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.922} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.086} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.380} {0.000} {2.558} {5.607} {1.544} {2.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.484}
    {-} {Setup} {1.652}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.697}
    {=} {Slack Time} {-0.915}
  END_SLK_CLC
  SLK -0.915
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.751} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.732} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.680} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.839} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.439} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.182} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.423} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.647} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.914} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.541} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.866} {0.360} {5.475} {4.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.697} {4.782} {} {1} {(788.40, 631.50) (795.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.000} {0.000} {0.320} {0.022} {5.697} {4.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.079} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.320} {0.000} {2.562} {5.607} {1.484} {2.398} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.609}
    {-} {Setup} {1.654}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.815}
    {=} {Slack Time} {-0.909}
  END_SLK_CLC
  SLK -0.909
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.909} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.909} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.738} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.685} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.845} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.445} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.188} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.484} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.719} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {3.990} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {3.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.653} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.025} {0.000} {0.915} {0.386} {5.587} {4.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.333} {} {5.814} {4.905} {} {1} {(1059.60, 631.50) (1066.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.000} {0.000} {0.333} {0.022} {5.815} {4.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.909} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.909} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.073} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.445} {0.000} {2.575} {5.607} {1.609} {2.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.579}
    {-} {Setup} {1.647}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.883}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.792}
    {=} {Slack Time} {-0.909}
  END_SLK_CLC
  SLK -0.909
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.909} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.909} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.745} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.738} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.686} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.845} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.445} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.188} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.498} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.707} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {3.970} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {3.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.620} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.016} {0.000} {0.892} {0.375} {5.545} {4.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.246} {0.000} {0.343} {} {5.790} {4.882} {} {1} {(956.40, 610.50) (949.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.343} {0.031} {5.792} {4.883} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.909} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.909} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.073} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.416} {0.000} {2.574} {5.607} {1.579} {2.488} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.626}
    {-} {Setup} {1.654}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.921}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.813}
    {=} {Slack Time} {-0.891}
  END_SLK_CLC
  SLK -0.891
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.891} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.891} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.728} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.703} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.863} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.463} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.206} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.502} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.737} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {4.008} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {4.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.671} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.024} {0.000} {0.915} {0.386} {5.587} {4.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.331} {} {5.812} {4.921} {} {1} {(1042.80, 670.50) (1035.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.000} {0.000} {0.331} {0.021} {5.813} {4.921} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.891} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.891} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.055} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.462} {0.000} {2.576} {5.607} {1.626} {2.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.501}
    {-} {Setup} {1.649}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.802}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.687}
    {=} {Slack Time} {-0.885}
  END_SLK_CLC
  SLK -0.885
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.885} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.885} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.721} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.762} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.710} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.869} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.469} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.212} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.452} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.677} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.944} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.571} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.865} {0.360} {5.465} {4.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.319} {} {5.686} {4.801} {} {1} {(733.20, 391.50) (740.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.000} {0.000} {0.319} {0.021} {5.687} {4.802} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.885} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.885} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.049} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.337} {0.000} {2.557} {5.607} {1.501} {2.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.484}
    {-} {Setup} {1.648}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.785}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.661}
    {=} {Slack Time} {-0.876}
  END_SLK_CLC
  SLK -0.876
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.876} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.876} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.712} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.771} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.719} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.878} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.478} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.222} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {3.265} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.479} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.673} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.940} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.545} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.012} {0.000} {0.839} {0.346} {5.433} {4.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.319} {} {5.660} {4.784} {} {1} {(678.00, 391.50) (685.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.319} {0.025} {5.661} {4.785} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.876} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.876} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.039} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.320} {0.000} {2.556} {5.607} {1.484} {2.359} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.507}
    {-} {Setup} {1.650}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.808}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.683}
    {=} {Slack Time} {-0.875}
  END_SLK_CLC
  SLK -0.875
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.711} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.772} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.720} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.879} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.479} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.222} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.462} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.687} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {3.954} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {3.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.581} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.009} {0.000} {0.865} {0.360} {5.464} {4.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.317} {} {5.682} {4.807} {} {1} {(759.60, 391.50) (766.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.000} {0.000} {0.317} {0.020} {5.683} {4.808} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.039} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.344} {0.000} {2.557} {5.607} {1.507} {2.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.487}
    {-} {Setup} {1.649}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.788}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.657}
    {=} {Slack Time} {-0.869}
  END_SLK_CLC
  SLK -0.869
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.706} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.778} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.725} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.885} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.485} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.228} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.044} {0.000} {0.759} {0.553} {4.141} {3.272} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.214} {0.000} {0.354} {} {4.355} {3.486} {} {1} {(649.20, 667.50) (654.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.354} {0.050} {4.356} {3.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.193} {0.000} {0.279} {} {4.549} {3.680} {} {1} {(649.20, 574.50) (642.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.279} {0.043} {4.550} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.159} {} {4.816} {3.947} {} {1} {(634.80, 493.50) (627.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.159} {0.052} {4.817} {3.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.604} {0.000} {0.839} {} {5.421} {4.552} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.009} {0.000} {0.839} {0.346} {5.430} {4.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.319} {} {5.657} {4.788} {} {1} {(670.80, 370.50) (678.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.319} {0.025} {5.657} {4.788} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.033} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.323} {0.000} {2.556} {5.607} {1.487} {2.356} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.652}
    {-} {Setup} {1.650}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.951}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.819}
    {=} {Slack Time} {-0.868}
  END_SLK_CLC
  SLK -0.868
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.868} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.868} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.704} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.779} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.727} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.886} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.486} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.229} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.525} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.761} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {4.031} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.694} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.915} {0.386} {5.584} {4.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.338} {} {5.819} {4.951} {} {1} {(958.80, 691.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.338} {0.025} {5.819} {4.951} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.868} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.868} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.032} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.488} {0.000} {2.575} {5.607} {1.652} {2.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.650}
    {-} {Setup} {1.654}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.946}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.812}
    {=} {Slack Time} {-0.865}
  END_SLK_CLC
  SLK -0.865
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.865} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.865} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.702} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.782} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.729} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.889} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.489} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.232} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.024} {0.000} {0.758} {0.553} {4.121} {3.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {4.393} {3.528} {} {1} {(951.60, 670.50) (954.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.338} {0.039} {4.395} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.333} {} {4.629} {3.763} {} {1} {(978.00, 667.50) (985.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.333} {0.069} {4.631} {3.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.150} {} {4.899} {4.034} {} {1} {(1021.20, 448.50) (1028.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.150} {0.048} {4.901} {4.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.661} {0.000} {0.915} {} {5.562} {4.697} {} {8} {(1023.60, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.023} {0.000} {0.915} {0.386} {5.585} {4.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.332} {} {5.811} {4.946} {} {1} {(990.00, 730.50) (982.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.000} {0.000} {0.332} {0.021} {5.812} {4.946} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.865} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.865} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.029} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.487} {0.000} {2.575} {5.607} {1.650} {2.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.611}
    {-} {Setup} {1.657}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.904}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.766}
    {=} {Slack Time} {-0.862}
  END_SLK_CLC
  SLK -0.862
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.862} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.862} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.698} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.785} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.732} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.892} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.893} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.492} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.235} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.545} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.753} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {4.017} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {4.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.667} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.015} {0.000} {0.892} {0.375} {5.544} {4.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.324} {} {5.766} {4.904} {} {1} {(1131.60, 610.50) (1124.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.324} {0.020} {5.766} {4.904} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.862} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.862} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.026} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.448} {0.000} {2.575} {5.607} {1.611} {2.473} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.612}
    {-} {Setup} {1.657}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.766}
    {=} {Slack Time} {-0.860}
  END_SLK_CLC
  SLK -0.860
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.860} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.860} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.787} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.734} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.894} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.494} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.237} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.547} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.755} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {4.019} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {4.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.669} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.013} {0.000} {0.892} {0.375} {5.542} {4.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.326} {} {5.765} {4.905} {} {1} {(1119.60, 571.50) (1126.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.000} {0.000} {0.326} {0.021} {5.766} {4.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.860} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.860} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.024} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.449} {0.000} {2.575} {5.607} {1.612} {2.473} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.612}
    {-} {Setup} {1.657}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.762}
    {=} {Slack Time} {-0.857}
  END_SLK_CLC
  SLK -0.857
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.857} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.857} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.693} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.790} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.738} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.897} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.497} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.240} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.006} {0.000} {0.756} {0.553} {4.103} {3.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.362} {} {4.407} {3.550} {} {1} {(978.00, 571.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.362} {0.055} {4.409} {3.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {4.616} {3.759} {} {1} {(1083.60, 574.50) (1090.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.295} {0.050} {4.617} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.151} {} {4.879} {4.022} {} {1} {(1098.00, 448.50) (1105.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.151} {0.048} {4.881} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.648} {0.000} {0.892} {} {5.529} {4.672} {} {8} {(1119.60, 367.50) (1124.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.012} {0.000} {0.892} {0.375} {5.540} {4.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.324} {} {5.762} {4.905} {} {1} {(1122.00, 490.50) (1129.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.324} {0.020} {5.762} {4.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.857} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.857} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {1.021} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.449} {0.000} {2.575} {5.607} {1.612} {2.470} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.699}
    {-} {Setup} {1.660}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.989}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.772}
    {=} {Slack Time} {-0.784}
  END_SLK_CLC
  SLK -0.784
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.784} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.784} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.620} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.864} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.811} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.971} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.571} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.314} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.641} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.854} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {4.121} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {4.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.738} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.026} {0.000} {0.856} {0.355} {5.548} {4.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.320} {} {5.772} {4.988} {} {1} {(884.40, 751.50) (877.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.320} {0.023} {5.772} {4.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.784} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.784} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.947} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.536} {0.000} {2.578} {5.607} {1.699} {2.483} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.701}
    {-} {Setup} {1.661}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.771}
    {=} {Slack Time} {-0.781}
  END_SLK_CLC
  SLK -0.781
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.781} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.781} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.617} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.866} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.814} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {1.973} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {1.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.573} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.316} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.034} {0.000} {0.758} {0.553} {4.131} {3.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.354} {} {4.425} {3.644} {} {1} {(870.00, 670.50) (867.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.354} {0.050} {4.426} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.303} {} {4.638} {3.857} {} {1} {(865.20, 574.50) (872.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.303} {0.054} {4.640} {3.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.152} {} {4.905} {4.124} {} {1} {(898.80, 448.50) (891.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.906} {4.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.615} {0.000} {0.855} {} {5.521} {4.741} {} {8} {(884.40, 367.50) (879.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.026} {0.000} {0.856} {0.355} {5.548} {4.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.319} {} {5.770} {4.989} {} {1} {(877.20, 730.50) (870.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.319} {0.022} {5.771} {4.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.781} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.781} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.945} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.537} {0.000} {2.578} {5.607} {1.701} {2.482} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.609}
    {-} {Setup} {0.653}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.629}
    {=} {Slack Time} {-0.723}
  END_SLK_CLC
  SLK -0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.723} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.723} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.559} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.446} {0.000} {2.575} {5.607} {1.609} {0.887} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.189} {0.000} {0.792} {} {2.798} {2.076} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.010} {0.000} {0.793} {0.285} {2.808} {2.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.313} {0.000} {0.271} {} {3.121} {2.399} {} {1} {(1136.40, 568.50) (1138.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN3_wenable_fifo} {} {0.000} {0.000} {0.271} {0.021} {3.122} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC3_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.743} {0.000} {0.786} {} {3.865} {3.142} {} {11} {(1146.00, 547.50) (1141.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.009} {0.000} {0.787} {0.588} {3.874} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.481} {0.000} {0.398} {} {4.355} {3.633} {} {2} {(1136.40, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.398} {0.094} {4.357} {3.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.355} {0.000} {0.343} {} {4.712} {3.989} {} {2} {(1148.40, 814.50) (1146.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.343} {0.095} {4.713} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.247} {0.000} {0.221} {} {4.960} {4.238} {} {1} {(1143.60, 877.50) (1141.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.221} {0.060} {4.962} {4.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.492} {0.000} {0.630} {} {5.454} {4.731} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.630} {0.228} {5.461} {4.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.369} {0.000} {0.263} {} {5.830} {5.107} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.263} {0.092} {5.832} {5.110} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.351} {0.000} {0.308} {} {6.183} {5.460} {} {2} {(1069.20, 910.50) (1076.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.002} {0.000} {0.308} {0.114} {6.185} {5.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.222} {0.000} {0.160} {} {6.407} {5.684} {} {1} {(1081.20, 871.50) (1074.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.160} {0.036} {6.408} {5.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.091} {0.000} {0.109} {} {6.500} {5.777} {} {1} {(1095.60, 817.50) (1093.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.109} {0.030} {6.500} {5.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.128} {0.000} {0.146} {} {6.628} {5.905} {} {1} {(1102.80, 814.50) (1100.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.146} {0.044} {6.629} {5.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.723} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.723} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.886} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.446} {0.000} {2.575} {5.607} {1.609} {2.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.701}
    {-} {Setup} {1.657}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.709}
    {=} {Slack Time} {-0.715}
  END_SLK_CLC
  SLK -0.715
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.715} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.552} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {0.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.947} {0.000} {0.423} {} {2.595} {1.879} {} {4} {(1081.20, 733.50) (1057.20, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.424} {0.148} {2.600} {1.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.185} {} {2.754} {2.039} {} {2} {(1050.00, 571.50) (1047.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.185} {0.069} {2.755} {2.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.599} {0.000} {0.851} {} {3.354} {2.639} {} {8} {(1033.20, 547.50) (1030.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.851} {0.329} {3.365} {2.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.733} {0.000} {0.756} {} {4.097} {3.382} {} {11} {(958.80, 547.50) (963.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.759} {0.553} {4.136} {3.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.345} {} {4.337} {3.622} {} {1} {(771.60, 667.50) (766.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.345} {0.044} {4.338} {3.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.223} {0.000} {0.319} {} {4.562} {3.846} {} {1} {(766.80, 607.50) (774.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.319} {0.062} {4.564} {3.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.148} {} {4.829} {4.113} {} {1} {(807.60, 433.50) (814.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.148} {0.047} {4.830} {4.115} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.865} {} {5.456} {4.740} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.866} {0.360} {5.476} {4.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.328} {} {5.708} {4.993} {} {1} {(788.40, 691.50) (795.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.328} {0.026} {5.709} {4.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.715} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.879} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.537} {0.000} {2.578} {5.607} {1.701} {2.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.336}
    {-} {Setup} {0.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.276}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.835}
    {=} {Slack Time} {-0.559}
  END_SLK_CLC
  SLK -0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.559} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.396} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.179} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.114} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.116} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.465} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.469} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {2.994} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.002} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.163} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.164} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.601} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.605} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {3.950} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {3.951} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.230} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.791} {4.232} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.238} {0.000} {0.201} {} {5.029} {4.470} {} {1} {(747.60, 913.50) (750.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.001} {0.000} {0.201} {0.024} {5.030} {4.471} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.506} {0.000} {0.462} {} {5.536} {4.977} {} {8} {(738.00, 874.50) (733.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.014} {0.000} {0.462} {0.344} {5.550} {4.991} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.189} {0.000} {0.222} {} {5.739} {5.180} {} {1} {(457.20, 850.50) (459.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.222} {0.030} {5.739} {5.180} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.095} {0.000} {0.214} {} {5.834} {5.275} {} {1} {(474.00, 877.50) (474.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.000} {0.000} {0.214} {0.023} {5.835} {5.276} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.559} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.723} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.172} {0.000} {1.520} {5.607} {0.336} {0.895} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.393}
    {-} {Setup} {0.439}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.904}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.462}
    {=} {Slack Time} {-0.558}
  END_SLK_CLC
  SLK -0.558
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.558} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.558} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.394} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.180} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.116} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.118} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.466} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.470} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {2.996} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.003} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.165} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.166} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.603} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.606} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {3.951} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {3.952} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.232} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {4.234} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {4.666} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.019} {0.000} {0.472} {0.338} {5.243} {4.685} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.211} {} {5.461} {4.903} {} {1} {(423.60, 847.50) (428.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.211} {0.026} {5.462} {4.904} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.558} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.558} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.721} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.230} {0.000} {1.666} {5.607} {0.393} {0.951} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.338}
    {-} {Setup} {0.410}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.878}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.428}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.386} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.189} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.124} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.126} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.475} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.479} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.004} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.011} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.173} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.174} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.611} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {3.616} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {3.957} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {3.957} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {4.246} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {4.248} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {4.657} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.434} {0.306} {5.217} {4.667} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.210} {0.000} {0.205} {} {5.427} {4.877} {} {1} {(426.00, 874.50) (421.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.205} {0.027} {5.428} {4.878} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.713} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.175} {0.000} {1.528} {5.607} {0.339} {0.888} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.419}
    {-} {Setup} {0.443}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.926}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.439}
    {=} {Slack Time} {-0.514}
  END_SLK_CLC
  SLK -0.514
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.514} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.514} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.350} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.160} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.162} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.511} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.515} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.040} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.047} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.209} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.210} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.647} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.651} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {3.996} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {3.996} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.276} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {4.279} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {4.710} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.020} {0.000} {0.472} {0.338} {5.243} {4.730} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.195} {0.000} {0.233} {} {5.438} {4.924} {} {1} {(447.60, 790.50) (454.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.233} {0.034} {5.439} {4.926} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.514} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.514} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.677} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.255} {0.000} {1.721} {5.607} {0.419} {0.932} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {-} {Setup} {0.449}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.929}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.423}
    {=} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.494} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.494} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.330} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.179} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.181} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.530} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.534} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.059} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.067} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.229} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.229} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.666} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.670} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {4.015} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {4.016} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.296} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {4.298} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {4.730} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.019} {0.000} {0.472} {0.338} {5.243} {4.749} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.179} {0.000} {0.220} {} {5.422} {4.928} {} {1} {(565.20, 790.50) (572.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.220} {0.025} {5.423} {4.929} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.494} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.494} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.658} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.264} {0.000} {1.723} {5.607} {0.428} {0.922} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.437}
    {-} {Setup} {0.447}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.940}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.424}
    {=} {Slack Time} {-0.484}
  END_SLK_CLC
  SLK -0.484
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.484} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.484} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.320} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.190} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.192} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.541} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.545} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.070} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.077} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.239} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.240} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.677} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.681} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {4.026} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {4.026} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.306} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {4.308} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {4.740} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.013} {0.000} {0.472} {0.338} {5.236} {4.753} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.186} {0.000} {0.226} {} {5.423} {4.939} {} {1} {(685.20, 811.50) (692.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.226} {0.029} {5.424} {4.940} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.484} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.484} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.647} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.273} {0.000} {1.723} {5.607} {0.437} {0.921} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.412}
    {-} {Setup} {0.448}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.914}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.393}
    {=} {Slack Time} {-0.480}
  END_SLK_CLC
  SLK -0.480
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.480} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.480} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.316} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.259} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.194} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.196} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.545} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.549} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.074} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.081} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.243} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.244} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.681} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {3.686} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {4.027} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {4.027} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {4.316} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {4.318} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {4.727} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.434} {0.306} {5.217} {4.737} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.175} {0.000} {0.211} {} {5.392} {4.913} {} {1} {(428.40, 811.50) (421.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.211} {0.026} {5.393} {4.914} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.480} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.480} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.643} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.248} {0.000} {1.706} {5.607} {0.412} {0.891} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.436}
    {-} {Setup} {0.450}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.416}
    {=} {Slack Time} {-0.480}
  END_SLK_CLC
  SLK -0.480
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.480} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.480} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.316} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.259} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.194} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.196} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.545} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.549} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.074} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.081} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.243} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.244} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.681} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {3.685} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {4.030} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {4.030} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {4.310} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {4.313} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {4.744} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.015} {0.000} {0.472} {0.338} {5.239} {4.759} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.217} {} {5.415} {4.935} {} {1} {(668.40, 790.50) (661.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.217} {0.024} {5.416} {4.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.480} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.480} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.643} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.272} {0.000} {1.723} {5.607} {0.436} {0.916} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {-} {Setup} {0.453}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.388}
    {=} {Slack Time} {-0.463}
  END_SLK_CLC
  SLK -0.463
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.299} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.210} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.212} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.561} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.565} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.090} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.098} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.260} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.260} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.697} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {3.702} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {4.043} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {4.044} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {4.333} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {4.335} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {4.743} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.008} {0.000} {0.434} {0.306} {5.214} {4.751} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.209} {} {5.388} {4.924} {} {1} {(534.00, 850.50) (541.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.209} {0.025} {5.388} {4.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.627} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.264} {0.000} {1.723} {5.607} {0.428} {0.891} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.437}
    {-} {Setup} {0.451}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.393}
    {=} {Slack Time} {-0.458}
  END_SLK_CLC
  SLK -0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.458} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.458} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.294} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.280} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.216} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.218} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {2.566} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {2.570} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.096} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.103} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {3.265} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {3.266} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {3.703} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {3.707} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {4.048} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {4.049} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {4.338} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {4.340} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {4.749} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.006} {0.000} {0.434} {0.306} {5.213} {4.755} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.215} {} {5.393} {4.935} {} {1} {(711.60, 850.50) (718.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.215} {0.029} {5.393} {4.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.458} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.458} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.621} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.273} {0.000} {1.723} {5.607} {0.437} {0.894} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.647}
    {-} {Setup} {0.363}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.235}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.180}
    {=} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.219} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.446} {0.000} {2.575} {5.607} {1.609} {1.664} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.189} {0.000} {0.792} {} {2.798} {2.853} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.010} {0.000} {0.793} {0.285} {2.808} {2.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.313} {0.000} {0.271} {} {3.121} {3.176} {} {1} {(1136.40, 568.50) (1138.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN3_wenable_fifo} {} {0.000} {0.000} {0.271} {0.021} {3.122} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC3_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.743} {0.000} {0.786} {} {3.865} {3.920} {} {11} {(1146.00, 547.50) (1141.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.009} {0.000} {0.787} {0.588} {3.874} {3.929} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.481} {0.000} {0.398} {} {4.355} {4.410} {} {2} {(1136.40, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.398} {0.094} {4.357} {4.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.355} {0.000} {0.343} {} {4.712} {4.767} {} {2} {(1148.40, 814.50) (1146.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.343} {0.095} {4.713} {4.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.247} {0.000} {0.221} {} {4.960} {5.015} {} {1} {(1143.60, 877.50) (1141.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.221} {0.060} {4.962} {5.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.492} {0.000} {0.630} {} {5.454} {5.508} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.630} {0.228} {5.461} {5.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.369} {0.000} {0.263} {} {5.830} {5.884} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.263} {0.092} {5.832} {5.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.344} {0.000} {0.346} {} {6.176} {6.231} {} {2} {(1069.20, 910.50) (1076.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.346} {0.114} {6.180} {6.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.109} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.576} {5.607} {1.647} {1.592} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.716}
    {-} {Setup} {0.632}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.034}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.945}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.089} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.252} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.552} {0.000} {2.578} {5.607} {1.716} {1.805} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.727} {0.000} {0.093} {} {2.443} {2.532} {} {1} {(980.40, 868.50) (1004.40, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.001} {0.000} {0.093} {0.025} {2.444} {2.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.508} {0.000} {0.571} {} {2.952} {3.040} {} {2} {(990.00, 847.50) (985.20, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.016} {0.000} {0.572} {0.422} {2.967} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.433} {0.000} {0.385} {} {3.400} {3.489} {} {2} {(841.20, 913.50) (838.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.385} {0.091} {3.401} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.317} {} {3.739} {3.828} {} {2} {(829.20, 931.50) (826.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.317} {0.094} {3.741} {3.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.335} {0.000} {0.345} {} {4.076} {4.165} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.345} {0.096} {4.077} {4.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.247} {0.000} {0.219} {} {4.324} {4.412} {} {1} {(910.80, 964.50) (913.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.219} {0.060} {4.325} {4.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.474} {0.000} {0.602} {} {4.799} {4.888} {} {5} {(930.00, 991.50) (939.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.602} {0.217} {4.805} {4.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.381} {0.000} {0.288} {} {5.186} {5.275} {} {2} {(978.00, 991.50) (970.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.288} {0.105} {5.189} {5.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.355} {0.000} {0.311} {} {5.544} {5.633} {} {2} {(994.80, 991.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.311} {0.115} {5.549} {5.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.211} {0.000} {0.145} {} {5.760} {5.849} {} {1} {(980.40, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.145} {0.030} {5.761} {5.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.089} {0.000} {0.114} {} {5.850} {5.939} {} {1} {(1002.00, 904.50) (999.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.000} {0.000} {0.114} {0.030} {5.850} {5.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.106} {} {5.945} {6.033} {} {1} {(987.60, 907.50) (985.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.106} {0.024} {5.945} {6.034} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.089} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.075} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.552} {0.000} {2.578} {5.607} {1.716} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.215}
    {-} {Setup} {0.053}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.976}
    {=} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.136} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.136} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.300} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.874} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.809} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.811} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.160} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.164} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.689} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.697} {} {} {} 
    INST {I0/LD/CTRL/U96} {A} {v} {Y} {^} {} {INVX2} {0.159} {0.000} {0.176} {} {3.720} {3.856} {} {1} {(754.80, 1030.50) (752.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n75} {} {0.001} {0.000} {0.176} {0.034} {3.722} {3.858} {} {} {} 
    INST {I0/LD/CTRL/U54} {C} {^} {Y} {v} {} {OAI21X1} {0.121} {0.000} {0.203} {} {3.842} {3.978} {} {1} {(694.80, 1024.50) (694.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.203} {0.040} {3.843} {3.979} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.478} {} {4.232} {4.368} {} {4} {(625.20, 1057.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.003} {0.000} {0.477} {0.160} {4.236} {4.372} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {^} {Y} {v} {} {INVX2} {0.260} {0.000} {0.280} {} {4.496} {4.632} {} {4} {(589.20, 1111.50) (586.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.003} {0.000} {0.280} {0.150} {4.499} {4.635} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.214} {0.000} {0.206} {} {4.713} {4.849} {} {1} {(627.60, 1117.50) (627.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.206} {0.048} {4.715} {4.851} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {^} {Y} {^} {} {AND2X2} {0.163} {0.000} {0.092} {} {4.877} {5.013} {} {1} {(517.20, 1090.50) (510.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.092} {0.030} {4.878} {5.014} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {^} {Y} {v} {} {OAI21X1} {0.096} {0.000} {0.166} {} {4.975} {5.111} {} {1} {(478.80, 1084.50) (478.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.166} {0.031} {4.976} {5.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.136} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.136} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.028} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.051} {0.000} {0.998} {5.607} {0.215} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.212}
    {-} {Setup} {0.283}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.878}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.657}
    {=} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.895} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.676} {2.897} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.246} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.250} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.775} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.782} {} {} {} 
    INST {I0/LD/CTRL/U96} {A} {v} {Y} {^} {} {INVX2} {0.159} {0.000} {0.176} {} {3.720} {3.942} {} {1} {(754.80, 1030.50) (752.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n75} {} {0.001} {0.000} {0.176} {0.034} {3.722} {3.943} {} {} {} 
    INST {I0/LD/CTRL/U54} {C} {^} {Y} {v} {} {OAI21X1} {0.121} {0.000} {0.203} {} {3.842} {4.063} {} {1} {(694.80, 1024.50) (694.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.203} {0.040} {3.843} {4.065} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.478} {} {4.232} {4.454} {} {4} {(625.20, 1057.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.003} {0.000} {0.477} {0.160} {4.236} {4.457} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {^} {Y} {v} {} {INVX2} {0.260} {0.000} {0.280} {} {4.496} {4.717} {} {4} {(589.20, 1111.50) (586.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.280} {0.150} {4.500} {4.721} {} {} {} 
    INST {I0/LD/CTRL/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.156} {0.000} {0.172} {} {4.656} {4.877} {} {1} {(466.80, 1111.50) (459.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n97} {} {0.001} {0.000} {0.172} {0.028} {4.657} {4.878} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.058} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.048} {0.000} {0.973} {5.607} {0.212} {-0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.229}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.651}
    {=} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.236} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.236} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.399} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.974} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.909} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.676} {2.911} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.260} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.264} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.789} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.797} {} {} {} 
    INST {I0/LD/CTRL/U96} {A} {v} {Y} {^} {} {INVX2} {0.159} {0.000} {0.176} {} {3.720} {3.956} {} {1} {(754.80, 1030.50) (752.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n75} {} {0.001} {0.000} {0.176} {0.034} {3.722} {3.957} {} {} {} 
    INST {I0/LD/CTRL/U54} {C} {^} {Y} {v} {} {OAI21X1} {0.121} {0.000} {0.203} {} {3.842} {4.078} {} {1} {(694.80, 1024.50) (694.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.203} {0.040} {3.843} {4.079} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.478} {} {4.232} {4.468} {} {4} {(625.20, 1057.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.001} {0.000} {0.478} {0.160} {4.233} {4.468} {} {} {} 
    INST {I0/LD/CTRL/U17} {B} {^} {Y} {v} {} {AOI21X1} {0.188} {0.000} {0.228} {} {4.421} {4.657} {} {1} {(622.80, 1030.50) (618.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n23} {} {0.001} {0.000} {0.228} {0.032} {4.422} {4.657} {} {} {} 
    INST {I0/LD/CTRL/U16} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.266} {} {4.650} {4.885} {} {1} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.002} {0.000} {0.266} {0.063} {4.651} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.236} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.236} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.072} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.065} {0.000} {1.079} {5.607} {0.229} {-0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.213}
    {-} {Setup} {0.288}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.876}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.634}
    {=} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.242} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.242} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.406} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {1.980} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.915} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {2.917} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.266} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.270} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.795} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.803} {} {} {} 
    INST {I0/LD/CTRL/U96} {A} {v} {Y} {^} {} {INVX2} {0.159} {0.000} {0.176} {} {3.720} {3.962} {} {1} {(754.80, 1030.50) (752.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n75} {} {0.001} {0.000} {0.176} {0.034} {3.722} {3.964} {} {} {} 
    INST {I0/LD/CTRL/U54} {C} {^} {Y} {v} {} {OAI21X1} {0.121} {0.000} {0.203} {} {3.842} {4.084} {} {1} {(694.80, 1024.50) (694.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.203} {0.040} {3.843} {4.085} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.478} {} {4.232} {4.474} {} {4} {(625.20, 1057.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.002} {0.000} {0.477} {0.160} {4.234} {4.476} {} {} {} 
    INST {I0/LD/CTRL/U24} {B} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.167} {} {4.316} {4.558} {} {1} {(637.20, 1087.50) (632.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n36} {} {0.000} {0.000} {0.167} {0.025} {4.316} {4.558} {} {} {} 
    INST {I0/LD/CTRL/U23} {A} {v} {Y} {v} {} {AND2X2} {0.204} {0.000} {0.074} {} {4.521} {4.763} {} {1} {(615.60, 1090.50) (608.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n35} {} {0.001} {0.000} {0.074} {0.029} {4.521} {4.763} {} {} {} 
    INST {I0/LD/CTRL/U22} {C} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.211} {} {4.633} {4.875} {} {1} {(606.00, 1117.50) (606.00, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.211} {0.029} {4.634} {4.876} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.242} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.242} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.078} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.050} {0.000} {0.982} {5.607} {0.213} {-0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/ENC/last_bit_reg} {CLK}
  ENDPT {I0/LD/ENC/last_bit_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.288}
    {-} {Setup} {0.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.570}
    {=} {Slack Time} {0.325}
  END_SLK_CLC
  SLK 0.325
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.325} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.489} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {2.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {2.998} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.676} {3.000} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.349} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.353} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {3.878} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {3.886} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {4.048} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {4.048} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {4.485} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.487} {0.144} {4.167} {4.491} {} {} {} 
    INST {I0/LD/ENC/FE_RC_1_0} {S} {v} {Y} {v} {} {MUX2X1} {0.315} {0.000} {0.184} {} {4.482} {4.807} {} {1} {(490.80, 967.50) (481.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n1} {} {0.000} {0.000} {0.184} {0.037} {4.482} {4.807} {} {} {} 
    INST {I0/LD/ENC/U2} {A} {v} {Y} {^} {} {INVX2} {0.088} {0.000} {0.084} {} {4.569} {4.894} {} {1} {(459.60, 970.50) (457.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n2} {} {0.001} {0.000} {0.084} {0.023} {4.570} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.325} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.161} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.125} {0.000} {1.362} {5.607} {0.288} {-0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.695}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.149}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.781}
    {=} {Slack Time} {0.368}
  END_SLK_CLC
  SLK 0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.368} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.368} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.531} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.446} {0.000} {2.575} {5.607} {1.609} {1.977} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.189} {0.000} {0.792} {} {2.798} {3.166} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.010} {0.000} {0.793} {0.285} {2.808} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.313} {0.000} {0.271} {} {3.121} {3.489} {} {1} {(1136.40, 568.50) (1138.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN3_wenable_fifo} {} {0.000} {0.000} {0.271} {0.021} {3.121} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC3_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.743} {0.000} {0.786} {} {3.865} {4.232} {} {11} {(1146.00, 547.50) (1141.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.009} {0.000} {0.787} {0.588} {3.874} {4.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.481} {0.000} {0.398} {} {4.355} {4.723} {} {2} {(1136.40, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.398} {0.094} {4.357} {4.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.355} {0.000} {0.343} {} {4.712} {5.080} {} {2} {(1148.40, 814.50) (1146.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.343} {0.095} {4.713} {5.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.247} {0.000} {0.221} {} {4.960} {5.328} {} {1} {(1143.60, 877.50) (1141.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.221} {0.060} {4.962} {5.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.492} {0.000} {0.630} {} {5.454} {5.821} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.630} {0.228} {5.461} {5.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.319} {0.000} {0.293} {} {5.779} {6.147} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.293} {0.092} {5.781} {6.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.368} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.368} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.204} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.531} {0.000} {2.577} {5.607} {1.695} {1.327} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.549}
    {=} {Slack Time} {0.401}
  END_SLK_CLC
  SLK 0.401
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.401} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.564} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.552} {0.000} {2.578} {5.607} {1.716} {2.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.738} {0.000} {0.089} {} {2.454} {2.855} {} {1} {(980.40, 868.50) (1004.40, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.001} {0.000} {0.089} {0.025} {2.455} {2.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.543} {0.000} {0.566} {} {2.998} {3.399} {} {2} {(990.00, 847.50) (985.20, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.028} {0.000} {0.567} {0.421} {3.026} {3.427} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.523} {0.000} {0.112} {} {3.549} {3.950} {} {1} {(1200.30, 465.45) (1460.40, 437.40)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.112} {0.000} {3.549} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.527}
    {=} {Slack Time} {0.423}
  END_SLK_CLC
  SLK 0.423
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.423} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.423} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.587} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.446} {0.000} {2.575} {5.607} {1.609} {2.033} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.298} {0.000} {0.846} {} {2.907} {3.330} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.018} {0.000} {0.846} {0.284} {2.925} {3.348} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.602} {0.000} {0.123} {} {3.527} {3.950} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.123} {0.000} {3.527} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.699}
    {-} {Setup} {0.633}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.015}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.413}
    {=} {Slack Time} {0.602}
  END_SLK_CLC
  SLK 0.602
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.602} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.602} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.766} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {2.341} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {3.276} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {3.278} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.627} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.631} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {4.156} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {4.163} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {4.325} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {4.326} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {4.763} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.487} {0.144} {4.164} {4.767} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.345} {0.000} {0.093} {} {4.509} {5.112} {} {1} {(747.60, 934.50) (752.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.093} {0.036} {4.510} {5.112} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.280} {0.000} {0.422} {} {4.790} {5.392} {} {4} {(766.80, 907.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.422} {0.141} {4.792} {5.395} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.431} {0.000} {0.472} {} {5.224} {5.826} {} {7} {(747.60, 871.50) (745.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.005} {0.000} {0.472} {0.338} {5.229} {5.831} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.183} {0.000} {0.223} {} {5.412} {6.014} {} {1} {(759.60, 811.50) (766.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.223} {0.027} {5.413} {6.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.602} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.602} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.439} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.535} {0.000} {2.578} {5.607} {1.699} {1.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.719}
    {-} {Setup} {0.638}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.031}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.400}
    {=} {Slack Time} {0.632}
  END_SLK_CLC
  SLK 0.632
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.632} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.632} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.796} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {2.370} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {3.305} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {3.307} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.656} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.660} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {4.185} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {4.193} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {4.355} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {4.355} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {4.792} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {4.797} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {5.138} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {5.139} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {5.428} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {5.430} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {5.838} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.434} {0.306} {5.216} {5.848} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.182} {0.000} {0.217} {} {5.399} {6.030} {} {1} {(512.40, 871.50) (505.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.217} {0.030} {5.400} {6.031} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.632} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.632} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.468} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.556} {0.000} {2.578} {5.607} {1.719} {1.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.719}
    {-} {Setup} {0.637}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.033}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.399}
    {=} {Slack Time} {0.634}
  END_SLK_CLC
  SLK 0.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.634} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.634} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.797} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {2.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {3.307} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {3.309} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.658} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.662} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {4.187} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {4.195} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {4.356} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {4.357} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {4.794} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {4.799} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {5.140} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {5.140} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {5.429} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {5.432} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {5.840} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.007} {0.000} {0.434} {0.306} {5.213} {5.847} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.185} {0.000} {0.219} {} {5.398} {6.032} {} {1} {(586.80, 850.50) (594.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.219} {0.031} {5.399} {6.033} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.634} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.634} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.470} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.556} {0.000} {2.578} {5.607} {1.719} {1.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.719}
    {-} {Setup} {0.639}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.392}
    {=} {Slack Time} {0.638}
  END_SLK_CLC
  SLK 0.638
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.638} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.802} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.574} {0.000} {2.578} {5.607} {1.738} {2.377} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.935} {0.000} {0.347} {} {2.673} {3.312} {} {3} {(1023.60, 1048.50) (999.60, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.347} {0.115} {2.675} {3.314} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.349} {0.000} {0.362} {} {3.024} {3.663} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.004} {0.000} {0.362} {0.117} {3.028} {3.667} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.590} {} {3.553} {4.192} {} {4} {(886.80, 1087.50) (884.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.008} {0.000} {0.590} {0.179} {3.561} {4.199} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.162} {0.000} {0.178} {} {3.723} {4.361} {} {1} {(769.20, 1030.50) (771.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.178} {0.035} {3.723} {4.362} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.487} {} {4.160} {4.799} {} {3} {(783.60, 988.50) (786.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.487} {0.144} {4.165} {4.803} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.341} {0.000} {0.089} {} {4.506} {5.144} {} {1} {(658.80, 934.50) (663.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.089} {0.032} {4.507} {5.145} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.289} {0.000} {0.433} {} {4.796} {5.434} {} {4} {(666.00, 907.50) (663.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.433} {0.148} {4.798} {5.436} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.409} {0.000} {0.433} {} {5.206} {5.845} {} {7} {(661.20, 871.50) (658.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.004} {0.000} {0.434} {0.306} {5.210} {5.848} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.181} {0.000} {0.216} {} {5.391} {6.029} {} {1} {(646.80, 850.50) (654.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.216} {0.029} {5.392} {6.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.638} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.475} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.555} {0.000} {2.578} {5.607} {1.719} {1.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.688}
    {-} {Setup} {0.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.285}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.541}
    {=} {Slack Time} {0.744}
  END_SLK_CLC
  SLK 0.744
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.744} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {0.908} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.552} {0.000} {2.578} {5.607} {1.716} {2.460} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.727} {0.000} {0.093} {} {2.443} {3.187} {} {1} {(980.40, 868.50) (1004.40, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.001} {0.000} {0.093} {0.025} {2.444} {3.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.508} {0.000} {0.571} {} {2.952} {3.696} {} {2} {(990.00, 847.50) (985.20, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.016} {0.000} {0.572} {0.422} {2.967} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.433} {0.000} {0.385} {} {3.400} {4.144} {} {2} {(841.20, 913.50) (838.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.385} {0.091} {3.401} {4.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.317} {} {3.739} {4.483} {} {2} {(829.20, 931.50) (826.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.317} {0.094} {3.741} {4.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.335} {0.000} {0.345} {} {4.076} {4.820} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.345} {0.096} {4.077} {4.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.247} {0.000} {0.219} {} {4.324} {5.068} {} {1} {(910.80, 964.50) (913.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.219} {0.060} {4.325} {5.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.474} {0.000} {0.602} {} {4.799} {5.543} {} {5} {(930.00, 991.50) (939.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.602} {0.217} {4.805} {5.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.381} {0.000} {0.288} {} {5.186} {5.930} {} {2} {(978.00, 991.50) (970.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.288} {0.105} {5.189} {5.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.348} {0.000} {0.350} {} {5.537} {6.281} {} {2} {(994.80, 991.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.350} {0.115} {5.541} {6.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.744} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.164} {0.000} {0.590} {} {0.164} {-0.580} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.524} {0.000} {2.577} {5.607} {1.688} {0.944} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90

