
LAB_2_microcontroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009660  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009838  08009838  00019838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009878  08009878  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08009878  08009878  00019878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009880  08009880  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009880  08009880  00019880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009884  08009884  00019884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000010  08009898  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08009898  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018a0f  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d68  00000000  00000000  00038a92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001548  00000000  00000000  0003b800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a2  00000000  00000000  0003cd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028f76  00000000  00000000  0003ddea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b5e  00000000  00000000  00066d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001147af  00000000  00000000  0007f8be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d4c  00000000  00000000  00194070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  00199dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009820 	.word	0x08009820

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08009820 	.word	0x08009820

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b970 	b.w	8000d4c <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9e08      	ldr	r6, [sp, #32]
 8000a8a:	460d      	mov	r5, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	460f      	mov	r7, r1
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d14a      	bne.n	8000b2a <__udivmoddi4+0xa6>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4694      	mov	ip, r2
 8000a98:	d965      	bls.n	8000b66 <__udivmoddi4+0xe2>
 8000a9a:	fab2 f382 	clz	r3, r2
 8000a9e:	b143      	cbz	r3, 8000ab2 <__udivmoddi4+0x2e>
 8000aa0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aa4:	f1c3 0220 	rsb	r2, r3, #32
 8000aa8:	409f      	lsls	r7, r3
 8000aaa:	fa20 f202 	lsr.w	r2, r0, r2
 8000aae:	4317      	orrs	r7, r2
 8000ab0:	409c      	lsls	r4, r3
 8000ab2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ab6:	fa1f f58c 	uxth.w	r5, ip
 8000aba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000abe:	0c22      	lsrs	r2, r4, #16
 8000ac0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ac4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ac8:	fb01 f005 	mul.w	r0, r1, r5
 8000acc:	4290      	cmp	r0, r2
 8000ace:	d90a      	bls.n	8000ae6 <__udivmoddi4+0x62>
 8000ad0:	eb1c 0202 	adds.w	r2, ip, r2
 8000ad4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ad8:	f080 811c 	bcs.w	8000d14 <__udivmoddi4+0x290>
 8000adc:	4290      	cmp	r0, r2
 8000ade:	f240 8119 	bls.w	8000d14 <__udivmoddi4+0x290>
 8000ae2:	3902      	subs	r1, #2
 8000ae4:	4462      	add	r2, ip
 8000ae6:	1a12      	subs	r2, r2, r0
 8000ae8:	b2a4      	uxth	r4, r4
 8000aea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000af2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000af6:	fb00 f505 	mul.w	r5, r0, r5
 8000afa:	42a5      	cmp	r5, r4
 8000afc:	d90a      	bls.n	8000b14 <__udivmoddi4+0x90>
 8000afe:	eb1c 0404 	adds.w	r4, ip, r4
 8000b02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b06:	f080 8107 	bcs.w	8000d18 <__udivmoddi4+0x294>
 8000b0a:	42a5      	cmp	r5, r4
 8000b0c:	f240 8104 	bls.w	8000d18 <__udivmoddi4+0x294>
 8000b10:	4464      	add	r4, ip
 8000b12:	3802      	subs	r0, #2
 8000b14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b18:	1b64      	subs	r4, r4, r5
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	b11e      	cbz	r6, 8000b26 <__udivmoddi4+0xa2>
 8000b1e:	40dc      	lsrs	r4, r3
 8000b20:	2300      	movs	r3, #0
 8000b22:	e9c6 4300 	strd	r4, r3, [r6]
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	428b      	cmp	r3, r1
 8000b2c:	d908      	bls.n	8000b40 <__udivmoddi4+0xbc>
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	f000 80ed 	beq.w	8000d0e <__udivmoddi4+0x28a>
 8000b34:	2100      	movs	r1, #0
 8000b36:	e9c6 0500 	strd	r0, r5, [r6]
 8000b3a:	4608      	mov	r0, r1
 8000b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b40:	fab3 f183 	clz	r1, r3
 8000b44:	2900      	cmp	r1, #0
 8000b46:	d149      	bne.n	8000bdc <__udivmoddi4+0x158>
 8000b48:	42ab      	cmp	r3, r5
 8000b4a:	d302      	bcc.n	8000b52 <__udivmoddi4+0xce>
 8000b4c:	4282      	cmp	r2, r0
 8000b4e:	f200 80f8 	bhi.w	8000d42 <__udivmoddi4+0x2be>
 8000b52:	1a84      	subs	r4, r0, r2
 8000b54:	eb65 0203 	sbc.w	r2, r5, r3
 8000b58:	2001      	movs	r0, #1
 8000b5a:	4617      	mov	r7, r2
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d0e2      	beq.n	8000b26 <__udivmoddi4+0xa2>
 8000b60:	e9c6 4700 	strd	r4, r7, [r6]
 8000b64:	e7df      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000b66:	b902      	cbnz	r2, 8000b6a <__udivmoddi4+0xe6>
 8000b68:	deff      	udf	#255	; 0xff
 8000b6a:	fab2 f382 	clz	r3, r2
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f040 8090 	bne.w	8000c94 <__udivmoddi4+0x210>
 8000b74:	1a8a      	subs	r2, r1, r2
 8000b76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b7a:	fa1f fe8c 	uxth.w	lr, ip
 8000b7e:	2101      	movs	r1, #1
 8000b80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b84:	fb07 2015 	mls	r0, r7, r5, r2
 8000b88:	0c22      	lsrs	r2, r4, #16
 8000b8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b8e:	fb0e f005 	mul.w	r0, lr, r5
 8000b92:	4290      	cmp	r0, r2
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x124>
 8000b96:	eb1c 0202 	adds.w	r2, ip, r2
 8000b9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x122>
 8000ba0:	4290      	cmp	r0, r2
 8000ba2:	f200 80cb 	bhi.w	8000d3c <__udivmoddi4+0x2b8>
 8000ba6:	4645      	mov	r5, r8
 8000ba8:	1a12      	subs	r2, r2, r0
 8000baa:	b2a4      	uxth	r4, r4
 8000bac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bb0:	fb07 2210 	mls	r2, r7, r0, r2
 8000bb4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bbc:	45a6      	cmp	lr, r4
 8000bbe:	d908      	bls.n	8000bd2 <__udivmoddi4+0x14e>
 8000bc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bc8:	d202      	bcs.n	8000bd0 <__udivmoddi4+0x14c>
 8000bca:	45a6      	cmp	lr, r4
 8000bcc:	f200 80bb 	bhi.w	8000d46 <__udivmoddi4+0x2c2>
 8000bd0:	4610      	mov	r0, r2
 8000bd2:	eba4 040e 	sub.w	r4, r4, lr
 8000bd6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000bda:	e79f      	b.n	8000b1c <__udivmoddi4+0x98>
 8000bdc:	f1c1 0720 	rsb	r7, r1, #32
 8000be0:	408b      	lsls	r3, r1
 8000be2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000be6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bea:	fa05 f401 	lsl.w	r4, r5, r1
 8000bee:	fa20 f307 	lsr.w	r3, r0, r7
 8000bf2:	40fd      	lsrs	r5, r7
 8000bf4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bf8:	4323      	orrs	r3, r4
 8000bfa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bfe:	fa1f fe8c 	uxth.w	lr, ip
 8000c02:	fb09 5518 	mls	r5, r9, r8, r5
 8000c06:	0c1c      	lsrs	r4, r3, #16
 8000c08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000c10:	42a5      	cmp	r5, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	fa00 f001 	lsl.w	r0, r0, r1
 8000c1a:	d90b      	bls.n	8000c34 <__udivmoddi4+0x1b0>
 8000c1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c24:	f080 8088 	bcs.w	8000d38 <__udivmoddi4+0x2b4>
 8000c28:	42a5      	cmp	r5, r4
 8000c2a:	f240 8085 	bls.w	8000d38 <__udivmoddi4+0x2b4>
 8000c2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c32:	4464      	add	r4, ip
 8000c34:	1b64      	subs	r4, r4, r5
 8000c36:	b29d      	uxth	r5, r3
 8000c38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000c40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x1da>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c54:	d26c      	bcs.n	8000d30 <__udivmoddi4+0x2ac>
 8000c56:	45a6      	cmp	lr, r4
 8000c58:	d96a      	bls.n	8000d30 <__udivmoddi4+0x2ac>
 8000c5a:	3b02      	subs	r3, #2
 8000c5c:	4464      	add	r4, ip
 8000c5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c62:	fba3 9502 	umull	r9, r5, r3, r2
 8000c66:	eba4 040e 	sub.w	r4, r4, lr
 8000c6a:	42ac      	cmp	r4, r5
 8000c6c:	46c8      	mov	r8, r9
 8000c6e:	46ae      	mov	lr, r5
 8000c70:	d356      	bcc.n	8000d20 <__udivmoddi4+0x29c>
 8000c72:	d053      	beq.n	8000d1c <__udivmoddi4+0x298>
 8000c74:	b156      	cbz	r6, 8000c8c <__udivmoddi4+0x208>
 8000c76:	ebb0 0208 	subs.w	r2, r0, r8
 8000c7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c82:	40ca      	lsrs	r2, r1
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	4317      	orrs	r7, r2
 8000c88:	e9c6 7400 	strd	r7, r4, [r6]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	f1c3 0120 	rsb	r1, r3, #32
 8000c98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000ca0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ca4:	409d      	lsls	r5, r3
 8000ca6:	432a      	orrs	r2, r5
 8000ca8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cac:	fa1f fe8c 	uxth.w	lr, ip
 8000cb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000cb8:	0c11      	lsrs	r1, r2, #16
 8000cba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cbe:	fb00 f50e 	mul.w	r5, r0, lr
 8000cc2:	428d      	cmp	r5, r1
 8000cc4:	fa04 f403 	lsl.w	r4, r4, r3
 8000cc8:	d908      	bls.n	8000cdc <__udivmoddi4+0x258>
 8000cca:	eb1c 0101 	adds.w	r1, ip, r1
 8000cce:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cd2:	d22f      	bcs.n	8000d34 <__udivmoddi4+0x2b0>
 8000cd4:	428d      	cmp	r5, r1
 8000cd6:	d92d      	bls.n	8000d34 <__udivmoddi4+0x2b0>
 8000cd8:	3802      	subs	r0, #2
 8000cda:	4461      	add	r1, ip
 8000cdc:	1b49      	subs	r1, r1, r5
 8000cde:	b292      	uxth	r2, r2
 8000ce0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ce4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ce8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cec:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf0:	4291      	cmp	r1, r2
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x282>
 8000cf4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cf8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cfc:	d216      	bcs.n	8000d2c <__udivmoddi4+0x2a8>
 8000cfe:	4291      	cmp	r1, r2
 8000d00:	d914      	bls.n	8000d2c <__udivmoddi4+0x2a8>
 8000d02:	3d02      	subs	r5, #2
 8000d04:	4462      	add	r2, ip
 8000d06:	1a52      	subs	r2, r2, r1
 8000d08:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d0c:	e738      	b.n	8000b80 <__udivmoddi4+0xfc>
 8000d0e:	4631      	mov	r1, r6
 8000d10:	4630      	mov	r0, r6
 8000d12:	e708      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000d14:	4639      	mov	r1, r7
 8000d16:	e6e6      	b.n	8000ae6 <__udivmoddi4+0x62>
 8000d18:	4610      	mov	r0, r2
 8000d1a:	e6fb      	b.n	8000b14 <__udivmoddi4+0x90>
 8000d1c:	4548      	cmp	r0, r9
 8000d1e:	d2a9      	bcs.n	8000c74 <__udivmoddi4+0x1f0>
 8000d20:	ebb9 0802 	subs.w	r8, r9, r2
 8000d24:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	e7a3      	b.n	8000c74 <__udivmoddi4+0x1f0>
 8000d2c:	4645      	mov	r5, r8
 8000d2e:	e7ea      	b.n	8000d06 <__udivmoddi4+0x282>
 8000d30:	462b      	mov	r3, r5
 8000d32:	e794      	b.n	8000c5e <__udivmoddi4+0x1da>
 8000d34:	4640      	mov	r0, r8
 8000d36:	e7d1      	b.n	8000cdc <__udivmoddi4+0x258>
 8000d38:	46d0      	mov	r8, sl
 8000d3a:	e77b      	b.n	8000c34 <__udivmoddi4+0x1b0>
 8000d3c:	3d02      	subs	r5, #2
 8000d3e:	4462      	add	r2, ip
 8000d40:	e732      	b.n	8000ba8 <__udivmoddi4+0x124>
 8000d42:	4608      	mov	r0, r1
 8000d44:	e70a      	b.n	8000b5c <__udivmoddi4+0xd8>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	e742      	b.n	8000bd2 <__udivmoddi4+0x14e>

08000d4c <__aeabi_idiv0>:
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop

08000d50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d50:	b5b0      	push	{r4, r5, r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d54:	f001 fadd 	bl	8002312 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d58:	f000 f888 	bl	8000e6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d5c:	f000 fb98 	bl	8001490 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d60:	f000 fb5c 	bl	800141c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000d64:	f000 f956 	bl	8001014 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000d68:	f000 f8cc 	bl	8000f04 <MX_ADC1_Init>
  MX_TIM5_Init();
 8000d6c:	f000 fb08 	bl	8001380 <MX_TIM5_Init>
  MX_TIM1_Init();
 8000d70:	f000 f99a 	bl	80010a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000d74:	f000 faae 	bl	80012d4 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000d78:	f000 fa5e 	bl	8001238 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000d7c:	213c      	movs	r1, #60	; 0x3c
 8000d7e:	4830      	ldr	r0, [pc, #192]	; (8000e40 <main+0xf0>)
 8000d80:	f005 fc28 	bl	80065d4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 8000d84:	482f      	ldr	r0, [pc, #188]	; (8000e44 <main+0xf4>)
 8000d86:	f005 f993 	bl	80060b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	482e      	ldr	r0, [pc, #184]	; (8000e48 <main+0xf8>)
 8000d8e:	f005 fa69 	bl	8006264 <HAL_TIM_PWM_Start>
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d92:	217f      	movs	r1, #127	; 0x7f
 8000d94:	482d      	ldr	r0, [pc, #180]	; (8000e4c <main+0xfc>)
 8000d96:	f003 f8e9 	bl	8003f6c <HAL_ADCEx_Calibration_Start>
//  HAL_ADC_Start_IT(&hadc1);
  HAL_ADC_Start_DMA(&hadc1, ADC_RawRead, 10);
 8000d9a:	220a      	movs	r2, #10
 8000d9c:	492c      	ldr	r1, [pc, #176]	; (8000e50 <main+0x100>)
 8000d9e:	482b      	ldr	r0, [pc, #172]	; (8000e4c <main+0xfc>)
 8000da0:	f001 ff6c 	bl	8002c7c <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 8000da4:	482b      	ldr	r0, [pc, #172]	; (8000e54 <main+0x104>)
 8000da6:	f005 f983 	bl	80060b0 <HAL_TIM_Base_Start_IT>

  PID.Kp = 0.001;
 8000daa:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <main+0x108>)
 8000dac:	4a2b      	ldr	r2, [pc, #172]	; (8000e5c <main+0x10c>)
 8000dae:	619a      	str	r2, [r3, #24]
  PID.Ki = 0;
 8000db0:	4b29      	ldr	r3, [pc, #164]	; (8000e58 <main+0x108>)
 8000db2:	f04f 0200 	mov.w	r2, #0
 8000db6:	61da      	str	r2, [r3, #28]
  PID.Kd = 0;
 8000db8:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <main+0x108>)
 8000dba:	f04f 0200 	mov.w	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID, 0);
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4825      	ldr	r0, [pc, #148]	; (8000e58 <main+0x108>)
 8000dc4:	f008 fcca 	bl	800975c <arm_pid_init_f32>
  HAL_TIM_Base_Start(&htim1);
 8000dc8:	481f      	ldr	r0, [pc, #124]	; (8000e48 <main+0xf8>)
 8000dca:	f005 f901 	bl	8005fd0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000dce:	2104      	movs	r1, #4
 8000dd0:	481d      	ldr	r0, [pc, #116]	; (8000e48 <main+0xf8>)
 8000dd2:	f005 fa47 	bl	8006264 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000dd6:	2108      	movs	r1, #8
 8000dd8:	481b      	ldr	r0, [pc, #108]	; (8000e48 <main+0xf8>)
 8000dda:	f005 fa43 	bl	8006264 <HAL_TIM_PWM_Start>
//  UARTInterruptConfig();
  UARTDMAConfig();
 8000dde:	f000 ffab 	bl	8001d38 <UARTDMAConfig>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Average_ADC_Value();
 8000de2:	f000 fdf9 	bl	80019d8 <Average_ADC_Value>
	  led2();
 8000de6:	f000 fbfb 	bl	80015e0 <led2>
	  if(mode == 1){
 8000dea:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <main+0x110>)
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d101      	bne.n	8000df6 <main+0xa6>
		  LAB2PART1();
 8000df2:	f000 fc1f 	bl	8001634 <LAB2PART1>
	  }
	  if(mode == 2){
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <main+0x110>)
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d101      	bne.n	8000e02 <main+0xb2>
		  LAB2PART2();
 8000dfe:	f000 fd0f 	bl	8001820 <LAB2PART2>
//	  test2 = _micros;
	  //////UART/////

//	  static uint64_t TimeStamp = 0;
//	  uint64_t CurrentTime = micros();
	  CurrentTime = micros();
 8000e02:	f000 ff57 	bl	8001cb4 <micros>
 8000e06:	4602      	mov	r2, r0
 8000e08:	460b      	mov	r3, r1
 8000e0a:	4916      	ldr	r1, [pc, #88]	; (8000e64 <main+0x114>)
 8000e0c:	e9c1 2300 	strd	r2, r3, [r1]
	  if(CurrentTime > TimeStamp)
 8000e10:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <main+0x114>)
 8000e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e16:	4914      	ldr	r1, [pc, #80]	; (8000e68 <main+0x118>)
 8000e18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e1c:	4290      	cmp	r0, r2
 8000e1e:	eb71 0303 	sbcs.w	r3, r1, r3
 8000e22:	d2de      	bcs.n	8000de2 <main+0x92>
	  {
		  TimeStamp = CurrentTime + 5000;// 200 HZ
 8000e24:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <main+0x114>)
 8000e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e2a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000e2e:	1854      	adds	r4, r2, r1
 8000e30:	f143 0500 	adc.w	r5, r3, #0
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <main+0x118>)
 8000e36:	e9c3 4500 	strd	r4, r5, [r3]
		  Adc_to_Matlab();
 8000e3a:	f000 ff55 	bl	8001ce8 <Adc_to_Matlab>
  {
 8000e3e:	e7d0      	b.n	8000de2 <main+0x92>
 8000e40:	200002e4 	.word	0x200002e4
 8000e44:	20000330 	.word	0x20000330
 8000e48:	2000024c 	.word	0x2000024c
 8000e4c:	2000002c 	.word	0x2000002c
 8000e50:	2000037c 	.word	0x2000037c
 8000e54:	20000298 	.word	0x20000298
 8000e58:	200003a8 	.word	0x200003a8
 8000e5c:	3a83126f 	.word	0x3a83126f
 8000e60:	20000000 	.word	0x20000000
 8000e64:	20000400 	.word	0x20000400
 8000e68:	200003f8 	.word	0x200003f8

08000e6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b094      	sub	sp, #80	; 0x50
 8000e70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e72:	f107 0318 	add.w	r3, r7, #24
 8000e76:	2238      	movs	r2, #56	; 0x38
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f008 fca4 	bl	80097c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f004 f816 	bl	8004ec0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e94:	2302      	movs	r3, #2
 8000e96:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9e:	2340      	movs	r3, #64	; 0x40
 8000ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000eae:	2355      	movs	r3, #85	; 0x55
 8000eb0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ebe:	f107 0318 	add.w	r3, r7, #24
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f004 f8b0 	bl	8005028 <HAL_RCC_OscConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ece:	f000 ff41 	bl	8001d54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed2:	230f      	movs	r3, #15
 8000ed4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4618      	mov	r0, r3
 8000eec:	f004 fbae 	bl	800564c <HAL_RCC_ClockConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000ef6:	f000 ff2d 	bl	8001d54 <Error_Handler>
  }
}
 8000efa:	bf00      	nop
 8000efc:	3750      	adds	r7, #80	; 0x50
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08c      	sub	sp, #48	; 0x30
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2220      	movs	r2, #32
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f008 fc53 	bl	80097c8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f22:	4b39      	ldr	r3, [pc, #228]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f2a:	4b37      	ldr	r3, [pc, #220]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f2c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f32:	4b35      	ldr	r3, [pc, #212]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f38:	4b33      	ldr	r3, [pc, #204]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f3e:	4b32      	ldr	r3, [pc, #200]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f44:	4b30      	ldr	r3, [pc, #192]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4a:	4b2f      	ldr	r3, [pc, #188]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f50:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f56:	4b2c      	ldr	r3, [pc, #176]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000f5c:	4b2a      	ldr	r3, [pc, #168]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f5e:	2202      	movs	r2, #2
 8000f60:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f62:	4b29      	ldr	r3, [pc, #164]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f6a:	4b27      	ldr	r3, [pc, #156]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f70:	4b25      	ldr	r3, [pc, #148]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f76:	4b24      	ldr	r3, [pc, #144]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f7e:	4b22      	ldr	r3, [pc, #136]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f84:	4b20      	ldr	r3, [pc, #128]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f8c:	481e      	ldr	r0, [pc, #120]	; (8001008 <MX_ADC1_Init+0x104>)
 8000f8e:	f001 fcb9 	bl	8002904 <HAL_ADC_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f98:	f000 fedc 	bl	8001d54 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4818      	ldr	r0, [pc, #96]	; (8001008 <MX_ADC1_Init+0x104>)
 8000fa8:	f003 f874 	bl	8004094 <HAL_ADCEx_MultiModeConfigChannel>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb2:	f000 fecf 	bl	8001d54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_ADC1_Init+0x108>)
 8000fb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000fbe:	2307      	movs	r3, #7
 8000fc0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc2:	237f      	movs	r3, #127	; 0x7f
 8000fc4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	480d      	ldr	r0, [pc, #52]	; (8001008 <MX_ADC1_Init+0x104>)
 8000fd4:	f002 f9ae 	bl	8003334 <HAL_ADC_ConfigChannel>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000fde:	f000 feb9 	bl	8001d54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <MX_ADC1_Init+0x10c>)
 8000fe4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fe6:	230c      	movs	r3, #12
 8000fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	4619      	mov	r1, r3
 8000fee:	4806      	ldr	r0, [pc, #24]	; (8001008 <MX_ADC1_Init+0x104>)
 8000ff0:	f002 f9a0 	bl	8003334 <HAL_ADC_ConfigChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000ffa:	f000 feab 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	3730      	adds	r7, #48	; 0x30
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	2000002c 	.word	0x2000002c
 800100c:	04300002 	.word	0x04300002
 8001010:	08600004 	.word	0x08600004

08001014 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001018:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800101a:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <MX_LPUART1_UART_Init+0x90>)
 800101c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001020:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001024:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001026:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800102c:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001032:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800103a:	220c      	movs	r2, #12
 800103c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001046:	2200      	movs	r2, #0
 8001048:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800104c:	2200      	movs	r2, #0
 800104e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001052:	2200      	movs	r2, #0
 8001054:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001056:	4812      	ldr	r0, [pc, #72]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 8001058:	f006 fcfc 	bl	8007a54 <HAL_UART_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001062:	f000 fe77 	bl	8001d54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001066:	2100      	movs	r1, #0
 8001068:	480d      	ldr	r0, [pc, #52]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800106a:	f008 faad 	bl	80095c8 <HAL_UARTEx_SetTxFifoThreshold>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001074:	f000 fe6e 	bl	8001d54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001078:	2100      	movs	r1, #0
 800107a:	4809      	ldr	r0, [pc, #36]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800107c:	f008 fae2 	bl	8009644 <HAL_UARTEx_SetRxFifoThreshold>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001086:	f000 fe65 	bl	8001d54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800108a:	4805      	ldr	r0, [pc, #20]	; (80010a0 <MX_LPUART1_UART_Init+0x8c>)
 800108c:	f008 fa63 	bl	8009556 <HAL_UARTEx_DisableFifoMode>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001096:	f000 fe5d 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	200000f8 	.word	0x200000f8
 80010a4:	40008000 	.word	0x40008000

080010a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b09c      	sub	sp, #112	; 0x70
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ae:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010bc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
 80010d8:	615a      	str	r2, [r3, #20]
 80010da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2234      	movs	r2, #52	; 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f008 fb70 	bl	80097c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010e8:	4b51      	ldr	r3, [pc, #324]	; (8001230 <MX_TIM1_Init+0x188>)
 80010ea:	4a52      	ldr	r2, [pc, #328]	; (8001234 <MX_TIM1_Init+0x18c>)
 80010ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 80010ee:	4b50      	ldr	r3, [pc, #320]	; (8001230 <MX_TIM1_Init+0x188>)
 80010f0:	22a9      	movs	r2, #169	; 0xa9
 80010f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b4e      	ldr	r3, [pc, #312]	; (8001230 <MX_TIM1_Init+0x188>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80010fa:	4b4d      	ldr	r3, [pc, #308]	; (8001230 <MX_TIM1_Init+0x188>)
 80010fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001100:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001102:	4b4b      	ldr	r3, [pc, #300]	; (8001230 <MX_TIM1_Init+0x188>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001108:	4b49      	ldr	r3, [pc, #292]	; (8001230 <MX_TIM1_Init+0x188>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110e:	4b48      	ldr	r3, [pc, #288]	; (8001230 <MX_TIM1_Init+0x188>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001114:	4846      	ldr	r0, [pc, #280]	; (8001230 <MX_TIM1_Init+0x188>)
 8001116:	f004 ff03 	bl	8005f20 <HAL_TIM_Base_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001120:	f000 fe18 	bl	8001d54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001128:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800112a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800112e:	4619      	mov	r1, r3
 8001130:	483f      	ldr	r0, [pc, #252]	; (8001230 <MX_TIM1_Init+0x188>)
 8001132:	f005 fd41 	bl	8006bb8 <HAL_TIM_ConfigClockSource>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800113c:	f000 fe0a 	bl	8001d54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001140:	483b      	ldr	r0, [pc, #236]	; (8001230 <MX_TIM1_Init+0x188>)
 8001142:	f005 f82d 	bl	80061a0 <HAL_TIM_PWM_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800114c:	f000 fe02 	bl	8001d54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001150:	2300      	movs	r3, #0
 8001152:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001154:	2300      	movs	r3, #0
 8001156:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800115c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001160:	4619      	mov	r1, r3
 8001162:	4833      	ldr	r0, [pc, #204]	; (8001230 <MX_TIM1_Init+0x188>)
 8001164:	f006 fb06 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800116e:	f000 fdf1 	bl	8001d54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001172:	2360      	movs	r3, #96	; 0x60
 8001174:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800117a:	2300      	movs	r3, #0
 800117c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800117e:	2300      	movs	r3, #0
 8001180:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001186:	2300      	movs	r3, #0
 8001188:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800118a:	2300      	movs	r3, #0
 800118c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800118e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001192:	2200      	movs	r2, #0
 8001194:	4619      	mov	r1, r3
 8001196:	4826      	ldr	r0, [pc, #152]	; (8001230 <MX_TIM1_Init+0x188>)
 8001198:	f005 fbfa 	bl	8006990 <HAL_TIM_PWM_ConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80011a2:	f000 fdd7 	bl	8001d54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011aa:	2204      	movs	r2, #4
 80011ac:	4619      	mov	r1, r3
 80011ae:	4820      	ldr	r0, [pc, #128]	; (8001230 <MX_TIM1_Init+0x188>)
 80011b0:	f005 fbee 	bl	8006990 <HAL_TIM_PWM_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80011ba:	f000 fdcb 	bl	8001d54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011c2:	2208      	movs	r2, #8
 80011c4:	4619      	mov	r1, r3
 80011c6:	481a      	ldr	r0, [pc, #104]	; (8001230 <MX_TIM1_Init+0x188>)
 80011c8:	f005 fbe2 	bl	8006990 <HAL_TIM_PWM_ConfigChannel>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80011d2:	f000 fdbf 	bl	8001d54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011f4:	2300      	movs	r3, #0
 80011f6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001200:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001206:	2300      	movs	r3, #0
 8001208:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800120a:	2300      	movs	r3, #0
 800120c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	4619      	mov	r1, r3
 8001212:	4807      	ldr	r0, [pc, #28]	; (8001230 <MX_TIM1_Init+0x188>)
 8001214:	f006 fb44 	bl	80078a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800121e:	f000 fd99 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001222:	4803      	ldr	r0, [pc, #12]	; (8001230 <MX_TIM1_Init+0x188>)
 8001224:	f000 ff94 	bl	8002150 <HAL_TIM_MspPostInit>

}
 8001228:	bf00      	nop
 800122a:	3770      	adds	r7, #112	; 0x70
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	2000024c 	.word	0x2000024c
 8001234:	40012c00 	.word	0x40012c00

08001238 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001256:	4b1e      	ldr	r3, [pc, #120]	; (80012d0 <MX_TIM2_Init+0x98>)
 8001258:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800125c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800125e:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <MX_TIM2_Init+0x98>)
 8001260:	22a9      	movs	r2, #169	; 0xa9
 8001262:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001264:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MX_TIM2_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_TIM2_Init+0x98>)
 800126c:	f04f 32ff 	mov.w	r2, #4294967295
 8001270:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_TIM2_Init+0x98>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_TIM2_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <MX_TIM2_Init+0x98>)
 8001280:	f004 fe4e 	bl	8005f20 <HAL_TIM_Base_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800128a:	f000 fd63 	bl	8001d54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001292:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MX_TIM2_Init+0x98>)
 800129c:	f005 fc8c 	bl	8006bb8 <HAL_TIM_ConfigClockSource>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012a6:	f000 fd55 	bl	8001d54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012aa:	2300      	movs	r3, #0
 80012ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <MX_TIM2_Init+0x98>)
 80012b8:	f006 fa5c 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012c2:	f000 fd47 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3720      	adds	r7, #32
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000298 	.word	0x20000298

080012d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08c      	sub	sp, #48	; 0x30
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2224      	movs	r2, #36	; 0x24
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f008 fa70 	bl	80097c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e8:	463b      	mov	r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012f2:	4b21      	ldr	r3, [pc, #132]	; (8001378 <MX_TIM3_Init+0xa4>)
 80012f4:	4a21      	ldr	r2, [pc, #132]	; (800137c <MX_TIM3_Init+0xa8>)
 80012f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012f8:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <MX_TIM3_Init+0xa4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	; (8001378 <MX_TIM3_Init+0xa4>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3071;
 8001304:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <MX_TIM3_Init+0xa4>)
 8001306:	f640 32ff 	movw	r2, #3071	; 0xbff
 800130a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <MX_TIM3_Init+0xa4>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_TIM3_Init+0xa4>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001318:	2303      	movs	r3, #3
 800131a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001320:	2301      	movs	r3, #1
 8001322:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800132c:	2300      	movs	r3, #0
 800132e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001330:	2301      	movs	r3, #1
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	4619      	mov	r1, r3
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <MX_TIM3_Init+0xa4>)
 8001344:	f005 f8a0 	bl	8006488 <HAL_TIM_Encoder_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800134e:	f000 fd01 	bl	8001d54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800135a:	463b      	mov	r3, r7
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	; (8001378 <MX_TIM3_Init+0xa4>)
 8001360:	f006 fa08 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800136a:	f000 fcf3 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	3730      	adds	r7, #48	; 0x30
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200002e4 	.word	0x200002e4
 800137c:	40000400 	.word	0x40000400

08001380 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001386:	f107 0310 	add.w	r3, r7, #16
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800139e:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <MX_TIM5_Init+0x94>)
 80013a0:	4a1d      	ldr	r2, [pc, #116]	; (8001418 <MX_TIM5_Init+0x98>)
 80013a2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80013a4:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <MX_TIM5_Init+0x94>)
 80013a6:	22a9      	movs	r2, #169	; 0xa9
 80013a8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <MX_TIM5_Init+0x94>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80013b0:	4b18      	ldr	r3, [pc, #96]	; (8001414 <MX_TIM5_Init+0x94>)
 80013b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013b6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b8:	4b16      	ldr	r3, [pc, #88]	; (8001414 <MX_TIM5_Init+0x94>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <MX_TIM5_Init+0x94>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013c4:	4813      	ldr	r0, [pc, #76]	; (8001414 <MX_TIM5_Init+0x94>)
 80013c6:	f004 fdab 	bl	8005f20 <HAL_TIM_Base_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80013d0:	f000 fcc0 	bl	8001d54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013da:	f107 0310 	add.w	r3, r7, #16
 80013de:	4619      	mov	r1, r3
 80013e0:	480c      	ldr	r0, [pc, #48]	; (8001414 <MX_TIM5_Init+0x94>)
 80013e2:	f005 fbe9 	bl	8006bb8 <HAL_TIM_ConfigClockSource>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80013ec:	f000 fcb2 	bl	8001d54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f0:	2300      	movs	r3, #0
 80013f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_TIM5_Init+0x94>)
 80013fe:	f006 f9b9 	bl	8007774 <HAL_TIMEx_MasterConfigSynchronization>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001408:	f000 fca4 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	3720      	adds	r7, #32
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000330 	.word	0x20000330
 8001418:	40000c00 	.word	0x40000c00

0800141c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001422:	4b1a      	ldr	r3, [pc, #104]	; (800148c <MX_DMA_Init+0x70>)
 8001424:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001426:	4a19      	ldr	r2, [pc, #100]	; (800148c <MX_DMA_Init+0x70>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	6493      	str	r3, [r2, #72]	; 0x48
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <MX_DMA_Init+0x70>)
 8001430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <MX_DMA_Init+0x70>)
 800143c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800143e:	4a13      	ldr	r2, [pc, #76]	; (800148c <MX_DMA_Init+0x70>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6493      	str	r3, [r2, #72]	; 0x48
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <MX_DMA_Init+0x70>)
 8001448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	200b      	movs	r0, #11
 8001458:	f002 ffff 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800145c:	200b      	movs	r0, #11
 800145e:	f003 f816 	bl	800448e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	200c      	movs	r0, #12
 8001468:	f002 fff7 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800146c:	200c      	movs	r0, #12
 800146e:	f003 f80e 	bl	800448e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	200d      	movs	r0, #13
 8001478:	f002 ffef 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800147c:	200d      	movs	r0, #13
 800147e:	f003 f806 	bl	800448e <HAL_NVIC_EnableIRQ>

}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	; 0x28
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a6:	4b39      	ldr	r3, [pc, #228]	; (800158c <MX_GPIO_Init+0xfc>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	4a38      	ldr	r2, [pc, #224]	; (800158c <MX_GPIO_Init+0xfc>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b2:	4b36      	ldr	r3, [pc, #216]	; (800158c <MX_GPIO_Init+0xfc>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014be:	4b33      	ldr	r3, [pc, #204]	; (800158c <MX_GPIO_Init+0xfc>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	4a32      	ldr	r2, [pc, #200]	; (800158c <MX_GPIO_Init+0xfc>)
 80014c4:	f043 0320 	orr.w	r3, r3, #32
 80014c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ca:	4b30      	ldr	r3, [pc, #192]	; (800158c <MX_GPIO_Init+0xfc>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ce:	f003 0320 	and.w	r3, r3, #32
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	4b2d      	ldr	r3, [pc, #180]	; (800158c <MX_GPIO_Init+0xfc>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014da:	4a2c      	ldr	r2, [pc, #176]	; (800158c <MX_GPIO_Init+0xfc>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <MX_GPIO_Init+0xfc>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	4b27      	ldr	r3, [pc, #156]	; (800158c <MX_GPIO_Init+0xfc>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f2:	4a26      	ldr	r2, [pc, #152]	; (800158c <MX_GPIO_Init+0xfc>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fa:	4b24      	ldr	r3, [pc, #144]	; (800158c <MX_GPIO_Init+0xfc>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	2120      	movs	r1, #32
 800150a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800150e:	f003 fc8d 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2130      	movs	r1, #48	; 0x30
 8001516:	481e      	ldr	r0, [pc, #120]	; (8001590 <MX_GPIO_Init+0x100>)
 8001518:	f003 fc88 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800151c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001522:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	4619      	mov	r1, r3
 8001532:	4818      	ldr	r0, [pc, #96]	; (8001594 <MX_GPIO_Init+0x104>)
 8001534:	f003 faf8 	bl	8004b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001538:	2320      	movs	r3, #32
 800153a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153c:	2301      	movs	r3, #1
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001552:	f003 fae9 	bl	8004b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001556:	2330      	movs	r3, #48	; 0x30
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155a:	2301      	movs	r3, #1
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	4619      	mov	r1, r3
 800156c:	4808      	ldr	r0, [pc, #32]	; (8001590 <MX_GPIO_Init+0x100>)
 800156e:	f003 fadb 	bl	8004b28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	2028      	movs	r0, #40	; 0x28
 8001578:	f002 ff6f 	bl	800445a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800157c:	2028      	movs	r0, #40	; 0x28
 800157e:	f002 ff86 	bl	800448e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001582:	bf00      	nop
 8001584:	3728      	adds	r7, #40	; 0x28
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000
 8001590:	48000400 	.word	0x48000400
 8001594:	48000800 	.word	0x48000800

08001598 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 80015a2:	88fb      	ldrh	r3, [r7, #6]
 80015a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015a8:	d112      	bne.n	80015d0 <HAL_GPIO_EXTI_Callback+0x38>
		if (mode == 1){
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_GPIO_EXTI_Callback+0x44>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d103      	bne.n	80015ba <HAL_GPIO_EXTI_Callback+0x22>
				mode = 2;
 80015b2:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <HAL_GPIO_EXTI_Callback+0x44>)
 80015b4:	2202      	movs	r2, #2
 80015b6:	801a      	strh	r2, [r3, #0]
		else {
				mode = 1;

			}
		}
}
 80015b8:	e00a      	b.n	80015d0 <HAL_GPIO_EXTI_Callback+0x38>
		else if (mode == 2){
 80015ba:	4b08      	ldr	r3, [pc, #32]	; (80015dc <HAL_GPIO_EXTI_Callback+0x44>)
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d103      	bne.n	80015ca <HAL_GPIO_EXTI_Callback+0x32>
				mode = 3;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_GPIO_EXTI_Callback+0x44>)
 80015c4:	2203      	movs	r2, #3
 80015c6:	801a      	strh	r2, [r3, #0]
}
 80015c8:	e002      	b.n	80015d0 <HAL_GPIO_EXTI_Callback+0x38>
				mode = 1;
 80015ca:	4b04      	ldr	r3, [pc, #16]	; (80015dc <HAL_GPIO_EXTI_Callback+0x44>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	801a      	strh	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	20000000 	.word	0x20000000

080015e0 <led2>:
void led2(){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	if (mode == 1){
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <led2+0x50>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d106      	bne.n	80015fa <led2+0x1a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2120      	movs	r1, #32
 80015f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f4:	f003 fc1a 	bl	8004e2c <HAL_GPIO_WritePin>
	}
	else if (mode == 3) {
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
		HAL_Delay(500);
	}
}
 80015f8:	e017      	b.n	800162a <led2+0x4a>
	else if (mode == 2){
 80015fa:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <led2+0x50>)
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d106      	bne.n	8001610 <led2+0x30>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	2120      	movs	r1, #32
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f003 fc0f 	bl	8004e2c <HAL_GPIO_WritePin>
}
 800160e:	e00c      	b.n	800162a <led2+0x4a>
	else if (mode == 3) {
 8001610:	4b07      	ldr	r3, [pc, #28]	; (8001630 <led2+0x50>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	2b03      	cmp	r3, #3
 8001616:	d108      	bne.n	800162a <led2+0x4a>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001618:	2120      	movs	r1, #32
 800161a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161e:	f003 fc1d 	bl	8004e5c <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001622:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001626:	f000 fee5 	bl	80023f4 <HAL_Delay>
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000000 	.word	0x20000000

08001634 <LAB2PART1>:
void LAB2PART1(){
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	if(Vfeedback > 1){
 8001638:	4b70      	ldr	r3, [pc, #448]	; (80017fc <LAB2PART1+0x1c8>)
 800163a:	edd3 7a00 	vldr	s15, [r3]
 800163e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	dd4d      	ble.n	80016e8 <LAB2PART1+0xb4>
		 		  setSpd = (Vfeedback/360)*(1000-600)+600;
 800164c:	4b6b      	ldr	r3, [pc, #428]	; (80017fc <LAB2PART1+0x1c8>)
 800164e:	ed93 7a00 	vldr	s14, [r3]
 8001652:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8001800 <LAB2PART1+0x1cc>
 8001656:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165a:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001804 <LAB2PART1+0x1d0>
 800165e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001662:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001808 <LAB2PART1+0x1d4>
 8001666:	ee77 7a87 	vadd.f32	s15, s15, s14
 800166a:	4b68      	ldr	r3, [pc, #416]	; (800180c <LAB2PART1+0x1d8>)
 800166c:	edc3 7a00 	vstr	s15, [r3]
		 		  if(Vfeedback < 180){
 8001670:	4b62      	ldr	r3, [pc, #392]	; (80017fc <LAB2PART1+0x1c8>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001810 <LAB2PART1+0x1dc>
 800167a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	d513      	bpl.n	80016ac <LAB2PART1+0x78>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001684:	2201      	movs	r2, #1
 8001686:	2110      	movs	r1, #16
 8001688:	4862      	ldr	r0, [pc, #392]	; (8001814 <LAB2PART1+0x1e0>)
 800168a:	f003 fbcf 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2120      	movs	r1, #32
 8001692:	4860      	ldr	r0, [pc, #384]	; (8001814 <LAB2PART1+0x1e0>)
 8001694:	f003 fbca 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
 8001698:	4b5c      	ldr	r3, [pc, #368]	; (800180c <LAB2PART1+0x1d8>)
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	4b5e      	ldr	r3, [pc, #376]	; (8001818 <LAB2PART1+0x1e4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016a6:	ee17 2a90 	vmov	r2, s15
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
		 		  }
		 		  if(Vfeedback > 180){
 80016ac:	4b53      	ldr	r3, [pc, #332]	; (80017fc <LAB2PART1+0x1c8>)
 80016ae:	edd3 7a00 	vldr	s15, [r3]
 80016b2:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8001810 <LAB2PART1+0x1dc>
 80016b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016be:	dd13      	ble.n	80016e8 <LAB2PART1+0xb4>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2110      	movs	r1, #16
 80016c4:	4853      	ldr	r0, [pc, #332]	; (8001814 <LAB2PART1+0x1e0>)
 80016c6:	f003 fbb1 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	2120      	movs	r1, #32
 80016ce:	4851      	ldr	r0, [pc, #324]	; (8001814 <LAB2PART1+0x1e0>)
 80016d0:	f003 fbac 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
 80016d4:	4b4d      	ldr	r3, [pc, #308]	; (800180c <LAB2PART1+0x1d8>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	4b4f      	ldr	r3, [pc, #316]	; (8001818 <LAB2PART1+0x1e4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016e2:	ee17 2a90 	vmov	r2, s15
 80016e6:	635a      	str	r2, [r3, #52]	; 0x34
		 		  }
		 	  }
	if(Vfeedback < -1){
 80016e8:	4b44      	ldr	r3, [pc, #272]	; (80017fc <LAB2PART1+0x1c8>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80016f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fa:	d54f      	bpl.n	800179c <LAB2PART1+0x168>
		 		  setSpd = (-Vfeedback/360)*(1000-600)+600;
 80016fc:	4b3f      	ldr	r3, [pc, #252]	; (80017fc <LAB2PART1+0x1c8>)
 80016fe:	edd3 7a00 	vldr	s15, [r3]
 8001702:	eeb1 7a67 	vneg.f32	s14, s15
 8001706:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001800 <LAB2PART1+0x1cc>
 800170a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800170e:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001804 <LAB2PART1+0x1d0>
 8001712:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001716:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001808 <LAB2PART1+0x1d4>
 800171a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800171e:	4b3b      	ldr	r3, [pc, #236]	; (800180c <LAB2PART1+0x1d8>)
 8001720:	edc3 7a00 	vstr	s15, [r3]
		 		  if(Vfeedback < -180){
 8001724:	4b35      	ldr	r3, [pc, #212]	; (80017fc <LAB2PART1+0x1c8>)
 8001726:	edd3 7a00 	vldr	s15, [r3]
 800172a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800181c <LAB2PART1+0x1e8>
 800172e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d513      	bpl.n	8001760 <LAB2PART1+0x12c>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2110      	movs	r1, #16
 800173c:	4835      	ldr	r0, [pc, #212]	; (8001814 <LAB2PART1+0x1e0>)
 800173e:	f003 fb75 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001742:	2200      	movs	r2, #0
 8001744:	2120      	movs	r1, #32
 8001746:	4833      	ldr	r0, [pc, #204]	; (8001814 <LAB2PART1+0x1e0>)
 8001748:	f003 fb70 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
 800174c:	4b2f      	ldr	r3, [pc, #188]	; (800180c <LAB2PART1+0x1d8>)
 800174e:	edd3 7a00 	vldr	s15, [r3]
 8001752:	4b31      	ldr	r3, [pc, #196]	; (8001818 <LAB2PART1+0x1e4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800175a:	ee17 2a90 	vmov	r2, s15
 800175e:	635a      	str	r2, [r3, #52]	; 0x34
		 		  }
		 		  if(Vfeedback > -180){
 8001760:	4b26      	ldr	r3, [pc, #152]	; (80017fc <LAB2PART1+0x1c8>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800181c <LAB2PART1+0x1e8>
 800176a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	dd13      	ble.n	800179c <LAB2PART1+0x168>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	2110      	movs	r1, #16
 8001778:	4826      	ldr	r0, [pc, #152]	; (8001814 <LAB2PART1+0x1e0>)
 800177a:	f003 fb57 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 800177e:	2201      	movs	r2, #1
 8001780:	2120      	movs	r1, #32
 8001782:	4824      	ldr	r0, [pc, #144]	; (8001814 <LAB2PART1+0x1e0>)
 8001784:	f003 fb52 	bl	8004e2c <HAL_GPIO_WritePin>
		 			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <LAB2PART1+0x1d8>)
 800178a:	edd3 7a00 	vldr	s15, [r3]
 800178e:	4b22      	ldr	r3, [pc, #136]	; (8001818 <LAB2PART1+0x1e4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001796:	ee17 2a90 	vmov	r2, s15
 800179a:	635a      	str	r2, [r3, #52]	; 0x34
		 		  }
		 	  }
	if(Vfeedback < 1 && Vfeedback > -1)
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <LAB2PART1+0x1c8>)
 800179e:	edd3 7a00 	vldr	s15, [r3]
 80017a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	d400      	bmi.n	80017b2 <LAB2PART1+0x17e>
		 		  setSpd = 0;
		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
		 		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
		 	  }
}
 80017b0:	e022      	b.n	80017f8 <LAB2PART1+0x1c4>
	if(Vfeedback < 1 && Vfeedback > -1)
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <LAB2PART1+0x1c8>)
 80017b4:	edd3 7a00 	vldr	s15, [r3]
 80017b8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80017bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	dc00      	bgt.n	80017c8 <LAB2PART1+0x194>
}
 80017c6:	e017      	b.n	80017f8 <LAB2PART1+0x1c4>
		 		  setSpd = 0;
 80017c8:	4b10      	ldr	r3, [pc, #64]	; (800180c <LAB2PART1+0x1d8>)
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2110      	movs	r1, #16
 80017d4:	480f      	ldr	r0, [pc, #60]	; (8001814 <LAB2PART1+0x1e0>)
 80017d6:	f003 fb29 	bl	8004e2c <HAL_GPIO_WritePin>
		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	2120      	movs	r1, #32
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <LAB2PART1+0x1e0>)
 80017e0:	f003 fb24 	bl	8004e2c <HAL_GPIO_WritePin>
		 		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, setSpd);
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <LAB2PART1+0x1d8>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <LAB2PART1+0x1e4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017f2:	ee17 2a90 	vmov	r2, s15
 80017f6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	200003d8 	.word	0x200003d8
 8001800:	43b40000 	.word	0x43b40000
 8001804:	43c80000 	.word	0x43c80000
 8001808:	44160000 	.word	0x44160000
 800180c:	200003e0 	.word	0x200003e0
 8001810:	43340000 	.word	0x43340000
 8001814:	48000400 	.word	0x48000400
 8001818:	2000024c 	.word	0x2000024c
 800181c:	c3340000 	.word	0xc3340000

08001820 <LAB2PART2>:
void LAB2PART2(){
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0

	avg_adc_part2=avg_adc1;
 8001824:	4b62      	ldr	r3, [pc, #392]	; (80019b0 <LAB2PART2+0x190>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a62      	ldr	r2, [pc, #392]	; (80019b4 <LAB2PART2+0x194>)
 800182a:	6013      	str	r3, [r2, #0]
	if(Vfeedback2 > 1){
 800182c:	4b62      	ldr	r3, [pc, #392]	; (80019b8 <LAB2PART2+0x198>)
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183e:	dd41      	ble.n	80018c4 <LAB2PART2+0xa4>
		 		  setSpd = (Vfeedback2/360)*(1000-100)+100;
 8001840:	4b5d      	ldr	r3, [pc, #372]	; (80019b8 <LAB2PART2+0x198>)
 8001842:	ed93 7a00 	vldr	s14, [r3]
 8001846:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80019bc <LAB2PART2+0x19c>
 800184a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800184e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80019c0 <LAB2PART2+0x1a0>
 8001852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001856:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80019c4 <LAB2PART2+0x1a4>
 800185a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800185e:	4b5a      	ldr	r3, [pc, #360]	; (80019c8 <LAB2PART2+0x1a8>)
 8001860:	edc3 7a00 	vstr	s15, [r3]
		 		  if(Vfeedback2 < 180){
 8001864:	4b54      	ldr	r3, [pc, #336]	; (80019b8 <LAB2PART2+0x198>)
 8001866:	edd3 7a00 	vldr	s15, [r3]
 800186a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80019cc <LAB2PART2+0x1ac>
 800186e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001876:	d50d      	bpl.n	8001894 <LAB2PART2+0x74>
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,  setSpd);
 8001878:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <LAB2PART2+0x1a8>)
 800187a:	edd3 7a00 	vldr	s15, [r3]
 800187e:	4b54      	ldr	r3, [pc, #336]	; (80019d0 <LAB2PART2+0x1b0>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001886:	ee17 2a90 	vmov	r2, s15
 800188a:	639a      	str	r2, [r3, #56]	; 0x38
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 800188c:	4b50      	ldr	r3, [pc, #320]	; (80019d0 <LAB2PART2+0x1b0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2200      	movs	r2, #0
 8001892:	63da      	str	r2, [r3, #60]	; 0x3c
		 		  }
		 		  if(Vfeedback2 > 180){
 8001894:	4b48      	ldr	r3, [pc, #288]	; (80019b8 <LAB2PART2+0x198>)
 8001896:	edd3 7a00 	vldr	s15, [r3]
 800189a:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80019cc <LAB2PART2+0x1ac>
 800189e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a6:	dd0d      	ble.n	80018c4 <LAB2PART2+0xa4>
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80018a8:	4b49      	ldr	r3, [pc, #292]	; (80019d0 <LAB2PART2+0x1b0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2200      	movs	r2, #0
 80018ae:	639a      	str	r2, [r3, #56]	; 0x38
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, setSpd);
 80018b0:	4b45      	ldr	r3, [pc, #276]	; (80019c8 <LAB2PART2+0x1a8>)
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	4b46      	ldr	r3, [pc, #280]	; (80019d0 <LAB2PART2+0x1b0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018be:	ee17 2a90 	vmov	r2, s15
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
		 		  }
		 	  }
	if(Vfeedback2 < -1){
 80018c4:	4b3c      	ldr	r3, [pc, #240]	; (80019b8 <LAB2PART2+0x198>)
 80018c6:	edd3 7a00 	vldr	s15, [r3]
 80018ca:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80018ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d543      	bpl.n	8001960 <LAB2PART2+0x140>
		 		  setSpd = (-Vfeedback2/360)*(1000-100)+100;
 80018d8:	4b37      	ldr	r3, [pc, #220]	; (80019b8 <LAB2PART2+0x198>)
 80018da:	edd3 7a00 	vldr	s15, [r3]
 80018de:	eeb1 7a67 	vneg.f32	s14, s15
 80018e2:	eddf 6a36 	vldr	s13, [pc, #216]	; 80019bc <LAB2PART2+0x19c>
 80018e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ea:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80019c0 <LAB2PART2+0x1a0>
 80018ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018f2:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80019c4 <LAB2PART2+0x1a4>
 80018f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018fa:	4b33      	ldr	r3, [pc, #204]	; (80019c8 <LAB2PART2+0x1a8>)
 80018fc:	edc3 7a00 	vstr	s15, [r3]
		 		  if(Vfeedback2 < -180){
 8001900:	4b2d      	ldr	r3, [pc, #180]	; (80019b8 <LAB2PART2+0x198>)
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80019d4 <LAB2PART2+0x1b4>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d50d      	bpl.n	8001930 <LAB2PART2+0x110>
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,  setSpd);
 8001914:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <LAB2PART2+0x1a8>)
 8001916:	edd3 7a00 	vldr	s15, [r3]
 800191a:	4b2d      	ldr	r3, [pc, #180]	; (80019d0 <LAB2PART2+0x1b0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001922:	ee17 2a90 	vmov	r2, s15
 8001926:	639a      	str	r2, [r3, #56]	; 0x38
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 8001928:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <LAB2PART2+0x1b0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2200      	movs	r2, #0
 800192e:	63da      	str	r2, [r3, #60]	; 0x3c
		 		  }
		 		  if(Vfeedback2 > -180){
 8001930:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <LAB2PART2+0x198>)
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80019d4 <LAB2PART2+0x1b4>
 800193a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	dd0d      	ble.n	8001960 <LAB2PART2+0x140>
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001944:	4b22      	ldr	r3, [pc, #136]	; (80019d0 <LAB2PART2+0x1b0>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2200      	movs	r2, #0
 800194a:	639a      	str	r2, [r3, #56]	; 0x38
		 			 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, setSpd);
 800194c:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <LAB2PART2+0x1a8>)
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	4b1f      	ldr	r3, [pc, #124]	; (80019d0 <LAB2PART2+0x1b0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800195a:	ee17 2a90 	vmov	r2, s15
 800195e:	63da      	str	r2, [r3, #60]	; 0x3c
		 		  }
		 	  }
	if(Vfeedback2 < 1 && Vfeedback2 > -1)
 8001960:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <LAB2PART2+0x198>)
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800196a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800196e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001972:	d400      	bmi.n	8001976 <LAB2PART2+0x156>
		 	  {
		 		  setSpd = 0;
		 		 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
		 		 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
		 	  }
}
 8001974:	e016      	b.n	80019a4 <LAB2PART2+0x184>
	if(Vfeedback2 < 1 && Vfeedback2 > -1)
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <LAB2PART2+0x198>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001980:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001988:	dc00      	bgt.n	800198c <LAB2PART2+0x16c>
}
 800198a:	e00b      	b.n	80019a4 <LAB2PART2+0x184>
		 		  setSpd = 0;
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <LAB2PART2+0x1a8>)
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
		 		 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001994:	4b0e      	ldr	r3, [pc, #56]	; (80019d0 <LAB2PART2+0x1b0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2200      	movs	r2, #0
 800199a:	639a      	str	r2, [r3, #56]	; 0x38
		 		 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800199c:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <LAB2PART2+0x1b0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2200      	movs	r2, #0
 80019a2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000390 	.word	0x20000390
 80019b4:	20000398 	.word	0x20000398
 80019b8:	200003dc 	.word	0x200003dc
 80019bc:	43b40000 	.word	0x43b40000
 80019c0:	44610000 	.word	0x44610000
 80019c4:	42c80000 	.word	0x42c80000
 80019c8:	200003e0 	.word	0x200003e0
 80019cc:	43340000 	.word	0x43340000
 80019d0:	2000024c 	.word	0x2000024c
 80019d4:	c3340000 	.word	0xc3340000

080019d8 <Average_ADC_Value>:

void Average_ADC_Value() {
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
    uint32_t sum_adc1 = 0, sum_adc2 = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < 5; i++) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	e015      	b.n	8001a18 <Average_ADC_Value+0x40>
        sum_adc1 += ADC_RawRead[i*2];
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <Average_ADC_Value+0x70>)
 80019f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019f6:	461a      	mov	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4413      	add	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
        sum_adc2 += ADC_RawRead[i*2+1];
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	3301      	adds	r3, #1
 8001a04:	4a10      	ldr	r2, [pc, #64]	; (8001a48 <Average_ADC_Value+0x70>)
 8001a06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < 5; i++) {
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3301      	adds	r3, #1
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d9e6      	bls.n	80019ec <Average_ADC_Value+0x14>
//        sum_adc3 += ADC_RawRead[i*3+2];
    }
    avg_adc1 = sum_adc1 / 5;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <Average_ADC_Value+0x74>)
 8001a22:	fba2 2303 	umull	r2, r3, r2, r3
 8001a26:	089b      	lsrs	r3, r3, #2
 8001a28:	4a09      	ldr	r2, [pc, #36]	; (8001a50 <Average_ADC_Value+0x78>)
 8001a2a:	6013      	str	r3, [r2, #0]
    avg_adc2 = sum_adc2 / 5;
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <Average_ADC_Value+0x74>)
 8001a30:	fba2 2303 	umull	r2, r3, r2, r3
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	4a07      	ldr	r2, [pc, #28]	; (8001a54 <Average_ADC_Value+0x7c>)
 8001a38:	6013      	str	r3, [r2, #0]
}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	2000037c 	.word	0x2000037c
 8001a4c:	cccccccd 	.word	0xcccccccd
 8001a50:	20000390 	.word	0x20000390
 8001a54:	20000394 	.word	0x20000394

08001a58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if (htim == &htim5 )
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a83      	ldr	r2, [pc, #524]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	f040 80fb 	bne.w	8001c60 <HAL_TIM_PeriodElapsedCallback+0x208>
  {
	  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim3);
 8001a6a:	4b82      	ldr	r3, [pc, #520]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	4a81      	ldr	r2, [pc, #516]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001a72:	6013      	str	r3, [r2, #0]
	  ADCReadRaw = (avg_adc2/4095.0)*360.0;
 8001a74:	4b81      	ldr	r3, [pc, #516]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fd0f 	bl	800049c <__aeabi_ui2d>
 8001a7e:	a37a      	add	r3, pc, #488	; (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a84:	f7fe feae 	bl	80007e4 <__aeabi_ddiv>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	4b7a      	ldr	r3, [pc, #488]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001a96:	f7fe fd7b 	bl	8000590 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f7fe ff87 	bl	80009b4 <__aeabi_d2f>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4a76      	ldr	r2, [pc, #472]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001aaa:	6013      	str	r3, [r2, #0]
	  set_pos = (avg_adc1/4095.0)*360.0;
 8001aac:	4b76      	ldr	r3, [pc, #472]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fcf3 	bl	800049c <__aeabi_ui2d>
 8001ab6:	a36c      	add	r3, pc, #432	; (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fe92 	bl	80007e4 <__aeabi_ddiv>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	4b6c      	ldr	r3, [pc, #432]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001ace:	f7fe fd5f 	bl	8000590 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f7fe ff6b 	bl	80009b4 <__aeabi_d2f>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	4a6a      	ldr	r2, [pc, #424]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001ae2:	6013      	str	r3, [r2, #0]
	  pos = ADCReadRaw;
 8001ae4:	4b67      	ldr	r3, [pc, #412]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a69      	ldr	r2, [pc, #420]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001aea:	6013      	str	r3, [r2, #0]

	  set_pos_part2 = (avg_adc_part2/4095.0)*360.0;
 8001aec:	4b69      	ldr	r3, [pc, #420]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fcd3 	bl	800049c <__aeabi_ui2d>
 8001af6:	a35c      	add	r3, pc, #368	; (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afc:	f7fe fe72 	bl	80007e4 <__aeabi_ddiv>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	4b5c      	ldr	r3, [pc, #368]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b0e:	f7fe fd3f 	bl	8000590 <__aeabi_dmul>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4610      	mov	r0, r2
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f7fe ff4b 	bl	80009b4 <__aeabi_d2f>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a5d      	ldr	r2, [pc, #372]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001b22:	6013      	str	r3, [r2, #0]
	  angle_part2 =(QEIReadRaw/3072.0)*360.0;
 8001b24:	4b54      	ldr	r3, [pc, #336]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fcb7 	bl	800049c <__aeabi_ui2d>
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b5a      	ldr	r3, [pc, #360]	; (8001c9c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001b34:	f7fe fe56 	bl	80007e4 <__aeabi_ddiv>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	4b4e      	ldr	r3, [pc, #312]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b46:	f7fe fd23 	bl	8000590 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4610      	mov	r0, r2
 8001b50:	4619      	mov	r1, r3
 8001b52:	f7fe ff2f 	bl	80009b4 <__aeabi_d2f>
 8001b56:	4603      	mov	r3, r0
 8001b58:	4a51      	ldr	r2, [pc, #324]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001b5a:	6013      	str	r3, [r2, #0]

	  Vfeedback = (arm_pid_f32(&PID, set_pos - pos)*1000);
 8001b5c:	4b4b      	ldr	r3, [pc, #300]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001b5e:	ed93 7a00 	vldr	s14, [r3]
 8001b62:	4b4b      	ldr	r3, [pc, #300]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6c:	4b4d      	ldr	r3, [pc, #308]	; (8001ca4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	edc7 7a03 	vstr	s15, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	ed93 7a00 	vldr	s14, [r3]
 8001b7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b7e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001b92:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	68da      	ldr	r2, [r3, #12]
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001bcc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bd0:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001ca8 <HAL_TIM_PeriodElapsedCallback+0x250>
 8001bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd8:	4b34      	ldr	r3, [pc, #208]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001bda:	edc3 7a00 	vstr	s15, [r3]
	  Vfeedback2 = (arm_pid_f32(&PID, set_pos_part2 - angle_part2)*1000);
 8001bde:	4b2e      	ldr	r3, [pc, #184]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001be0:	ed93 7a00 	vldr	s14, [r3]
 8001be4:	4b2e      	ldr	r3, [pc, #184]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bee:	4b2d      	ldr	r3, [pc, #180]	; (8001ca4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001bf0:	61fb      	str	r3, [r7, #28]
 8001bf2:	edc7 7a06 	vstr	s15, [r7, #24]
    out = (S->A0 * in) +
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	ed93 7a00 	vldr	s14, [r3]
 8001bfc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c00:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c10:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001c14:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001c32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c36:	edc7 7a05 	vstr	s15, [r7, #20]
    S->state[1] = S->state[0];
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	615a      	str	r2, [r3, #20]
    return (out);
 8001c4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c52:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001ca8 <HAL_TIM_PeriodElapsedCallback+0x250>
 8001c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5a:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001c5c:	edc3 7a00 	vstr	s15, [r3]
  }
}
 8001c60:	bf00      	nop
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	00000000 	.word	0x00000000
 8001c6c:	40affe00 	.word	0x40affe00
 8001c70:	20000330 	.word	0x20000330
 8001c74:	200002e4 	.word	0x200002e4
 8001c78:	2000039c 	.word	0x2000039c
 8001c7c:	20000394 	.word	0x20000394
 8001c80:	40768000 	.word	0x40768000
 8001c84:	200003cc 	.word	0x200003cc
 8001c88:	20000390 	.word	0x20000390
 8001c8c:	200003d4 	.word	0x200003d4
 8001c90:	200003d0 	.word	0x200003d0
 8001c94:	20000398 	.word	0x20000398
 8001c98:	200003a4 	.word	0x200003a4
 8001c9c:	40a80000 	.word	0x40a80000
 8001ca0:	200003a0 	.word	0x200003a0
 8001ca4:	200003a8 	.word	0x200003a8
 8001ca8:	447a0000 	.word	0x447a0000
 8001cac:	200003d8 	.word	0x200003d8
 8001cb0:	200003dc 	.word	0x200003dc

08001cb4 <micros>:
//////UART/////
//adc & 0xFF;
//adc>>8 & oxFF

uint64_t micros()
{
 8001cb4:	b4b0      	push	{r4, r5, r7}
 8001cb6:	af00      	add	r7, sp, #0
return __HAL_TIM_GET_COUNTER(&htim2)+_micros;
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <micros+0x2c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <micros+0x30>)
 8001cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cca:	1884      	adds	r4, r0, r2
 8001ccc:	eb41 0503 	adc.w	r5, r1, r3
 8001cd0:	4622      	mov	r2, r4
 8001cd2:	462b      	mov	r3, r5
}
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bcb0      	pop	{r4, r5, r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000298 	.word	0x20000298
 8001ce4:	200003f0 	.word	0x200003f0

08001ce8 <Adc_to_Matlab>:

void Adc_to_Matlab(){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	avg_adc11= avg_adc1;
 8001cec:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <Adc_to_Matlab+0x40>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <Adc_to_Matlab+0x44>)
 8001cf4:	801a      	strh	r2, [r3, #0]
	ADCgo[0] = 0x69;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <Adc_to_Matlab+0x48>)
 8001cf8:	2269      	movs	r2, #105	; 0x69
 8001cfa:	701a      	strb	r2, [r3, #0]
	ADCgo[1] =(uint8_t)(avg_adc11& 0xFF);//avg_adc11/100;
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <Adc_to_Matlab+0x44>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <Adc_to_Matlab+0x48>)
 8001d04:	705a      	strb	r2, [r3, #1]
	ADCgo[2] =(uint8_t)((avg_adc11>>8)& 0xFF);//avg_adc11%100;
 8001d06:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <Adc_to_Matlab+0x44>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	0a1b      	lsrs	r3, r3, #8
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <Adc_to_Matlab+0x48>)
 8001d12:	709a      	strb	r2, [r3, #2]
	ADCgo[3] = 0x0A;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <Adc_to_Matlab+0x48>)
 8001d16:	220a      	movs	r2, #10
 8001d18:	70da      	strb	r2, [r3, #3]
HAL_UART_Transmit_IT(&hlpuart1, ADCgo, 4);
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	4904      	ldr	r1, [pc, #16]	; (8001d30 <Adc_to_Matlab+0x48>)
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <Adc_to_Matlab+0x4c>)
 8001d20:	f005 fee8 	bl	8007af4 <HAL_UART_Transmit_IT>

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000390 	.word	0x20000390
 8001d2c:	20000408 	.word	0x20000408
 8001d30:	200003e4 	.word	0x200003e4
 8001d34:	200000f8 	.word	0x200000f8

08001d38 <UARTDMAConfig>:
//{
//	HAL_UART_Receive_IT(&hlpuart1, RxBuffer, 100);
//}

void UARTDMAConfig()
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 100);
 8001d3c:	2264      	movs	r2, #100	; 0x64
 8001d3e:	4903      	ldr	r1, [pc, #12]	; (8001d4c <UARTDMAConfig+0x14>)
 8001d40:	4803      	ldr	r0, [pc, #12]	; (8001d50 <UARTDMAConfig+0x18>)
 8001d42:	f005 ff6b 	bl	8007c1c <HAL_UART_Receive_DMA>
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200003e8 	.word	0x200003e8
 8001d50:	200000f8 	.word	0x200000f8

08001d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d58:	b672      	cpsid	i
}
 8001d5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d5c:	e7fe      	b.n	8001d5c <Error_Handler+0x8>
	...

08001d60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d66:	4b0f      	ldr	r3, [pc, #60]	; (8001da4 <HAL_MspInit+0x44>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	4a0e      	ldr	r2, [pc, #56]	; (8001da4 <HAL_MspInit+0x44>)
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	6613      	str	r3, [r2, #96]	; 0x60
 8001d72:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <HAL_MspInit+0x44>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_MspInit+0x44>)
 8001d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d82:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <HAL_MspInit+0x44>)
 8001d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d88:	6593      	str	r3, [r2, #88]	; 0x58
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_MspInit+0x44>)
 8001d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d96:	f003 f937 	bl	8005008 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000

08001da8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b09e      	sub	sp, #120	; 0x78
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc0:	f107 0310 	add.w	r3, r7, #16
 8001dc4:	2254      	movs	r2, #84	; 0x54
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f007 fcfd 	bl	80097c8 <memset>
  if(hadc->Instance==ADC1)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dd6:	d167      	bne.n	8001ea8 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001dd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ddc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001dde:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001de2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	4618      	mov	r0, r3
 8001dea:	f003 fe4b 	bl	8005a84 <HAL_RCCEx_PeriphCLKConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001df4:	f7ff ffae 	bl	8001d54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001df8:	4b2d      	ldr	r3, [pc, #180]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfc:	4a2c      	ldr	r2, [pc, #176]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001dfe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e04:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	4b27      	ldr	r3, [pc, #156]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e14:	4a26      	ldr	r2, [pc, #152]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1c:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <HAL_ADC_MspInit+0x108>)
 8001e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3e:	f002 fe73 	bl	8004b28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e42:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e44:	4a1c      	ldr	r2, [pc, #112]	; (8001eb8 <HAL_ADC_MspInit+0x110>)
 8001e46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001e48:	4b1a      	ldr	r3, [pc, #104]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e4a:	2205      	movs	r2, #5
 8001e4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e4e:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e54:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e5c:	2280      	movs	r2, #128	; 0x80
 8001e5e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e60:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e66:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e6e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e70:	4b10      	ldr	r3, [pc, #64]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e72:	2220      	movs	r2, #32
 8001e74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e76:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e7c:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e7e:	f002 fb21 	bl	80044c4 <HAL_DMA_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001e88:	f7ff ff64 	bl	8001d54 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a09      	ldr	r2, [pc, #36]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e90:	655a      	str	r2, [r3, #84]	; 0x54
 8001e92:	4a08      	ldr	r2, [pc, #32]	; (8001eb4 <HAL_ADC_MspInit+0x10c>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	2012      	movs	r0, #18
 8001e9e:	f002 fadc 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001ea2:	2012      	movs	r0, #18
 8001ea4:	f002 faf3 	bl	800448e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ea8:	bf00      	nop
 8001eaa:	3778      	adds	r7, #120	; 0x78
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	20000098 	.word	0x20000098
 8001eb8:	40020008 	.word	0x40020008

08001ebc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b09e      	sub	sp, #120	; 0x78
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed4:	f107 0310 	add.w	r3, r7, #16
 8001ed8:	2254      	movs	r2, #84	; 0x54
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f007 fc73 	bl	80097c8 <memset>
  if(huart->Instance==LPUART1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a4d      	ldr	r2, [pc, #308]	; (800201c <HAL_UART_MspInit+0x160>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	f040 8092 	bne.w	8002012 <HAL_UART_MspInit+0x156>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001eee:	2320      	movs	r3, #32
 8001ef0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	4618      	mov	r0, r3
 8001efc:	f003 fdc2 	bl	8005a84 <HAL_RCCEx_PeriphCLKConfig>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f06:	f7ff ff25 	bl	8001d54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001f0a:	4b45      	ldr	r3, [pc, #276]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0e:	4a44      	ldr	r2, [pc, #272]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001f16:	4b42      	ldr	r3, [pc, #264]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f22:	4b3f      	ldr	r3, [pc, #252]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	4a3e      	ldr	r2, [pc, #248]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f2e:	4b3c      	ldr	r3, [pc, #240]	; (8002020 <HAL_UART_MspInit+0x164>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f3a:	230c      	movs	r3, #12
 8001f3c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001f4a:	230c      	movs	r3, #12
 8001f4c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f52:	4619      	mov	r1, r3
 8001f54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f58:	f002 fde6 	bl	8004b28 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8001f5c:	4b31      	ldr	r3, [pc, #196]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f5e:	4a32      	ldr	r2, [pc, #200]	; (8002028 <HAL_UART_MspInit+0x16c>)
 8001f60:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001f62:	4b30      	ldr	r3, [pc, #192]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f64:	2222      	movs	r2, #34	; 0x22
 8001f66:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f68:	4b2e      	ldr	r3, [pc, #184]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6e:	4b2d      	ldr	r3, [pc, #180]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f74:	4b2b      	ldr	r3, [pc, #172]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f7a:	4b2a      	ldr	r3, [pc, #168]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f80:	4b28      	ldr	r3, [pc, #160]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001f86:	4b27      	ldr	r3, [pc, #156]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001f92:	4824      	ldr	r0, [pc, #144]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001f94:	f002 fa96 	bl	80044c4 <HAL_DMA_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001f9e:	f7ff fed9 	bl	8001d54 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a1f      	ldr	r2, [pc, #124]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001fa6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001faa:	4a1e      	ldr	r2, [pc, #120]	; (8002024 <HAL_UART_MspInit+0x168>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel3;
 8001fb0:	4b1e      	ldr	r3, [pc, #120]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <HAL_UART_MspInit+0x174>)
 8001fb4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fb8:	2223      	movs	r2, #35	; 0x23
 8001fba:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fbe:	2210      	movs	r2, #16
 8001fc0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fc8:	4b18      	ldr	r3, [pc, #96]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fca:	2280      	movs	r2, #128	; 0x80
 8001fcc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fd4:	4b15      	ldr	r3, [pc, #84]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001fda:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001fe6:	4811      	ldr	r0, [pc, #68]	; (800202c <HAL_UART_MspInit+0x170>)
 8001fe8:	f002 fa6c 	bl	80044c4 <HAL_DMA_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8001ff2:	f7ff feaf 	bl	8001d54 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a0c      	ldr	r2, [pc, #48]	; (800202c <HAL_UART_MspInit+0x170>)
 8001ffa:	67da      	str	r2, [r3, #124]	; 0x7c
 8001ffc:	4a0b      	ldr	r2, [pc, #44]	; (800202c <HAL_UART_MspInit+0x170>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	205b      	movs	r0, #91	; 0x5b
 8002008:	f002 fa27 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800200c:	205b      	movs	r0, #91	; 0x5b
 800200e:	f002 fa3e 	bl	800448e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002012:	bf00      	nop
 8002014:	3778      	adds	r7, #120	; 0x78
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40008000 	.word	0x40008000
 8002020:	40021000 	.word	0x40021000
 8002024:	2000018c 	.word	0x2000018c
 8002028:	4002001c 	.word	0x4002001c
 800202c:	200001ec 	.word	0x200001ec
 8002030:	40020030 	.word	0x40020030

08002034 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a1f      	ldr	r2, [pc, #124]	; (80020c0 <HAL_TIM_Base_MspInit+0x8c>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d10c      	bne.n	8002060 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002046:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800204a:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 800204c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002050:	6613      	str	r3, [r2, #96]	; 0x60
 8002052:	4b1c      	ldr	r3, [pc, #112]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002056:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800205e:	e02a      	b.n	80020b6 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002068:	d10c      	bne.n	8002084 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800206a:	4b16      	ldr	r3, [pc, #88]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 800206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206e:	4a15      	ldr	r2, [pc, #84]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6593      	str	r3, [r2, #88]	; 0x58
 8002076:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]
}
 8002082:	e018      	b.n	80020b6 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM5)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a0f      	ldr	r2, [pc, #60]	; (80020c8 <HAL_TIM_Base_MspInit+0x94>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d113      	bne.n	80020b6 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002092:	4a0c      	ldr	r2, [pc, #48]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 8002094:	f043 0308 	orr.w	r3, r3, #8
 8002098:	6593      	str	r3, [r2, #88]	; 0x58
 800209a:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <HAL_TIM_Base_MspInit+0x90>)
 800209c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	2032      	movs	r0, #50	; 0x32
 80020ac:	f002 f9d5 	bl	800445a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80020b0:	2032      	movs	r0, #50	; 0x32
 80020b2:	f002 f9ec 	bl	800448e <HAL_NVIC_EnableIRQ>
}
 80020b6:	bf00      	nop
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40012c00 	.word	0x40012c00
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40000c00 	.word	0x40000c00

080020cc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	; 0x28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a17      	ldr	r2, [pc, #92]	; (8002148 <HAL_TIM_Encoder_MspInit+0x7c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d128      	bne.n	8002140 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020ee:	4b17      	ldr	r3, [pc, #92]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 80020f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f2:	4a16      	ldr	r2, [pc, #88]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	6593      	str	r3, [r2, #88]	; 0x58
 80020fa:	4b14      	ldr	r3, [pc, #80]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	4b11      	ldr	r3, [pc, #68]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 8002108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210a:	4a10      	ldr	r2, [pc, #64]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002112:	4b0e      	ldr	r3, [pc, #56]	; (800214c <HAL_TIM_Encoder_MspInit+0x80>)
 8002114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800211e:	23c0      	movs	r3, #192	; 0xc0
 8002120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212a:	2300      	movs	r3, #0
 800212c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800212e:	2302      	movs	r3, #2
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f107 0314 	add.w	r3, r7, #20
 8002136:	4619      	mov	r1, r3
 8002138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213c:	f002 fcf4 	bl	8004b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002140:	bf00      	nop
 8002142:	3728      	adds	r7, #40	; 0x28
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40000400 	.word	0x40000400
 800214c:	40021000 	.word	0x40021000

08002150 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a11      	ldr	r2, [pc, #68]	; (80021b4 <HAL_TIM_MspPostInit+0x64>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d11b      	bne.n	80021aa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002172:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <HAL_TIM_MspPostInit+0x68>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002176:	4a10      	ldr	r2, [pc, #64]	; (80021b8 <HAL_TIM_MspPostInit+0x68>)
 8002178:	f043 0304 	orr.w	r3, r3, #4
 800217c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_TIM_MspPostInit+0x68>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800218a:	2307      	movs	r3, #7
 800218c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002196:	2300      	movs	r3, #0
 8002198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800219a:	2302      	movs	r3, #2
 800219c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219e:	f107 030c 	add.w	r3, r7, #12
 80021a2:	4619      	mov	r1, r3
 80021a4:	4805      	ldr	r0, [pc, #20]	; (80021bc <HAL_TIM_MspPostInit+0x6c>)
 80021a6:	f002 fcbf 	bl	8004b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021aa:	bf00      	nop
 80021ac:	3720      	adds	r7, #32
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00
 80021b8:	40021000 	.word	0x40021000
 80021bc:	48000800 	.word	0x48000800

080021c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021c4:	e7fe      	b.n	80021c4 <NMI_Handler+0x4>

080021c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ca:	e7fe      	b.n	80021ca <HardFault_Handler+0x4>

080021cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d0:	e7fe      	b.n	80021d0 <MemManage_Handler+0x4>

080021d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d2:	b480      	push	{r7}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d6:	e7fe      	b.n	80021d6 <BusFault_Handler+0x4>

080021d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021dc:	e7fe      	b.n	80021dc <UsageFault_Handler+0x4>

080021de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220c:	f000 f8d4 	bl	80023b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}

08002214 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002218:	4802      	ldr	r0, [pc, #8]	; (8002224 <DMA1_Channel1_IRQHandler+0x10>)
 800221a:	f002 fb36 	bl	800488a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000098 	.word	0x20000098

08002228 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800222c:	4802      	ldr	r0, [pc, #8]	; (8002238 <DMA1_Channel2_IRQHandler+0x10>)
 800222e:	f002 fb2c 	bl	800488a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	2000018c 	.word	0x2000018c

0800223c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <DMA1_Channel3_IRQHandler+0x10>)
 8002242:	f002 fb22 	bl	800488a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200001ec 	.word	0x200001ec

08002250 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002254:	4802      	ldr	r0, [pc, #8]	; (8002260 <ADC1_2_IRQHandler+0x10>)
 8002256:	f000 fde5 	bl	8002e24 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000002c 	.word	0x2000002c

08002264 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002268:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800226c:	f002 fe10 	bl	8004e90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}

08002274 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002278:	4802      	ldr	r0, [pc, #8]	; (8002284 <TIM5_IRQHandler+0x10>)
 800227a:	f004 fa39 	bl	80066f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000330 	.word	0x20000330

08002288 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800228c:	4802      	ldr	r0, [pc, #8]	; (8002298 <LPUART1_IRQHandler+0x10>)
 800228e:	f005 fd11 	bl	8007cb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200000f8 	.word	0x200000f8

0800229c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <SystemInit+0x20>)
 80022a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a6:	4a05      	ldr	r2, [pc, #20]	; (80022bc <SystemInit+0x20>)
 80022a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022c0:	480d      	ldr	r0, [pc, #52]	; (80022f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022c4:	f7ff ffea 	bl	800229c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c8:	480c      	ldr	r0, [pc, #48]	; (80022fc <LoopForever+0x6>)
  ldr r1, =_edata
 80022ca:	490d      	ldr	r1, [pc, #52]	; (8002300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022cc:	4a0d      	ldr	r2, [pc, #52]	; (8002304 <LoopForever+0xe>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022e0:	4c0a      	ldr	r4, [pc, #40]	; (800230c <LoopForever+0x16>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022ee:	f007 fa73 	bl	80097d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022f2:	f7fe fd2d 	bl	8000d50 <main>

080022f6 <LoopForever>:

LoopForever:
    b LoopForever
 80022f6:	e7fe      	b.n	80022f6 <LoopForever>
  ldr   r0, =_estack
 80022f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002300:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002304:	08009888 	.word	0x08009888
  ldr r2, =_sbss
 8002308:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800230c:	20000410 	.word	0x20000410

08002310 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC3_IRQHandler>

08002312 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800231c:	2003      	movs	r0, #3
 800231e:	f002 f891 	bl	8004444 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002322:	2000      	movs	r0, #0
 8002324:	f000 f80e 	bl	8002344 <HAL_InitTick>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d002      	beq.n	8002334 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	71fb      	strb	r3, [r7, #7]
 8002332:	e001      	b.n	8002338 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002334:	f7ff fd14 	bl	8001d60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002338:	79fb      	ldrb	r3, [r7, #7]

}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_InitTick+0x68>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d022      	beq.n	800239e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002358:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <HAL_InitTick+0x6c>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HAL_InitTick+0x68>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002364:	fbb1 f3f3 	udiv	r3, r1, r3
 8002368:	fbb2 f3f3 	udiv	r3, r2, r3
 800236c:	4618      	mov	r0, r3
 800236e:	f002 f89c 	bl	80044aa <HAL_SYSTICK_Config>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10f      	bne.n	8002398 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b0f      	cmp	r3, #15
 800237c:	d809      	bhi.n	8002392 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800237e:	2200      	movs	r2, #0
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	f04f 30ff 	mov.w	r0, #4294967295
 8002386:	f002 f868 	bl	800445a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800238a:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <HAL_InitTick+0x70>)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6013      	str	r3, [r2, #0]
 8002390:	e007      	b.n	80023a2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	73fb      	strb	r3, [r7, #15]
 8002396:	e004      	b.n	80023a2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
 800239c:	e001      	b.n	80023a2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	2000000c 	.word	0x2000000c
 80023b0:	20000004 	.word	0x20000004
 80023b4:	20000008 	.word	0x20000008

080023b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_IncTick+0x1c>)
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <HAL_IncTick+0x20>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4413      	add	r3, r2
 80023c6:	4a03      	ldr	r2, [pc, #12]	; (80023d4 <HAL_IncTick+0x1c>)
 80023c8:	6013      	str	r3, [r2, #0]
}
 80023ca:	bf00      	nop
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	2000040c 	.word	0x2000040c
 80023d8:	2000000c 	.word	0x2000000c

080023dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return uwTick;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <HAL_GetTick+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	2000040c 	.word	0x2000040c

080023f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023fc:	f7ff ffee 	bl	80023dc <HAL_GetTick>
 8002400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240c:	d004      	beq.n	8002418 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800240e:	4b09      	ldr	r3, [pc, #36]	; (8002434 <HAL_Delay+0x40>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	4413      	add	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002418:	bf00      	nop
 800241a:	f7ff ffdf 	bl	80023dc <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	429a      	cmp	r2, r3
 8002428:	d8f7      	bhi.n	800241a <HAL_Delay+0x26>
  {
  }
}
 800242a:	bf00      	nop
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	2000000c 	.word	0x2000000c

08002438 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	609a      	str	r2, [r3, #8]
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002494:	4618      	mov	r0, r3
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	3360      	adds	r3, #96	; 0x60
 80024b2:	461a      	mov	r2, r3
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <LL_ADC_SetOffset+0x44>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	4313      	orrs	r3, r2
 80024d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024d8:	bf00      	nop
 80024da:	371c      	adds	r7, #28
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	03fff000 	.word	0x03fff000

080024e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3360      	adds	r3, #96	; 0x60
 80024f6:	461a      	mov	r2, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4413      	add	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002508:	4618      	mov	r0, r3
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	3360      	adds	r3, #96	; 0x60
 8002524:	461a      	mov	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	431a      	orrs	r2, r3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800253e:	bf00      	nop
 8002540:	371c      	adds	r7, #28
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800254a:	b480      	push	{r7}
 800254c:	b087      	sub	sp, #28
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3360      	adds	r3, #96	; 0x60
 800255a:	461a      	mov	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	431a      	orrs	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002574:	bf00      	nop
 8002576:	371c      	adds	r7, #28
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002580:	b480      	push	{r7}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3360      	adds	r3, #96	; 0x60
 8002590:	461a      	mov	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	431a      	orrs	r2, r3
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	615a      	str	r2, [r3, #20]
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025f0:	2301      	movs	r3, #1
 80025f2:	e000      	b.n	80025f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002602:	b480      	push	{r7}
 8002604:	b087      	sub	sp, #28
 8002606:	af00      	add	r7, sp, #0
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	3330      	adds	r3, #48	; 0x30
 8002612:	461a      	mov	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	0a1b      	lsrs	r3, r3, #8
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	4413      	add	r3, r2
 8002620:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	211f      	movs	r1, #31
 800262e:	fa01 f303 	lsl.w	r3, r1, r3
 8002632:	43db      	mvns	r3, r3
 8002634:	401a      	ands	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	0e9b      	lsrs	r3, r3, #26
 800263a:	f003 011f 	and.w	r1, r3, #31
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	fa01 f303 	lsl.w	r3, r1, r3
 8002648:	431a      	orrs	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002666:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3314      	adds	r3, #20
 8002690:	461a      	mov	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	0e5b      	lsrs	r3, r3, #25
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	4413      	add	r3, r2
 800269e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	0d1b      	lsrs	r3, r3, #20
 80026a8:	f003 031f 	and.w	r3, r3, #31
 80026ac:	2107      	movs	r1, #7
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	401a      	ands	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	0d1b      	lsrs	r3, r3, #20
 80026ba:	f003 031f 	and.w	r3, r3, #31
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	fa01 f303 	lsl.w	r3, r1, r3
 80026c4:	431a      	orrs	r2, r3
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026ca:	bf00      	nop
 80026cc:	371c      	adds	r7, #28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
	...

080026d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f0:	43db      	mvns	r3, r3
 80026f2:	401a      	ands	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0318 	and.w	r3, r3, #24
 80026fa:	4908      	ldr	r1, [pc, #32]	; (800271c <LL_ADC_SetChannelSingleDiff+0x44>)
 80026fc:	40d9      	lsrs	r1, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	400b      	ands	r3, r1
 8002702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002706:	431a      	orrs	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	0007ffff 	.word	0x0007ffff

08002720 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 031f 	and.w	r3, r3, #31
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002768:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6093      	str	r3, [r2, #8]
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800278c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002790:	d101      	bne.n	8002796 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80027b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027b8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027e0:	d101      	bne.n	80027e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002804:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002808:	f043 0201 	orr.w	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800282c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002830:	f043 0202 	orr.w	r2, r3, #2
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <LL_ADC_IsEnabled+0x18>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <LL_ADC_IsEnabled+0x1a>
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b02      	cmp	r3, #2
 800287c:	d101      	bne.n	8002882 <LL_ADC_IsDisableOngoing+0x18>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <LL_ADC_IsDisableOngoing+0x1a>
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028a4:	f043 0204 	orr.w	r2, r3, #4
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d101      	bne.n	80028d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d101      	bne.n	80028f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002904:	b590      	push	{r4, r7, lr}
 8002906:	b089      	sub	sp, #36	; 0x24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290c:	2300      	movs	r3, #0
 800290e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e1a9      	b.n	8002c72 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002928:	2b00      	cmp	r3, #0
 800292a:	d109      	bne.n	8002940 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff fa3b 	bl	8001da8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff19 	bl	800277c <LL_ADC_IsDeepPowerDownEnabled>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d004      	beq.n	800295a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff feff 	bl	8002758 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff ff34 	bl	80027cc <LL_ADC_IsInternalRegulatorEnabled>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d115      	bne.n	8002996 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff18 	bl	80027a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002974:	4b9c      	ldr	r3, [pc, #624]	; (8002be8 <HAL_ADC_Init+0x2e4>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	099b      	lsrs	r3, r3, #6
 800297a:	4a9c      	ldr	r2, [pc, #624]	; (8002bec <HAL_ADC_Init+0x2e8>)
 800297c:	fba2 2303 	umull	r2, r3, r2, r3
 8002980:	099b      	lsrs	r3, r3, #6
 8002982:	3301      	adds	r3, #1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002988:	e002      	b.n	8002990 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3b01      	subs	r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f9      	bne.n	800298a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff ff16 	bl	80027cc <LL_ADC_IsInternalRegulatorEnabled>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10d      	bne.n	80029c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029aa:	f043 0210 	orr.w	r2, r3, #16
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029b6:	f043 0201 	orr.w	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff ff76 	bl	80028b8 <LL_ADC_REG_IsConversionOngoing>
 80029cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f040 8142 	bne.w	8002c60 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f040 813e 	bne.w	8002c60 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80029ec:	f043 0202 	orr.w	r2, r3, #2
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff23 	bl	8002844 <LL_ADC_IsEnabled>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d141      	bne.n	8002a88 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a0c:	d004      	beq.n	8002a18 <HAL_ADC_Init+0x114>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a77      	ldr	r2, [pc, #476]	; (8002bf0 <HAL_ADC_Init+0x2ec>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d10f      	bne.n	8002a38 <HAL_ADC_Init+0x134>
 8002a18:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a1c:	f7ff ff12 	bl	8002844 <LL_ADC_IsEnabled>
 8002a20:	4604      	mov	r4, r0
 8002a22:	4873      	ldr	r0, [pc, #460]	; (8002bf0 <HAL_ADC_Init+0x2ec>)
 8002a24:	f7ff ff0e 	bl	8002844 <LL_ADC_IsEnabled>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4323      	orrs	r3, r4
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	e012      	b.n	8002a5e <HAL_ADC_Init+0x15a>
 8002a38:	486e      	ldr	r0, [pc, #440]	; (8002bf4 <HAL_ADC_Init+0x2f0>)
 8002a3a:	f7ff ff03 	bl	8002844 <LL_ADC_IsEnabled>
 8002a3e:	4604      	mov	r4, r0
 8002a40:	486d      	ldr	r0, [pc, #436]	; (8002bf8 <HAL_ADC_Init+0x2f4>)
 8002a42:	f7ff feff 	bl	8002844 <LL_ADC_IsEnabled>
 8002a46:	4603      	mov	r3, r0
 8002a48:	431c      	orrs	r4, r3
 8002a4a:	486c      	ldr	r0, [pc, #432]	; (8002bfc <HAL_ADC_Init+0x2f8>)
 8002a4c:	f7ff fefa 	bl	8002844 <LL_ADC_IsEnabled>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4323      	orrs	r3, r4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d012      	beq.n	8002a88 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a6a:	d004      	beq.n	8002a76 <HAL_ADC_Init+0x172>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a5f      	ldr	r2, [pc, #380]	; (8002bf0 <HAL_ADC_Init+0x2ec>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_Init+0x176>
 8002a76:	4a62      	ldr	r2, [pc, #392]	; (8002c00 <HAL_ADC_Init+0x2fc>)
 8002a78:	e000      	b.n	8002a7c <HAL_ADC_Init+0x178>
 8002a7a:	4a62      	ldr	r2, [pc, #392]	; (8002c04 <HAL_ADC_Init+0x300>)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	4619      	mov	r1, r3
 8002a82:	4610      	mov	r0, r2
 8002a84:	f7ff fcd8 	bl	8002438 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	7f5b      	ldrb	r3, [r3, #29]
 8002a8c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a92:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a98:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a9e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002aa6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d106      	bne.n	8002ac4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aba:	3b01      	subs	r3, #1
 8002abc:	045b      	lsls	r3, r3, #17
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68da      	ldr	r2, [r3, #12]
 8002ae6:	4b48      	ldr	r3, [pc, #288]	; (8002c08 <HAL_ADC_Init+0x304>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	69b9      	ldr	r1, [r7, #24]
 8002af0:	430b      	orrs	r3, r1
 8002af2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fee5 	bl	80028de <LL_ADC_INJ_IsConversionOngoing>
 8002b14:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d17f      	bne.n	8002c1c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d17c      	bne.n	8002c1c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b26:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b3e:	f023 0302 	bic.w	r3, r3, #2
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6812      	ldr	r2, [r2, #0]
 8002b46:	69b9      	ldr	r1, [r7, #24]
 8002b48:	430b      	orrs	r3, r1
 8002b4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d017      	beq.n	8002b84 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	691a      	ldr	r2, [r3, #16]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002b62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b6c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6911      	ldr	r1, [r2, #16]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002b82:	e013      	b.n	8002bac <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ba4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ba8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d12a      	bne.n	8002c0c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002bc0:	f023 0304 	bic.w	r3, r3, #4
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002bcc:	4311      	orrs	r1, r2
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002bd2:	4311      	orrs	r1, r2
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f042 0201 	orr.w	r2, r2, #1
 8002be4:	611a      	str	r2, [r3, #16]
 8002be6:	e019      	b.n	8002c1c <HAL_ADC_Init+0x318>
 8002be8:	20000004 	.word	0x20000004
 8002bec:	053e2d63 	.word	0x053e2d63
 8002bf0:	50000100 	.word	0x50000100
 8002bf4:	50000400 	.word	0x50000400
 8002bf8:	50000500 	.word	0x50000500
 8002bfc:	50000600 	.word	0x50000600
 8002c00:	50000300 	.word	0x50000300
 8002c04:	50000700 	.word	0x50000700
 8002c08:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0201 	bic.w	r2, r2, #1
 8002c1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d10c      	bne.n	8002c3e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	f023 010f 	bic.w	r1, r3, #15
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	1e5a      	subs	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c3c:	e007      	b.n	8002c4e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 020f 	bic.w	r2, r2, #15
 8002c4c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	f043 0201 	orr.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c5e:	e007      	b.n	8002c70 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c64:	f043 0210 	orr.w	r2, r3, #16
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c70:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3724      	adds	r7, #36	; 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd90      	pop	{r4, r7, pc}
 8002c7a:	bf00      	nop

08002c7c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c90:	d004      	beq.n	8002c9c <HAL_ADC_Start_DMA+0x20>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a5a      	ldr	r2, [pc, #360]	; (8002e00 <HAL_ADC_Start_DMA+0x184>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d101      	bne.n	8002ca0 <HAL_ADC_Start_DMA+0x24>
 8002c9c:	4b59      	ldr	r3, [pc, #356]	; (8002e04 <HAL_ADC_Start_DMA+0x188>)
 8002c9e:	e000      	b.n	8002ca2 <HAL_ADC_Start_DMA+0x26>
 8002ca0:	4b59      	ldr	r3, [pc, #356]	; (8002e08 <HAL_ADC_Start_DMA+0x18c>)
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fd3c 	bl	8002720 <LL_ADC_GetMultimode>
 8002ca8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fe02 	bl	80028b8 <LL_ADC_REG_IsConversionOngoing>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f040 809b 	bne.w	8002df2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d101      	bne.n	8002cca <HAL_ADC_Start_DMA+0x4e>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	e096      	b.n	8002df8 <HAL_ADC_Start_DMA+0x17c>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a4d      	ldr	r2, [pc, #308]	; (8002e0c <HAL_ADC_Start_DMA+0x190>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d008      	beq.n	8002cee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d005      	beq.n	8002cee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	2b05      	cmp	r3, #5
 8002ce6:	d002      	beq.n	8002cee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	2b09      	cmp	r3, #9
 8002cec:	d17a      	bne.n	8002de4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 ff60 	bl	8003bb4 <ADC_Enable>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d16d      	bne.n	8002dda <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d02:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a3a      	ldr	r2, [pc, #232]	; (8002e00 <HAL_ADC_Start_DMA+0x184>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d009      	beq.n	8002d30 <HAL_ADC_Start_DMA+0xb4>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a3b      	ldr	r2, [pc, #236]	; (8002e10 <HAL_ADC_Start_DMA+0x194>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d002      	beq.n	8002d2c <HAL_ADC_Start_DMA+0xb0>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	e003      	b.n	8002d34 <HAL_ADC_Start_DMA+0xb8>
 8002d2c:	4b39      	ldr	r3, [pc, #228]	; (8002e14 <HAL_ADC_Start_DMA+0x198>)
 8002d2e:	e001      	b.n	8002d34 <HAL_ADC_Start_DMA+0xb8>
 8002d30:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	6812      	ldr	r2, [r2, #0]
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d002      	beq.n	8002d42 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d105      	bne.n	8002d4e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d46:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d006      	beq.n	8002d68 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d5e:	f023 0206 	bic.w	r2, r3, #6
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	661a      	str	r2, [r3, #96]	; 0x60
 8002d66:	e002      	b.n	8002d6e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d72:	4a29      	ldr	r2, [pc, #164]	; (8002e18 <HAL_ADC_Start_DMA+0x19c>)
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	4a28      	ldr	r2, [pc, #160]	; (8002e1c <HAL_ADC_Start_DMA+0x1a0>)
 8002d7c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d82:	4a27      	ldr	r2, [pc, #156]	; (8002e20 <HAL_ADC_Start_DMA+0x1a4>)
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	221c      	movs	r2, #28
 8002d8c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f042 0210 	orr.w	r2, r2, #16
 8002da4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0201 	orr.w	r2, r2, #1
 8002db4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3340      	adds	r3, #64	; 0x40
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f001 fc25 	bl	8004614 <HAL_DMA_Start_IT>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fd5c 	bl	8002890 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002dd8:	e00d      	b.n	8002df6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002de2:	e008      	b.n	8002df6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002df0:	e001      	b.n	8002df6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002df2:	2302      	movs	r3, #2
 8002df4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	50000100 	.word	0x50000100
 8002e04:	50000300 	.word	0x50000300
 8002e08:	50000700 	.word	0x50000700
 8002e0c:	50000600 	.word	0x50000600
 8002e10:	50000500 	.word	0x50000500
 8002e14:	50000400 	.word	0x50000400
 8002e18:	08003d9f 	.word	0x08003d9f
 8002e1c:	08003e77 	.word	0x08003e77
 8002e20:	08003e93 	.word	0x08003e93

08002e24 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	; 0x28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e48:	d004      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x30>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a8e      	ldr	r2, [pc, #568]	; (8003088 <HAL_ADC_IRQHandler+0x264>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d101      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x34>
 8002e54:	4b8d      	ldr	r3, [pc, #564]	; (800308c <HAL_ADC_IRQHandler+0x268>)
 8002e56:	e000      	b.n	8002e5a <HAL_ADC_IRQHandler+0x36>
 8002e58:	4b8d      	ldr	r3, [pc, #564]	; (8003090 <HAL_ADC_IRQHandler+0x26c>)
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff fc60 	bl	8002720 <LL_ADC_GetMultimode>
 8002e60:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d017      	beq.n	8002e9c <HAL_ADC_IRQHandler+0x78>
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d012      	beq.n	8002e9c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	f003 0310 	and.w	r3, r3, #16
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d105      	bne.n	8002e8e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e86:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f001 f8f6 	bl	8004080 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d004      	beq.n	8002eb0 <HAL_ADC_IRQHandler+0x8c>
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10b      	bne.n	8002ec8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 8094 	beq.w	8002fe4 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 808e 	beq.w	8002fe4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ecc:	f003 0310 	and.w	r3, r3, #16
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d105      	bne.n	8002ee0 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fb79 	bl	80025dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d072      	beq.n	8002fd6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a64      	ldr	r2, [pc, #400]	; (8003088 <HAL_ADC_IRQHandler+0x264>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d009      	beq.n	8002f0e <HAL_ADC_IRQHandler+0xea>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a65      	ldr	r2, [pc, #404]	; (8003094 <HAL_ADC_IRQHandler+0x270>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d002      	beq.n	8002f0a <HAL_ADC_IRQHandler+0xe6>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	e003      	b.n	8002f12 <HAL_ADC_IRQHandler+0xee>
 8002f0a:	4b63      	ldr	r3, [pc, #396]	; (8003098 <HAL_ADC_IRQHandler+0x274>)
 8002f0c:	e001      	b.n	8002f12 <HAL_ADC_IRQHandler+0xee>
 8002f0e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d008      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d005      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	2b05      	cmp	r3, #5
 8002f24:	d002      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	2b09      	cmp	r3, #9
 8002f2a:	d104      	bne.n	8002f36 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	623b      	str	r3, [r7, #32]
 8002f34:	e014      	b.n	8002f60 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a53      	ldr	r2, [pc, #332]	; (8003088 <HAL_ADC_IRQHandler+0x264>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d009      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x130>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a53      	ldr	r2, [pc, #332]	; (8003094 <HAL_ADC_IRQHandler+0x270>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d002      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x12c>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	e003      	b.n	8002f58 <HAL_ADC_IRQHandler+0x134>
 8002f50:	4b51      	ldr	r3, [pc, #324]	; (8003098 <HAL_ADC_IRQHandler+0x274>)
 8002f52:	e001      	b.n	8002f58 <HAL_ADC_IRQHandler+0x134>
 8002f54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f58:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d135      	bne.n	8002fd6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d12e      	bne.n	8002fd6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fc9b 	bl	80028b8 <LL_ADC_REG_IsConversionOngoing>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d11a      	bne.n	8002fbe <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 020c 	bic.w	r2, r2, #12
 8002f96:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d112      	bne.n	8002fd6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb4:	f043 0201 	orr.w	r2, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fbc:	e00b      	b.n	8002fd6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc2:	f043 0210 	orr.w	r2, r3, #16
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fce:	f043 0201 	orr.w	r2, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f984 	bl	80032e4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	220c      	movs	r2, #12
 8002fe2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d004      	beq.n	8002ff8 <HAL_ADC_IRQHandler+0x1d4>
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	f003 0320 	and.w	r3, r3, #32
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10b      	bne.n	8003010 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 80b3 	beq.w	800316a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 80ad 	beq.w	800316a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d105      	bne.n	8003028 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fb14 	bl	800265a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003032:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff facf 	bl	80025dc <LL_ADC_REG_IsTriggerSourceSWStart>
 800303e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a10      	ldr	r2, [pc, #64]	; (8003088 <HAL_ADC_IRQHandler+0x264>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d009      	beq.n	800305e <HAL_ADC_IRQHandler+0x23a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a11      	ldr	r2, [pc, #68]	; (8003094 <HAL_ADC_IRQHandler+0x270>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d002      	beq.n	800305a <HAL_ADC_IRQHandler+0x236>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	e003      	b.n	8003062 <HAL_ADC_IRQHandler+0x23e>
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <HAL_ADC_IRQHandler+0x274>)
 800305c:	e001      	b.n	8003062 <HAL_ADC_IRQHandler+0x23e>
 800305e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6812      	ldr	r2, [r2, #0]
 8003066:	4293      	cmp	r3, r2
 8003068:	d008      	beq.n	800307c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	2b06      	cmp	r3, #6
 8003074:	d002      	beq.n	800307c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b07      	cmp	r3, #7
 800307a:	d10f      	bne.n	800309c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	623b      	str	r3, [r7, #32]
 8003084:	e01f      	b.n	80030c6 <HAL_ADC_IRQHandler+0x2a2>
 8003086:	bf00      	nop
 8003088:	50000100 	.word	0x50000100
 800308c:	50000300 	.word	0x50000300
 8003090:	50000700 	.word	0x50000700
 8003094:	50000500 	.word	0x50000500
 8003098:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a8b      	ldr	r2, [pc, #556]	; (80032d0 <HAL_ADC_IRQHandler+0x4ac>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_ADC_IRQHandler+0x296>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a8a      	ldr	r2, [pc, #552]	; (80032d4 <HAL_ADC_IRQHandler+0x4b0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d002      	beq.n	80030b6 <HAL_ADC_IRQHandler+0x292>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	e003      	b.n	80030be <HAL_ADC_IRQHandler+0x29a>
 80030b6:	4b88      	ldr	r3, [pc, #544]	; (80032d8 <HAL_ADC_IRQHandler+0x4b4>)
 80030b8:	e001      	b.n	80030be <HAL_ADC_IRQHandler+0x29a>
 80030ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030be:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d047      	beq.n	800315c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d007      	beq.n	80030e6 <HAL_ADC_IRQHandler+0x2c2>
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d03f      	beq.n	800315c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d13a      	bne.n	800315c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f0:	2b40      	cmp	r3, #64	; 0x40
 80030f2:	d133      	bne.n	800315c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80030f4:	6a3b      	ldr	r3, [r7, #32]
 80030f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d12e      	bne.n	800315c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fbeb 	bl	80028de <LL_ADC_INJ_IsConversionOngoing>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d11a      	bne.n	8003144 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800311c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003122:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003132:	2b00      	cmp	r3, #0
 8003134:	d112      	bne.n	800315c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313a:	f043 0201 	orr.w	r2, r3, #1
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	65da      	str	r2, [r3, #92]	; 0x5c
 8003142:	e00b      	b.n	800315c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	f043 0210 	orr.w	r2, r3, #16
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 ff67 	bl	8004030 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2260      	movs	r2, #96	; 0x60
 8003168:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003170:	2b00      	cmp	r3, #0
 8003172:	d011      	beq.n	8003198 <HAL_ADC_IRQHandler+0x374>
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00c      	beq.n	8003198 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003182:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f8be 	bl	800330c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2280      	movs	r2, #128	; 0x80
 8003196:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d012      	beq.n	80031c8 <HAL_ADC_IRQHandler+0x3a4>
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00d      	beq.n	80031c8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 ff4d 	bl	8004058 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d012      	beq.n	80031f8 <HAL_ADC_IRQHandler+0x3d4>
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00d      	beq.n	80031f8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 ff3f 	bl	800406c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f003 0310 	and.w	r3, r3, #16
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d043      	beq.n	800328a <HAL_ADC_IRQHandler+0x466>
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	d03e      	beq.n	800328a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003214:	2301      	movs	r3, #1
 8003216:	627b      	str	r3, [r7, #36]	; 0x24
 8003218:	e021      	b.n	800325e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d015      	beq.n	800324c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003228:	d004      	beq.n	8003234 <HAL_ADC_IRQHandler+0x410>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a28      	ldr	r2, [pc, #160]	; (80032d0 <HAL_ADC_IRQHandler+0x4ac>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d101      	bne.n	8003238 <HAL_ADC_IRQHandler+0x414>
 8003234:	4b29      	ldr	r3, [pc, #164]	; (80032dc <HAL_ADC_IRQHandler+0x4b8>)
 8003236:	e000      	b.n	800323a <HAL_ADC_IRQHandler+0x416>
 8003238:	4b29      	ldr	r3, [pc, #164]	; (80032e0 <HAL_ADC_IRQHandler+0x4bc>)
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff fa7e 	bl	800273c <LL_ADC_GetMultiDMATransfer>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003246:	2301      	movs	r3, #1
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
 800324a:	e008      	b.n	800325e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800325a:	2301      	movs	r3, #1
 800325c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	2b01      	cmp	r3, #1
 8003262:	d10e      	bne.n	8003282 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003268:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003274:	f043 0202 	orr.w	r2, r3, #2
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f84f 	bl	8003320 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2210      	movs	r2, #16
 8003288:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003290:	2b00      	cmp	r3, #0
 8003292:	d018      	beq.n	80032c6 <HAL_ADC_IRQHandler+0x4a2>
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800329a:	2b00      	cmp	r3, #0
 800329c:	d013      	beq.n	80032c6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ae:	f043 0208 	orr.w	r2, r3, #8
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032be:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 febf 	bl	8004044 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80032c6:	bf00      	nop
 80032c8:	3728      	adds	r7, #40	; 0x28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	50000100 	.word	0x50000100
 80032d4:	50000500 	.word	0x50000500
 80032d8:	50000400 	.word	0x50000400
 80032dc:	50000300 	.word	0x50000300
 80032e0:	50000700 	.word	0x50000700

080032e4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b0b6      	sub	sp, #216	; 0xd8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800334e:	2b01      	cmp	r3, #1
 8003350:	d102      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x24>
 8003352:	2302      	movs	r3, #2
 8003354:	f000 bc13 	b.w	8003b7e <HAL_ADC_ConfigChannel+0x84a>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff faa7 	bl	80028b8 <LL_ADC_REG_IsConversionOngoing>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	f040 83f3 	bne.w	8003b58 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6818      	ldr	r0, [r3, #0]
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	6859      	ldr	r1, [r3, #4]
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	f7ff f93f 	bl	8002602 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fa95 	bl	80028b8 <LL_ADC_REG_IsConversionOngoing>
 800338e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff faa1 	bl	80028de <LL_ADC_INJ_IsConversionOngoing>
 800339c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f040 81d9 	bne.w	800375c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f040 81d4 	bne.w	800375c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033bc:	d10f      	bne.n	80033de <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6818      	ldr	r0, [r3, #0]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2200      	movs	r2, #0
 80033c8:	4619      	mov	r1, r3
 80033ca:	f7ff f959 	bl	8002680 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff f8ed 	bl	80025b6 <LL_ADC_SetSamplingTimeCommonConfig>
 80033dc:	e00e      	b.n	80033fc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6818      	ldr	r0, [r3, #0]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	6819      	ldr	r1, [r3, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	461a      	mov	r2, r3
 80033ec:	f7ff f948 	bl	8002680 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2100      	movs	r1, #0
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff f8dd 	bl	80025b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	695a      	ldr	r2, [r3, #20]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	08db      	lsrs	r3, r3, #3
 8003408:	f003 0303 	and.w	r3, r3, #3
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d022      	beq.n	8003464 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6818      	ldr	r0, [r3, #0]
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	6919      	ldr	r1, [r3, #16]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800342e:	f7ff f837 	bl	80024a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	6919      	ldr	r1, [r3, #16]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	461a      	mov	r2, r3
 8003440:	f7ff f883 	bl	800254a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6818      	ldr	r0, [r3, #0]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003450:	2b01      	cmp	r3, #1
 8003452:	d102      	bne.n	800345a <HAL_ADC_ConfigChannel+0x126>
 8003454:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003458:	e000      	b.n	800345c <HAL_ADC_ConfigChannel+0x128>
 800345a:	2300      	movs	r3, #0
 800345c:	461a      	mov	r2, r3
 800345e:	f7ff f88f 	bl	8002580 <LL_ADC_SetOffsetSaturation>
 8003462:	e17b      	b.n	800375c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2100      	movs	r1, #0
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff f83c 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003470:	4603      	mov	r3, r0
 8003472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10a      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x15c>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2100      	movs	r1, #0
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff f831 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003486:	4603      	mov	r3, r0
 8003488:	0e9b      	lsrs	r3, r3, #26
 800348a:	f003 021f 	and.w	r2, r3, #31
 800348e:	e01e      	b.n	80034ce <HAL_ADC_ConfigChannel+0x19a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2100      	movs	r1, #0
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff f826 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 800349c:	4603      	mov	r3, r0
 800349e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80034b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80034b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80034be:	2320      	movs	r3, #32
 80034c0:	e004      	b.n	80034cc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80034c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034c6:	fab3 f383 	clz	r3, r3
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d105      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x1b2>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	0e9b      	lsrs	r3, r3, #26
 80034e0:	f003 031f 	and.w	r3, r3, #31
 80034e4:	e018      	b.n	8003518 <HAL_ADC_ConfigChannel+0x1e4>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034f2:	fa93 f3a3 	rbit	r3, r3
 80034f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80034fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003502:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800350a:	2320      	movs	r3, #32
 800350c:	e004      	b.n	8003518 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800350e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003512:	fab3 f383 	clz	r3, r3
 8003516:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003518:	429a      	cmp	r2, r3
 800351a:	d106      	bne.n	800352a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe fff5 	bl	8002514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2101      	movs	r1, #1
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe ffd9 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003536:	4603      	mov	r3, r0
 8003538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10a      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x222>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2101      	movs	r1, #1
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe ffce 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 800354c:	4603      	mov	r3, r0
 800354e:	0e9b      	lsrs	r3, r3, #26
 8003550:	f003 021f 	and.w	r2, r3, #31
 8003554:	e01e      	b.n	8003594 <HAL_ADC_ConfigChannel+0x260>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2101      	movs	r1, #1
 800355c:	4618      	mov	r0, r3
 800355e:	f7fe ffc3 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003562:	4603      	mov	r3, r0
 8003564:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800356c:	fa93 f3a3 	rbit	r3, r3
 8003570:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003574:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003578:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800357c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003584:	2320      	movs	r3, #32
 8003586:	e004      	b.n	8003592 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003588:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800358c:	fab3 f383 	clz	r3, r3
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359c:	2b00      	cmp	r3, #0
 800359e:	d105      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x278>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	0e9b      	lsrs	r3, r3, #26
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	e018      	b.n	80035de <HAL_ADC_ConfigChannel+0x2aa>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035b8:	fa93 f3a3 	rbit	r3, r3
 80035bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80035c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80035c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80035c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80035d0:	2320      	movs	r3, #32
 80035d2:	e004      	b.n	80035de <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80035d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035d8:	fab3 f383 	clz	r3, r3
 80035dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035de:	429a      	cmp	r2, r3
 80035e0:	d106      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2200      	movs	r2, #0
 80035e8:	2101      	movs	r1, #1
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe ff92 	bl	8002514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2102      	movs	r1, #2
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe ff76 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10a      	bne.n	800361c <HAL_ADC_ConfigChannel+0x2e8>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2102      	movs	r1, #2
 800360c:	4618      	mov	r0, r3
 800360e:	f7fe ff6b 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003612:	4603      	mov	r3, r0
 8003614:	0e9b      	lsrs	r3, r3, #26
 8003616:	f003 021f 	and.w	r2, r3, #31
 800361a:	e01e      	b.n	800365a <HAL_ADC_ConfigChannel+0x326>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2102      	movs	r1, #2
 8003622:	4618      	mov	r0, r3
 8003624:	f7fe ff60 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 8003628:	4603      	mov	r3, r0
 800362a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003632:	fa93 f3a3 	rbit	r3, r3
 8003636:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800363a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800363e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003642:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800364a:	2320      	movs	r3, #32
 800364c:	e004      	b.n	8003658 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800364e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003662:	2b00      	cmp	r3, #0
 8003664:	d105      	bne.n	8003672 <HAL_ADC_ConfigChannel+0x33e>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	0e9b      	lsrs	r3, r3, #26
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	e016      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x36c>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003684:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003686:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800368a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003692:	2320      	movs	r3, #32
 8003694:	e004      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003696:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d106      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2200      	movs	r2, #0
 80036aa:	2102      	movs	r1, #2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fe ff31 	bl	8002514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2103      	movs	r1, #3
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7fe ff15 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 80036be:	4603      	mov	r3, r0
 80036c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10a      	bne.n	80036de <HAL_ADC_ConfigChannel+0x3aa>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2103      	movs	r1, #3
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fe ff0a 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 80036d4:	4603      	mov	r3, r0
 80036d6:	0e9b      	lsrs	r3, r3, #26
 80036d8:	f003 021f 	and.w	r2, r3, #31
 80036dc:	e017      	b.n	800370e <HAL_ADC_ConfigChannel+0x3da>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2103      	movs	r1, #3
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fe feff 	bl	80024e8 <LL_ADC_GetOffsetChannel>
 80036ea:	4603      	mov	r3, r0
 80036ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036f0:	fa93 f3a3 	rbit	r3, r3
 80036f4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80036f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036f8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80036fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003700:	2320      	movs	r3, #32
 8003702:	e003      	b.n	800370c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003704:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003706:	fab3 f383 	clz	r3, r3
 800370a:	b2db      	uxtb	r3, r3
 800370c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003716:	2b00      	cmp	r3, #0
 8003718:	d105      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x3f2>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	0e9b      	lsrs	r3, r3, #26
 8003720:	f003 031f 	and.w	r3, r3, #31
 8003724:	e011      	b.n	800374a <HAL_ADC_ConfigChannel+0x416>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800372e:	fa93 f3a3 	rbit	r3, r3
 8003732:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003736:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800373e:	2320      	movs	r3, #32
 8003740:	e003      	b.n	800374a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003744:	fab3 f383 	clz	r3, r3
 8003748:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800374a:	429a      	cmp	r2, r3
 800374c:	d106      	bne.n	800375c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2200      	movs	r2, #0
 8003754:	2103      	movs	r1, #3
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe fedc 	bl	8002514 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff f86f 	bl	8002844 <LL_ADC_IsEnabled>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	f040 813d 	bne.w	80039e8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6818      	ldr	r0, [r3, #0]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	6819      	ldr	r1, [r3, #0]
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	461a      	mov	r2, r3
 800377c:	f7fe ffac 	bl	80026d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4aa2      	ldr	r2, [pc, #648]	; (8003a10 <HAL_ADC_ConfigChannel+0x6dc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	f040 812e 	bne.w	80039e8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10b      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x480>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	3301      	adds	r3, #1
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	2b09      	cmp	r3, #9
 80037aa:	bf94      	ite	ls
 80037ac:	2301      	movls	r3, #1
 80037ae:	2300      	movhi	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	e019      	b.n	80037e8 <HAL_ADC_ConfigChannel+0x4b4>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037bc:	fa93 f3a3 	rbit	r3, r3
 80037c0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80037c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037c4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80037c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80037cc:	2320      	movs	r3, #32
 80037ce:	e003      	b.n	80037d8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80037d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037d2:	fab3 f383 	clz	r3, r3
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	3301      	adds	r3, #1
 80037da:	f003 031f 	and.w	r3, r3, #31
 80037de:	2b09      	cmp	r3, #9
 80037e0:	bf94      	ite	ls
 80037e2:	2301      	movls	r3, #1
 80037e4:	2300      	movhi	r3, #0
 80037e6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d079      	beq.n	80038e0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d107      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x4d4>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	0e9b      	lsrs	r3, r3, #26
 80037fe:	3301      	adds	r3, #1
 8003800:	069b      	lsls	r3, r3, #26
 8003802:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003806:	e015      	b.n	8003834 <HAL_ADC_ConfigChannel+0x500>
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003818:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800381a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003820:	2320      	movs	r3, #32
 8003822:	e003      	b.n	800382c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	3301      	adds	r3, #1
 800382e:	069b      	lsls	r3, r3, #26
 8003830:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800383c:	2b00      	cmp	r3, #0
 800383e:	d109      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x520>
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	0e9b      	lsrs	r3, r3, #26
 8003846:	3301      	adds	r3, #1
 8003848:	f003 031f 	and.w	r3, r3, #31
 800384c:	2101      	movs	r1, #1
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	e017      	b.n	8003884 <HAL_ADC_ConfigChannel+0x550>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800385c:	fa93 f3a3 	rbit	r3, r3
 8003860:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003862:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003864:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800386c:	2320      	movs	r3, #32
 800386e:	e003      	b.n	8003878 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003872:	fab3 f383 	clz	r3, r3
 8003876:	b2db      	uxtb	r3, r3
 8003878:	3301      	adds	r3, #1
 800387a:	f003 031f 	and.w	r3, r3, #31
 800387e:	2101      	movs	r1, #1
 8003880:	fa01 f303 	lsl.w	r3, r1, r3
 8003884:	ea42 0103 	orr.w	r1, r2, r3
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10a      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x576>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	0e9b      	lsrs	r3, r3, #26
 800389a:	3301      	adds	r3, #1
 800389c:	f003 021f 	and.w	r2, r3, #31
 80038a0:	4613      	mov	r3, r2
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	4413      	add	r3, r2
 80038a6:	051b      	lsls	r3, r3, #20
 80038a8:	e018      	b.n	80038dc <HAL_ADC_ConfigChannel+0x5a8>
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80038b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80038bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80038c2:	2320      	movs	r3, #32
 80038c4:	e003      	b.n	80038ce <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80038c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038c8:	fab3 f383 	clz	r3, r3
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	3301      	adds	r3, #1
 80038d0:	f003 021f 	and.w	r2, r3, #31
 80038d4:	4613      	mov	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	4413      	add	r3, r2
 80038da:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038dc:	430b      	orrs	r3, r1
 80038de:	e07e      	b.n	80039de <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d107      	bne.n	80038fc <HAL_ADC_ConfigChannel+0x5c8>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	0e9b      	lsrs	r3, r3, #26
 80038f2:	3301      	adds	r3, #1
 80038f4:	069b      	lsls	r3, r3, #26
 80038f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038fa:	e015      	b.n	8003928 <HAL_ADC_ConfigChannel+0x5f4>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003904:	fa93 f3a3 	rbit	r3, r3
 8003908:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800390a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800390e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003914:	2320      	movs	r3, #32
 8003916:	e003      	b.n	8003920 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391a:	fab3 f383 	clz	r3, r3
 800391e:	b2db      	uxtb	r3, r3
 8003920:	3301      	adds	r3, #1
 8003922:	069b      	lsls	r3, r3, #26
 8003924:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003930:	2b00      	cmp	r3, #0
 8003932:	d109      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x614>
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	0e9b      	lsrs	r3, r3, #26
 800393a:	3301      	adds	r3, #1
 800393c:	f003 031f 	and.w	r3, r3, #31
 8003940:	2101      	movs	r1, #1
 8003942:	fa01 f303 	lsl.w	r3, r1, r3
 8003946:	e017      	b.n	8003978 <HAL_ADC_ConfigChannel+0x644>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	fa93 f3a3 	rbit	r3, r3
 8003954:	61fb      	str	r3, [r7, #28]
  return result;
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800395a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003960:	2320      	movs	r3, #32
 8003962:	e003      	b.n	800396c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	3301      	adds	r3, #1
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	2101      	movs	r1, #1
 8003974:	fa01 f303 	lsl.w	r3, r1, r3
 8003978:	ea42 0103 	orr.w	r1, r2, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10d      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x670>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	0e9b      	lsrs	r3, r3, #26
 800398e:	3301      	adds	r3, #1
 8003990:	f003 021f 	and.w	r2, r3, #31
 8003994:	4613      	mov	r3, r2
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	4413      	add	r3, r2
 800399a:	3b1e      	subs	r3, #30
 800399c:	051b      	lsls	r3, r3, #20
 800399e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80039a2:	e01b      	b.n	80039dc <HAL_ADC_ConfigChannel+0x6a8>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	613b      	str	r3, [r7, #16]
  return result;
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80039bc:	2320      	movs	r3, #32
 80039be:	e003      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	fab3 f383 	clz	r3, r3
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	3301      	adds	r3, #1
 80039ca:	f003 021f 	and.w	r2, r3, #31
 80039ce:	4613      	mov	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4413      	add	r3, r2
 80039d4:	3b1e      	subs	r3, #30
 80039d6:	051b      	lsls	r3, r3, #20
 80039d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039e2:	4619      	mov	r1, r3
 80039e4:	f7fe fe4c 	bl	8002680 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <HAL_ADC_ConfigChannel+0x6e0>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 80be 	beq.w	8003b72 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039fe:	d004      	beq.n	8003a0a <HAL_ADC_ConfigChannel+0x6d6>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a04      	ldr	r2, [pc, #16]	; (8003a18 <HAL_ADC_ConfigChannel+0x6e4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d10a      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x6ec>
 8003a0a:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <HAL_ADC_ConfigChannel+0x6e8>)
 8003a0c:	e009      	b.n	8003a22 <HAL_ADC_ConfigChannel+0x6ee>
 8003a0e:	bf00      	nop
 8003a10:	407f0000 	.word	0x407f0000
 8003a14:	80080000 	.word	0x80080000
 8003a18:	50000100 	.word	0x50000100
 8003a1c:	50000300 	.word	0x50000300
 8003a20:	4b59      	ldr	r3, [pc, #356]	; (8003b88 <HAL_ADC_ConfigChannel+0x854>)
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe fd2e 	bl	8002484 <LL_ADC_GetCommonPathInternalCh>
 8003a28:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a56      	ldr	r2, [pc, #344]	; (8003b8c <HAL_ADC_ConfigChannel+0x858>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d004      	beq.n	8003a40 <HAL_ADC_ConfigChannel+0x70c>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a55      	ldr	r2, [pc, #340]	; (8003b90 <HAL_ADC_ConfigChannel+0x85c>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d13a      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d134      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a54:	d005      	beq.n	8003a62 <HAL_ADC_ConfigChannel+0x72e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a4e      	ldr	r2, [pc, #312]	; (8003b94 <HAL_ADC_ConfigChannel+0x860>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	f040 8085 	bne.w	8003b6c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a6a:	d004      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x742>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a49      	ldr	r2, [pc, #292]	; (8003b98 <HAL_ADC_ConfigChannel+0x864>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d101      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x746>
 8003a76:	4a49      	ldr	r2, [pc, #292]	; (8003b9c <HAL_ADC_ConfigChannel+0x868>)
 8003a78:	e000      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x748>
 8003a7a:	4a43      	ldr	r2, [pc, #268]	; (8003b88 <HAL_ADC_ConfigChannel+0x854>)
 8003a7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a84:	4619      	mov	r1, r3
 8003a86:	4610      	mov	r0, r2
 8003a88:	f7fe fce9 	bl	800245e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a8c:	4b44      	ldr	r3, [pc, #272]	; (8003ba0 <HAL_ADC_ConfigChannel+0x86c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	099b      	lsrs	r3, r3, #6
 8003a92:	4a44      	ldr	r2, [pc, #272]	; (8003ba4 <HAL_ADC_ConfigChannel+0x870>)
 8003a94:	fba2 2303 	umull	r2, r3, r2, r3
 8003a98:	099b      	lsrs	r3, r3, #6
 8003a9a:	1c5a      	adds	r2, r3, #1
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003aa6:	e002      	b.n	8003aae <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1f9      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ab4:	e05a      	b.n	8003b6c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a3b      	ldr	r2, [pc, #236]	; (8003ba8 <HAL_ADC_ConfigChannel+0x874>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d125      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ac0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d11f      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a31      	ldr	r2, [pc, #196]	; (8003b98 <HAL_ADC_ConfigChannel+0x864>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d104      	bne.n	8003ae0 <HAL_ADC_ConfigChannel+0x7ac>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a34      	ldr	r2, [pc, #208]	; (8003bac <HAL_ADC_ConfigChannel+0x878>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d047      	beq.n	8003b70 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ae8:	d004      	beq.n	8003af4 <HAL_ADC_ConfigChannel+0x7c0>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a2a      	ldr	r2, [pc, #168]	; (8003b98 <HAL_ADC_ConfigChannel+0x864>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d101      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x7c4>
 8003af4:	4a29      	ldr	r2, [pc, #164]	; (8003b9c <HAL_ADC_ConfigChannel+0x868>)
 8003af6:	e000      	b.n	8003afa <HAL_ADC_ConfigChannel+0x7c6>
 8003af8:	4a23      	ldr	r2, [pc, #140]	; (8003b88 <HAL_ADC_ConfigChannel+0x854>)
 8003afa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b02:	4619      	mov	r1, r3
 8003b04:	4610      	mov	r0, r2
 8003b06:	f7fe fcaa 	bl	800245e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b0a:	e031      	b.n	8003b70 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a27      	ldr	r2, [pc, #156]	; (8003bb0 <HAL_ADC_ConfigChannel+0x87c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d12d      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d127      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a1c      	ldr	r2, [pc, #112]	; (8003b98 <HAL_ADC_ConfigChannel+0x864>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d022      	beq.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b34:	d004      	beq.n	8003b40 <HAL_ADC_ConfigChannel+0x80c>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <HAL_ADC_ConfigChannel+0x864>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d101      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x810>
 8003b40:	4a16      	ldr	r2, [pc, #88]	; (8003b9c <HAL_ADC_ConfigChannel+0x868>)
 8003b42:	e000      	b.n	8003b46 <HAL_ADC_ConfigChannel+0x812>
 8003b44:	4a10      	ldr	r2, [pc, #64]	; (8003b88 <HAL_ADC_ConfigChannel+0x854>)
 8003b46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b4a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4610      	mov	r0, r2
 8003b52:	f7fe fc84 	bl	800245e <LL_ADC_SetCommonPathInternalCh>
 8003b56:	e00c      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	f043 0220 	orr.w	r2, r3, #32
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003b6a:	e002      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b6c:	bf00      	nop
 8003b6e:	e000      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b7a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	37d8      	adds	r7, #216	; 0xd8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	50000700 	.word	0x50000700
 8003b8c:	c3210000 	.word	0xc3210000
 8003b90:	90c00010 	.word	0x90c00010
 8003b94:	50000600 	.word	0x50000600
 8003b98:	50000100 	.word	0x50000100
 8003b9c:	50000300 	.word	0x50000300
 8003ba0:	20000004 	.word	0x20000004
 8003ba4:	053e2d63 	.word	0x053e2d63
 8003ba8:	c7520000 	.word	0xc7520000
 8003bac:	50000500 	.word	0x50000500
 8003bb0:	cb840000 	.word	0xcb840000

08003bb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fe fe3d 	bl	8002844 <LL_ADC_IsEnabled>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d176      	bne.n	8003cbe <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	4b3c      	ldr	r3, [pc, #240]	; (8003cc8 <ADC_Enable+0x114>)
 8003bd8:	4013      	ands	r3, r2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00d      	beq.n	8003bfa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be2:	f043 0210 	orr.w	r2, r3, #16
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bee:	f043 0201 	orr.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e062      	b.n	8003cc0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fe fdf8 	bl	80027f4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c0c:	d004      	beq.n	8003c18 <ADC_Enable+0x64>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a2e      	ldr	r2, [pc, #184]	; (8003ccc <ADC_Enable+0x118>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d101      	bne.n	8003c1c <ADC_Enable+0x68>
 8003c18:	4b2d      	ldr	r3, [pc, #180]	; (8003cd0 <ADC_Enable+0x11c>)
 8003c1a:	e000      	b.n	8003c1e <ADC_Enable+0x6a>
 8003c1c:	4b2d      	ldr	r3, [pc, #180]	; (8003cd4 <ADC_Enable+0x120>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe fc30 	bl	8002484 <LL_ADC_GetCommonPathInternalCh>
 8003c24:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d013      	beq.n	8003c56 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c2e:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <ADC_Enable+0x124>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	099b      	lsrs	r3, r3, #6
 8003c34:	4a29      	ldr	r2, [pc, #164]	; (8003cdc <ADC_Enable+0x128>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	099b      	lsrs	r3, r3, #6
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	4613      	mov	r3, r2
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	4413      	add	r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c48:	e002      	b.n	8003c50 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f9      	bne.n	8003c4a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c56:	f7fe fbc1 	bl	80023dc <HAL_GetTick>
 8003c5a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c5c:	e028      	b.n	8003cb0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fe fdee 	bl	8002844 <LL_ADC_IsEnabled>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d104      	bne.n	8003c78 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fe fdbe 	bl	80027f4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c78:	f7fe fbb0 	bl	80023dc <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d914      	bls.n	8003cb0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d00d      	beq.n	8003cb0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c98:	f043 0210 	orr.w	r2, r3, #16
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ca4:	f043 0201 	orr.w	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e007      	b.n	8003cc0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d1cf      	bne.n	8003c5e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	8000003f 	.word	0x8000003f
 8003ccc:	50000100 	.word	0x50000100
 8003cd0:	50000300 	.word	0x50000300
 8003cd4:	50000700 	.word	0x50000700
 8003cd8:	20000004 	.word	0x20000004
 8003cdc:	053e2d63 	.word	0x053e2d63

08003ce0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fe fdbc 	bl	800286a <LL_ADC_IsDisableOngoing>
 8003cf2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fe fda3 	bl	8002844 <LL_ADC_IsEnabled>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d047      	beq.n	8003d94 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d144      	bne.n	8003d94 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 030d 	and.w	r3, r3, #13
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d10c      	bne.n	8003d32 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fe fd7d 	bl	800281c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2203      	movs	r2, #3
 8003d28:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d2a:	f7fe fb57 	bl	80023dc <HAL_GetTick>
 8003d2e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d30:	e029      	b.n	8003d86 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d36:	f043 0210 	orr.w	r2, r3, #16
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d42:	f043 0201 	orr.w	r2, r3, #1
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e023      	b.n	8003d96 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d4e:	f7fe fb45 	bl	80023dc <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d914      	bls.n	8003d86 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6e:	f043 0210 	orr.w	r2, r3, #16
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e007      	b.n	8003d96 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1dc      	bne.n	8003d4e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d14b      	bne.n	8003e50 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d021      	beq.n	8003e16 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fe fc00 	bl	80025dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d032      	beq.n	8003e48 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d12b      	bne.n	8003e48 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d11f      	bne.n	8003e48 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0c:	f043 0201 	orr.w	r2, r3, #1
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e14:	e018      	b.n	8003e48 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d111      	bne.n	8003e48 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d105      	bne.n	8003e48 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e40:	f043 0201 	orr.w	r2, r3, #1
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f7ff fa4b 	bl	80032e4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003e4e:	e00e      	b.n	8003e6e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e54:	f003 0310 	and.w	r3, r3, #16
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f7ff fa5f 	bl	8003320 <HAL_ADC_ErrorCallback>
}
 8003e62:	e004      	b.n	8003e6e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	4798      	blx	r3
}
 8003e6e:	bf00      	nop
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b084      	sub	sp, #16
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f7ff fa37 	bl	80032f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb0:	f043 0204 	orr.w	r2, r3, #4
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7ff fa31 	bl	8003320 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ebe:	bf00      	nop
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <LL_ADC_IsEnabled>:
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d101      	bne.n	8003ede <LL_ADC_IsEnabled+0x18>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <LL_ADC_IsEnabled+0x1a>
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <LL_ADC_StartCalibration>:
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003efe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	609a      	str	r2, [r3, #8]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <LL_ADC_IsCalibrationOnGoing>:
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f32:	d101      	bne.n	8003f38 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003f34:	2301      	movs	r3, #1
 8003f36:	e000      	b.n	8003f3a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr

08003f46 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f46:	b480      	push	{r7}
 8003f48:	b083      	sub	sp, #12
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d101      	bne.n	8003f5e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e000      	b.n	8003f60 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d101      	bne.n	8003f88 <HAL_ADCEx_Calibration_Start+0x1c>
 8003f84:	2302      	movs	r3, #2
 8003f86:	e04d      	b.n	8004024 <HAL_ADCEx_Calibration_Start+0xb8>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff fea5 	bl	8003ce0 <ADC_Disable>
 8003f96:	4603      	mov	r3, r0
 8003f98:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d136      	bne.n	800400e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fa8:	f023 0302 	bic.w	r3, r3, #2
 8003fac:	f043 0202 	orr.w	r2, r3, #2
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6839      	ldr	r1, [r7, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff ff96 	bl	8003eec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003fc0:	e014      	b.n	8003fec <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	4a18      	ldr	r2, [pc, #96]	; (800402c <HAL_ADCEx_Calibration_Start+0xc0>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d90d      	bls.n	8003fec <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd4:	f023 0312 	bic.w	r3, r3, #18
 8003fd8:	f043 0210 	orr.w	r2, r3, #16
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e01b      	b.n	8004024 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7ff ff94 	bl	8003f1e <LL_ADC_IsCalibrationOnGoing>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e2      	bne.n	8003fc2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004000:	f023 0303 	bic.w	r3, r3, #3
 8004004:	f043 0201 	orr.w	r2, r3, #1
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	65da      	str	r2, [r3, #92]	; 0x5c
 800400c:	e005      	b.n	800401a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004012:	f043 0210 	orr.w	r2, r3, #16
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004022:	7bfb      	ldrb	r3, [r7, #15]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	0004de01 	.word	0x0004de01

08004030 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004094:	b590      	push	{r4, r7, lr}
 8004096:	b0a1      	sub	sp, #132	; 0x84
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d101      	bne.n	80040b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80040ae:	2302      	movs	r3, #2
 80040b0:	e0e7      	b.n	8004282 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80040ba:	2300      	movs	r3, #0
 80040bc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80040be:	2300      	movs	r3, #0
 80040c0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040ca:	d102      	bne.n	80040d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80040cc:	4b6f      	ldr	r3, [pc, #444]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	e009      	b.n	80040e6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a6e      	ldr	r2, [pc, #440]	; (8004290 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d102      	bne.n	80040e2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80040dc:	4b6d      	ldr	r3, [pc, #436]	; (8004294 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	e001      	b.n	80040e6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80040e2:	2300      	movs	r3, #0
 80040e4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10b      	bne.n	8004104 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f0:	f043 0220 	orr.w	r2, r3, #32
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e0be      	b.n	8004282 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff ff1d 	bl	8003f46 <LL_ADC_REG_IsConversionOngoing>
 800410c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7ff ff17 	bl	8003f46 <LL_ADC_REG_IsConversionOngoing>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	f040 80a0 	bne.w	8004260 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004122:	2b00      	cmp	r3, #0
 8004124:	f040 809c 	bne.w	8004260 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004130:	d004      	beq.n	800413c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a55      	ldr	r2, [pc, #340]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d101      	bne.n	8004140 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800413c:	4b56      	ldr	r3, [pc, #344]	; (8004298 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800413e:	e000      	b.n	8004142 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004140:	4b56      	ldr	r3, [pc, #344]	; (800429c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004142:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d04b      	beq.n	80041e4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800414c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	6859      	ldr	r1, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800415e:	035b      	lsls	r3, r3, #13
 8004160:	430b      	orrs	r3, r1
 8004162:	431a      	orrs	r2, r3
 8004164:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004166:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004170:	d004      	beq.n	800417c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a45      	ldr	r2, [pc, #276]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d10f      	bne.n	800419c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800417c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004180:	f7ff fea1 	bl	8003ec6 <LL_ADC_IsEnabled>
 8004184:	4604      	mov	r4, r0
 8004186:	4841      	ldr	r0, [pc, #260]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004188:	f7ff fe9d 	bl	8003ec6 <LL_ADC_IsEnabled>
 800418c:	4603      	mov	r3, r0
 800418e:	4323      	orrs	r3, r4
 8004190:	2b00      	cmp	r3, #0
 8004192:	bf0c      	ite	eq
 8004194:	2301      	moveq	r3, #1
 8004196:	2300      	movne	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	e012      	b.n	80041c2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800419c:	483c      	ldr	r0, [pc, #240]	; (8004290 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800419e:	f7ff fe92 	bl	8003ec6 <LL_ADC_IsEnabled>
 80041a2:	4604      	mov	r4, r0
 80041a4:	483b      	ldr	r0, [pc, #236]	; (8004294 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80041a6:	f7ff fe8e 	bl	8003ec6 <LL_ADC_IsEnabled>
 80041aa:	4603      	mov	r3, r0
 80041ac:	431c      	orrs	r4, r3
 80041ae:	483c      	ldr	r0, [pc, #240]	; (80042a0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80041b0:	f7ff fe89 	bl	8003ec6 <LL_ADC_IsEnabled>
 80041b4:	4603      	mov	r3, r0
 80041b6:	4323      	orrs	r3, r4
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	bf0c      	ite	eq
 80041bc:	2301      	moveq	r3, #1
 80041be:	2300      	movne	r3, #0
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d056      	beq.n	8004274 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80041c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80041ce:	f023 030f 	bic.w	r3, r3, #15
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	6811      	ldr	r1, [r2, #0]
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	6892      	ldr	r2, [r2, #8]
 80041da:	430a      	orrs	r2, r1
 80041dc:	431a      	orrs	r2, r3
 80041de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80041e2:	e047      	b.n	8004274 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80041e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041f8:	d004      	beq.n	8004204 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a23      	ldr	r2, [pc, #140]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d10f      	bne.n	8004224 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004204:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004208:	f7ff fe5d 	bl	8003ec6 <LL_ADC_IsEnabled>
 800420c:	4604      	mov	r4, r0
 800420e:	481f      	ldr	r0, [pc, #124]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004210:	f7ff fe59 	bl	8003ec6 <LL_ADC_IsEnabled>
 8004214:	4603      	mov	r3, r0
 8004216:	4323      	orrs	r3, r4
 8004218:	2b00      	cmp	r3, #0
 800421a:	bf0c      	ite	eq
 800421c:	2301      	moveq	r3, #1
 800421e:	2300      	movne	r3, #0
 8004220:	b2db      	uxtb	r3, r3
 8004222:	e012      	b.n	800424a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004224:	481a      	ldr	r0, [pc, #104]	; (8004290 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004226:	f7ff fe4e 	bl	8003ec6 <LL_ADC_IsEnabled>
 800422a:	4604      	mov	r4, r0
 800422c:	4819      	ldr	r0, [pc, #100]	; (8004294 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800422e:	f7ff fe4a 	bl	8003ec6 <LL_ADC_IsEnabled>
 8004232:	4603      	mov	r3, r0
 8004234:	431c      	orrs	r4, r3
 8004236:	481a      	ldr	r0, [pc, #104]	; (80042a0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004238:	f7ff fe45 	bl	8003ec6 <LL_ADC_IsEnabled>
 800423c:	4603      	mov	r3, r0
 800423e:	4323      	orrs	r3, r4
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf0c      	ite	eq
 8004244:	2301      	moveq	r3, #1
 8004246:	2300      	movne	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d012      	beq.n	8004274 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800424e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004256:	f023 030f 	bic.w	r3, r3, #15
 800425a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800425c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800425e:	e009      	b.n	8004274 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004272:	e000      	b.n	8004276 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004274:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800427e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004282:	4618      	mov	r0, r3
 8004284:	3784      	adds	r7, #132	; 0x84
 8004286:	46bd      	mov	sp, r7
 8004288:	bd90      	pop	{r4, r7, pc}
 800428a:	bf00      	nop
 800428c:	50000100 	.word	0x50000100
 8004290:	50000400 	.word	0x50000400
 8004294:	50000500 	.word	0x50000500
 8004298:	50000300 	.word	0x50000300
 800429c:	50000700 	.word	0x50000700
 80042a0:	50000600 	.word	0x50000600

080042a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042b4:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <__NVIC_SetPriorityGrouping+0x44>)
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042c0:	4013      	ands	r3, r2
 80042c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042d6:	4a04      	ldr	r2, [pc, #16]	; (80042e8 <__NVIC_SetPriorityGrouping+0x44>)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	60d3      	str	r3, [r2, #12]
}
 80042dc:	bf00      	nop
 80042de:	3714      	adds	r7, #20
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	e000ed00 	.word	0xe000ed00

080042ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042f0:	4b04      	ldr	r3, [pc, #16]	; (8004304 <__NVIC_GetPriorityGrouping+0x18>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	0a1b      	lsrs	r3, r3, #8
 80042f6:	f003 0307 	and.w	r3, r3, #7
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr
 8004304:	e000ed00 	.word	0xe000ed00

08004308 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004316:	2b00      	cmp	r3, #0
 8004318:	db0b      	blt.n	8004332 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	f003 021f 	and.w	r2, r3, #31
 8004320:	4907      	ldr	r1, [pc, #28]	; (8004340 <__NVIC_EnableIRQ+0x38>)
 8004322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004326:	095b      	lsrs	r3, r3, #5
 8004328:	2001      	movs	r0, #1
 800432a:	fa00 f202 	lsl.w	r2, r0, r2
 800432e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	e000e100 	.word	0xe000e100

08004344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	4603      	mov	r3, r0
 800434c:	6039      	str	r1, [r7, #0]
 800434e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004354:	2b00      	cmp	r3, #0
 8004356:	db0a      	blt.n	800436e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	b2da      	uxtb	r2, r3
 800435c:	490c      	ldr	r1, [pc, #48]	; (8004390 <__NVIC_SetPriority+0x4c>)
 800435e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004362:	0112      	lsls	r2, r2, #4
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	440b      	add	r3, r1
 8004368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800436c:	e00a      	b.n	8004384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	b2da      	uxtb	r2, r3
 8004372:	4908      	ldr	r1, [pc, #32]	; (8004394 <__NVIC_SetPriority+0x50>)
 8004374:	79fb      	ldrb	r3, [r7, #7]
 8004376:	f003 030f 	and.w	r3, r3, #15
 800437a:	3b04      	subs	r3, #4
 800437c:	0112      	lsls	r2, r2, #4
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	440b      	add	r3, r1
 8004382:	761a      	strb	r2, [r3, #24]
}
 8004384:	bf00      	nop
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	e000e100 	.word	0xe000e100
 8004394:	e000ed00 	.word	0xe000ed00

08004398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004398:	b480      	push	{r7}
 800439a:	b089      	sub	sp, #36	; 0x24
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	f1c3 0307 	rsb	r3, r3, #7
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	bf28      	it	cs
 80043b6:	2304      	movcs	r3, #4
 80043b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	3304      	adds	r3, #4
 80043be:	2b06      	cmp	r3, #6
 80043c0:	d902      	bls.n	80043c8 <NVIC_EncodePriority+0x30>
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	3b03      	subs	r3, #3
 80043c6:	e000      	b.n	80043ca <NVIC_EncodePriority+0x32>
 80043c8:	2300      	movs	r3, #0
 80043ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043cc:	f04f 32ff 	mov.w	r2, #4294967295
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	43da      	mvns	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	401a      	ands	r2, r3
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043e0:	f04f 31ff 	mov.w	r1, #4294967295
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ea:	43d9      	mvns	r1, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f0:	4313      	orrs	r3, r2
         );
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3724      	adds	r7, #36	; 0x24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
	...

08004400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3b01      	subs	r3, #1
 800440c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004410:	d301      	bcc.n	8004416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004412:	2301      	movs	r3, #1
 8004414:	e00f      	b.n	8004436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004416:	4a0a      	ldr	r2, [pc, #40]	; (8004440 <SysTick_Config+0x40>)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3b01      	subs	r3, #1
 800441c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800441e:	210f      	movs	r1, #15
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	f7ff ff8e 	bl	8004344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004428:	4b05      	ldr	r3, [pc, #20]	; (8004440 <SysTick_Config+0x40>)
 800442a:	2200      	movs	r2, #0
 800442c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800442e:	4b04      	ldr	r3, [pc, #16]	; (8004440 <SysTick_Config+0x40>)
 8004430:	2207      	movs	r2, #7
 8004432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	e000e010 	.word	0xe000e010

08004444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7ff ff29 	bl	80042a4 <__NVIC_SetPriorityGrouping>
}
 8004452:	bf00      	nop
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b086      	sub	sp, #24
 800445e:	af00      	add	r7, sp, #0
 8004460:	4603      	mov	r3, r0
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	607a      	str	r2, [r7, #4]
 8004466:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004468:	f7ff ff40 	bl	80042ec <__NVIC_GetPriorityGrouping>
 800446c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	68b9      	ldr	r1, [r7, #8]
 8004472:	6978      	ldr	r0, [r7, #20]
 8004474:	f7ff ff90 	bl	8004398 <NVIC_EncodePriority>
 8004478:	4602      	mov	r2, r0
 800447a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800447e:	4611      	mov	r1, r2
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff ff5f 	bl	8004344 <__NVIC_SetPriority>
}
 8004486:	bf00      	nop
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b082      	sub	sp, #8
 8004492:	af00      	add	r7, sp, #0
 8004494:	4603      	mov	r3, r0
 8004496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff ff33 	bl	8004308 <__NVIC_EnableIRQ>
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7ff ffa4 	bl	8004400 <SysTick_Config>
 80044b8:	4603      	mov	r3, r0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
	...

080044c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e08d      	b.n	80045f2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	4b47      	ldr	r3, [pc, #284]	; (80045fc <HAL_DMA_Init+0x138>)
 80044de:	429a      	cmp	r2, r3
 80044e0:	d80f      	bhi.n	8004502 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	461a      	mov	r2, r3
 80044e8:	4b45      	ldr	r3, [pc, #276]	; (8004600 <HAL_DMA_Init+0x13c>)
 80044ea:	4413      	add	r3, r2
 80044ec:	4a45      	ldr	r2, [pc, #276]	; (8004604 <HAL_DMA_Init+0x140>)
 80044ee:	fba2 2303 	umull	r2, r3, r2, r3
 80044f2:	091b      	lsrs	r3, r3, #4
 80044f4:	009a      	lsls	r2, r3, #2
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a42      	ldr	r2, [pc, #264]	; (8004608 <HAL_DMA_Init+0x144>)
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004500:	e00e      	b.n	8004520 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	4b40      	ldr	r3, [pc, #256]	; (800460c <HAL_DMA_Init+0x148>)
 800450a:	4413      	add	r3, r2
 800450c:	4a3d      	ldr	r2, [pc, #244]	; (8004604 <HAL_DMA_Init+0x140>)
 800450e:	fba2 2303 	umull	r2, r3, r2, r3
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	009a      	lsls	r2, r3, #2
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a3c      	ldr	r2, [pc, #240]	; (8004610 <HAL_DMA_Init+0x14c>)
 800451e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800453a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004544:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004550:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800455c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	4313      	orrs	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fa76 	bl	8004a64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004580:	d102      	bne.n	8004588 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004590:	b2d2      	uxtb	r2, r2
 8004592:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800459c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d010      	beq.n	80045c8 <HAL_DMA_Init+0x104>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d80c      	bhi.n	80045c8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fa96 	bl	8004ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	e008      	b.n	80045da <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40020407 	.word	0x40020407
 8004600:	bffdfff8 	.word	0xbffdfff8
 8004604:	cccccccd 	.word	0xcccccccd
 8004608:	40020000 	.word	0x40020000
 800460c:	bffdfbf8 	.word	0xbffdfbf8
 8004610:	40020400 	.word	0x40020400

08004614 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004622:	2300      	movs	r3, #0
 8004624:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800462c:	2b01      	cmp	r3, #1
 800462e:	d101      	bne.n	8004634 <HAL_DMA_Start_IT+0x20>
 8004630:	2302      	movs	r3, #2
 8004632:	e066      	b.n	8004702 <HAL_DMA_Start_IT+0xee>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b01      	cmp	r3, #1
 8004646:	d155      	bne.n	80046f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0201 	bic.w	r2, r2, #1
 8004664:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f9bb 	bl	80049e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004676:	2b00      	cmp	r3, #0
 8004678:	d008      	beq.n	800468c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f042 020e 	orr.w	r2, r2, #14
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e00f      	b.n	80046ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 0204 	bic.w	r2, r2, #4
 800469a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 020a 	orr.w	r2, r2, #10
 80046aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d007      	beq.n	80046ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0201 	orr.w	r2, r2, #1
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	e005      	b.n	8004700 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
 80046fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004700:	7dfb      	ldrb	r3, [r7, #23]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3718      	adds	r7, #24
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800470a:	b480      	push	{r7}
 800470c:	b085      	sub	sp, #20
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d005      	beq.n	800472e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2204      	movs	r2, #4
 8004726:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
 800472c:	e037      	b.n	800479e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 020e 	bic.w	r2, r2, #14
 800473c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004748:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800474c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0201 	bic.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004762:	f003 021f 	and.w	r2, r3, #31
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	2101      	movs	r1, #1
 800476c:	fa01 f202 	lsl.w	r2, r1, r2
 8004770:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800477a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00c      	beq.n	800479e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004792:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800479c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80047ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3714      	adds	r7, #20
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d00d      	beq.n	80047f0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2204      	movs	r2, #4
 80047d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	73fb      	strb	r3, [r7, #15]
 80047ee:	e047      	b.n	8004880 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 020e 	bic.w	r2, r2, #14
 80047fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0201 	bic.w	r2, r2, #1
 800480e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800481a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800481e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004824:	f003 021f 	and.w	r2, r3, #31
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	2101      	movs	r1, #1
 800482e:	fa01 f202 	lsl.w	r2, r1, r2
 8004832:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800483c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00c      	beq.n	8004860 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004854:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800485e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4798      	blx	r3
    }
  }
  return status;
 8004880:	7bfb      	ldrb	r3, [r7, #15]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b084      	sub	sp, #16
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	2204      	movs	r2, #4
 80048ac:	409a      	lsls	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d026      	beq.n	8004904 <HAL_DMA_IRQHandler+0x7a>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d021      	beq.n	8004904 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0320 	and.w	r3, r3, #32
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d107      	bne.n	80048de <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0204 	bic.w	r2, r2, #4
 80048dc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	f003 021f 	and.w	r2, r3, #31
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	2104      	movs	r1, #4
 80048ec:	fa01 f202 	lsl.w	r2, r1, r2
 80048f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d071      	beq.n	80049de <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004902:	e06c      	b.n	80049de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004908:	f003 031f 	and.w	r3, r3, #31
 800490c:	2202      	movs	r2, #2
 800490e:	409a      	lsls	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d02e      	beq.n	8004976 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d029      	beq.n	8004976 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0320 	and.w	r3, r3, #32
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10b      	bne.n	8004948 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 020a 	bic.w	r2, r2, #10
 800493e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494c:	f003 021f 	and.w	r2, r3, #31
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	2102      	movs	r1, #2
 8004956:	fa01 f202 	lsl.w	r2, r1, r2
 800495a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d038      	beq.n	80049de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004974:	e033      	b.n	80049de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497a:	f003 031f 	and.w	r3, r3, #31
 800497e:	2208      	movs	r2, #8
 8004980:	409a      	lsls	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	4013      	ands	r3, r2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d02a      	beq.n	80049e0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d025      	beq.n	80049e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 020e 	bic.w	r2, r2, #14
 80049a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a8:	f003 021f 	and.w	r2, r3, #31
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b0:	2101      	movs	r1, #1
 80049b2:	fa01 f202 	lsl.w	r2, r1, r2
 80049b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d004      	beq.n	80049e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80049de:	bf00      	nop
 80049e0:	bf00      	nop
}
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80049fe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d004      	beq.n	8004a12 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004a10:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a16:	f003 021f 	and.w	r2, r3, #31
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	2101      	movs	r1, #1
 8004a20:	fa01 f202 	lsl.w	r2, r1, r2
 8004a24:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	2b10      	cmp	r3, #16
 8004a34:	d108      	bne.n	8004a48 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a46:	e007      	b.n	8004a58 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	60da      	str	r2, [r3, #12]
}
 8004a58:	bf00      	nop
 8004a5a:	3714      	adds	r7, #20
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	4b16      	ldr	r3, [pc, #88]	; (8004acc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d802      	bhi.n	8004a7e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004a78:	4b15      	ldr	r3, [pc, #84]	; (8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	e001      	b.n	8004a82 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004a7e:	4b15      	ldr	r3, [pc, #84]	; (8004ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a80:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	3b08      	subs	r3, #8
 8004a8e:	4a12      	ldr	r2, [pc, #72]	; (8004ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	091b      	lsrs	r3, r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	009a      	lsls	r2, r3, #2
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a0b      	ldr	r2, [pc, #44]	; (8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004aae:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f003 031f 	and.w	r3, r3, #31
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40020407 	.word	0x40020407
 8004ad0:	40020800 	.word	0x40020800
 8004ad4:	40020820 	.word	0x40020820
 8004ad8:	cccccccd 	.word	0xcccccccd
 8004adc:	40020880 	.word	0x40020880

08004ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004af4:	4413      	add	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	461a      	mov	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a08      	ldr	r2, [pc, #32]	; (8004b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004b02:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	1000823f 	.word	0x1000823f
 8004b24:	40020940 	.word	0x40020940

08004b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b36:	e15a      	b.n	8004dee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	fa01 f303 	lsl.w	r3, r1, r3
 8004b44:	4013      	ands	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 814c 	beq.w	8004de8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f003 0303 	and.w	r3, r3, #3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d005      	beq.n	8004b68 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d130      	bne.n	8004bca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	2203      	movs	r2, #3
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	68da      	ldr	r2, [r3, #12]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	43db      	mvns	r3, r3
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4013      	ands	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	091b      	lsrs	r3, r3, #4
 8004bb4:	f003 0201 	and.w	r2, r3, #1
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	2b03      	cmp	r3, #3
 8004bd4:	d017      	beq.n	8004c06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	2203      	movs	r2, #3
 8004be2:	fa02 f303 	lsl.w	r3, r2, r3
 8004be6:	43db      	mvns	r3, r3
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	689a      	ldr	r2, [r3, #8]
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f003 0303 	and.w	r3, r3, #3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d123      	bne.n	8004c5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	08da      	lsrs	r2, r3, #3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	3208      	adds	r2, #8
 8004c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	220f      	movs	r2, #15
 8004c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4013      	ands	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	08da      	lsrs	r2, r3, #3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	3208      	adds	r2, #8
 8004c54:	6939      	ldr	r1, [r7, #16]
 8004c56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	2203      	movs	r2, #3
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f003 0203 	and.w	r2, r3, #3
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 80a6 	beq.w	8004de8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c9c:	4b5b      	ldr	r3, [pc, #364]	; (8004e0c <HAL_GPIO_Init+0x2e4>)
 8004c9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca0:	4a5a      	ldr	r2, [pc, #360]	; (8004e0c <HAL_GPIO_Init+0x2e4>)
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	6613      	str	r3, [r2, #96]	; 0x60
 8004ca8:	4b58      	ldr	r3, [pc, #352]	; (8004e0c <HAL_GPIO_Init+0x2e4>)
 8004caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	60bb      	str	r3, [r7, #8]
 8004cb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cb4:	4a56      	ldr	r2, [pc, #344]	; (8004e10 <HAL_GPIO_Init+0x2e8>)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	089b      	lsrs	r3, r3, #2
 8004cba:	3302      	adds	r3, #2
 8004cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	f003 0303 	and.w	r3, r3, #3
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	220f      	movs	r2, #15
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004cde:	d01f      	beq.n	8004d20 <HAL_GPIO_Init+0x1f8>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a4c      	ldr	r2, [pc, #304]	; (8004e14 <HAL_GPIO_Init+0x2ec>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d019      	beq.n	8004d1c <HAL_GPIO_Init+0x1f4>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a4b      	ldr	r2, [pc, #300]	; (8004e18 <HAL_GPIO_Init+0x2f0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d013      	beq.n	8004d18 <HAL_GPIO_Init+0x1f0>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a4a      	ldr	r2, [pc, #296]	; (8004e1c <HAL_GPIO_Init+0x2f4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00d      	beq.n	8004d14 <HAL_GPIO_Init+0x1ec>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a49      	ldr	r2, [pc, #292]	; (8004e20 <HAL_GPIO_Init+0x2f8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d007      	beq.n	8004d10 <HAL_GPIO_Init+0x1e8>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a48      	ldr	r2, [pc, #288]	; (8004e24 <HAL_GPIO_Init+0x2fc>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d101      	bne.n	8004d0c <HAL_GPIO_Init+0x1e4>
 8004d08:	2305      	movs	r3, #5
 8004d0a:	e00a      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d0c:	2306      	movs	r3, #6
 8004d0e:	e008      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d10:	2304      	movs	r3, #4
 8004d12:	e006      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d14:	2303      	movs	r3, #3
 8004d16:	e004      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e002      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e000      	b.n	8004d22 <HAL_GPIO_Init+0x1fa>
 8004d20:	2300      	movs	r3, #0
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	f002 0203 	and.w	r2, r2, #3
 8004d28:	0092      	lsls	r2, r2, #2
 8004d2a:	4093      	lsls	r3, r2
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d32:	4937      	ldr	r1, [pc, #220]	; (8004e10 <HAL_GPIO_Init+0x2e8>)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	089b      	lsrs	r3, r3, #2
 8004d38:	3302      	adds	r3, #2
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004d40:	4b39      	ldr	r3, [pc, #228]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	43db      	mvns	r3, r3
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004d64:	4a30      	ldr	r2, [pc, #192]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004d6a:	4b2f      	ldr	r3, [pc, #188]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	43db      	mvns	r3, r3
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4013      	ands	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d8e:	4a26      	ldr	r2, [pc, #152]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004d94:	4b24      	ldr	r3, [pc, #144]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4013      	ands	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004db8:	4a1b      	ldr	r2, [pc, #108]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004dbe:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004de2:	4a11      	ldr	r2, [pc, #68]	; (8004e28 <HAL_GPIO_Init+0x300>)
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	3301      	adds	r3, #1
 8004dec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f47f ae9d 	bne.w	8004b38 <HAL_GPIO_Init+0x10>
  }
}
 8004dfe:	bf00      	nop
 8004e00:	bf00      	nop
 8004e02:	371c      	adds	r7, #28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	40010000 	.word	0x40010000
 8004e14:	48000400 	.word	0x48000400
 8004e18:	48000800 	.word	0x48000800
 8004e1c:	48000c00 	.word	0x48000c00
 8004e20:	48001000 	.word	0x48001000
 8004e24:	48001400 	.word	0x48001400
 8004e28:	40010400 	.word	0x40010400

08004e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	460b      	mov	r3, r1
 8004e36:	807b      	strh	r3, [r7, #2]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e3c:	787b      	ldrb	r3, [r7, #1]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e42:	887a      	ldrh	r2, [r7, #2]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e48:	e002      	b.n	8004e50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e4a:	887a      	ldrh	r2, [r7, #2]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e6e:	887a      	ldrh	r2, [r7, #2]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4013      	ands	r3, r2
 8004e74:	041a      	lsls	r2, r3, #16
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	43d9      	mvns	r1, r3
 8004e7a:	887b      	ldrh	r3, [r7, #2]
 8004e7c:	400b      	ands	r3, r1
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	619a      	str	r2, [r3, #24]
}
 8004e84:	bf00      	nop
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4603      	mov	r3, r0
 8004e98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e9a:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e9c:	695a      	ldr	r2, [r3, #20]
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d006      	beq.n	8004eb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ea6:	4a05      	ldr	r2, [pc, #20]	; (8004ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ea8:	88fb      	ldrh	r3, [r7, #6]
 8004eaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fc fb72 	bl	8001598 <HAL_GPIO_EXTI_Callback>
  }
}
 8004eb4:	bf00      	nop
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40010400 	.word	0x40010400

08004ec0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d141      	bne.n	8004f52 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ece:	4b4b      	ldr	r3, [pc, #300]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eda:	d131      	bne.n	8004f40 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004edc:	4b47      	ldr	r3, [pc, #284]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ee2:	4a46      	ldr	r2, [pc, #280]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ee8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004eec:	4b43      	ldr	r3, [pc, #268]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ef4:	4a41      	ldr	r2, [pc, #260]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004efa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004efc:	4b40      	ldr	r3, [pc, #256]	; (8005000 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2232      	movs	r2, #50	; 0x32
 8004f02:	fb02 f303 	mul.w	r3, r2, r3
 8004f06:	4a3f      	ldr	r2, [pc, #252]	; (8005004 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f08:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0c:	0c9b      	lsrs	r3, r3, #18
 8004f0e:	3301      	adds	r3, #1
 8004f10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f12:	e002      	b.n	8004f1a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	3b01      	subs	r3, #1
 8004f18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f1a:	4b38      	ldr	r3, [pc, #224]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f26:	d102      	bne.n	8004f2e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1f2      	bne.n	8004f14 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f2e:	4b33      	ldr	r3, [pc, #204]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f3a:	d158      	bne.n	8004fee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e057      	b.n	8004ff0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f40:	4b2e      	ldr	r3, [pc, #184]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f46:	4a2d      	ldr	r2, [pc, #180]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004f50:	e04d      	b.n	8004fee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f58:	d141      	bne.n	8004fde <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f5a:	4b28      	ldr	r3, [pc, #160]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f66:	d131      	bne.n	8004fcc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f68:	4b24      	ldr	r3, [pc, #144]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f6e:	4a23      	ldr	r2, [pc, #140]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f78:	4b20      	ldr	r3, [pc, #128]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f80:	4a1e      	ldr	r2, [pc, #120]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f88:	4b1d      	ldr	r3, [pc, #116]	; (8005000 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2232      	movs	r2, #50	; 0x32
 8004f8e:	fb02 f303 	mul.w	r3, r2, r3
 8004f92:	4a1c      	ldr	r2, [pc, #112]	; (8005004 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f94:	fba2 2303 	umull	r2, r3, r2, r3
 8004f98:	0c9b      	lsrs	r3, r3, #18
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f9e:	e002      	b.n	8004fa6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fa6:	4b15      	ldr	r3, [pc, #84]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb2:	d102      	bne.n	8004fba <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1f2      	bne.n	8004fa0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004fba:	4b10      	ldr	r3, [pc, #64]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fc6:	d112      	bne.n	8004fee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e011      	b.n	8004ff0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fcc:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fd2:	4a0a      	ldr	r2, [pc, #40]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004fdc:	e007      	b.n	8004fee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fde:	4b07      	ldr	r3, [pc, #28]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fe6:	4a05      	ldr	r2, [pc, #20]	; (8004ffc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	40007000 	.word	0x40007000
 8005000:	20000004 	.word	0x20000004
 8005004:	431bde83 	.word	0x431bde83

08005008 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800500c:	4b05      	ldr	r3, [pc, #20]	; (8005024 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	4a04      	ldr	r2, [pc, #16]	; (8005024 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005012:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005016:	6093      	str	r3, [r2, #8]
}
 8005018:	bf00      	nop
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40007000 	.word	0x40007000

08005028 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b088      	sub	sp, #32
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e2fe      	b.n	8005638 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d075      	beq.n	8005132 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005046:	4b97      	ldr	r3, [pc, #604]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005050:	4b94      	ldr	r3, [pc, #592]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f003 0303 	and.w	r3, r3, #3
 8005058:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	2b0c      	cmp	r3, #12
 800505e:	d102      	bne.n	8005066 <HAL_RCC_OscConfig+0x3e>
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	2b03      	cmp	r3, #3
 8005064:	d002      	beq.n	800506c <HAL_RCC_OscConfig+0x44>
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b08      	cmp	r3, #8
 800506a:	d10b      	bne.n	8005084 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800506c:	4b8d      	ldr	r3, [pc, #564]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d05b      	beq.n	8005130 <HAL_RCC_OscConfig+0x108>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d157      	bne.n	8005130 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e2d9      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800508c:	d106      	bne.n	800509c <HAL_RCC_OscConfig+0x74>
 800508e:	4b85      	ldr	r3, [pc, #532]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a84      	ldr	r2, [pc, #528]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005098:	6013      	str	r3, [r2, #0]
 800509a:	e01d      	b.n	80050d8 <HAL_RCC_OscConfig+0xb0>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050a4:	d10c      	bne.n	80050c0 <HAL_RCC_OscConfig+0x98>
 80050a6:	4b7f      	ldr	r3, [pc, #508]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a7e      	ldr	r2, [pc, #504]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	4b7c      	ldr	r3, [pc, #496]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a7b      	ldr	r2, [pc, #492]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050bc:	6013      	str	r3, [r2, #0]
 80050be:	e00b      	b.n	80050d8 <HAL_RCC_OscConfig+0xb0>
 80050c0:	4b78      	ldr	r3, [pc, #480]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a77      	ldr	r2, [pc, #476]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ca:	6013      	str	r3, [r2, #0]
 80050cc:	4b75      	ldr	r3, [pc, #468]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a74      	ldr	r2, [pc, #464]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d013      	beq.n	8005108 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fd f97c 	bl	80023dc <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050e8:	f7fd f978 	bl	80023dc <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b64      	cmp	r3, #100	; 0x64
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e29e      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050fa:	4b6a      	ldr	r3, [pc, #424]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0xc0>
 8005106:	e014      	b.n	8005132 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005108:	f7fd f968 	bl	80023dc <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800510e:	e008      	b.n	8005122 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005110:	f7fd f964 	bl	80023dc <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b64      	cmp	r3, #100	; 0x64
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e28a      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005122:	4b60      	ldr	r3, [pc, #384]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1f0      	bne.n	8005110 <HAL_RCC_OscConfig+0xe8>
 800512e:	e000      	b.n	8005132 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005130:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d075      	beq.n	800522a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800513e:	4b59      	ldr	r3, [pc, #356]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 030c 	and.w	r3, r3, #12
 8005146:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005148:	4b56      	ldr	r3, [pc, #344]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	f003 0303 	and.w	r3, r3, #3
 8005150:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	2b0c      	cmp	r3, #12
 8005156:	d102      	bne.n	800515e <HAL_RCC_OscConfig+0x136>
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	2b02      	cmp	r3, #2
 800515c:	d002      	beq.n	8005164 <HAL_RCC_OscConfig+0x13c>
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2b04      	cmp	r3, #4
 8005162:	d11f      	bne.n	80051a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005164:	4b4f      	ldr	r3, [pc, #316]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800516c:	2b00      	cmp	r3, #0
 800516e:	d005      	beq.n	800517c <HAL_RCC_OscConfig+0x154>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d101      	bne.n	800517c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e25d      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517c:	4b49      	ldr	r3, [pc, #292]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	061b      	lsls	r3, r3, #24
 800518a:	4946      	ldr	r1, [pc, #280]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005190:	4b45      	ldr	r3, [pc, #276]	; (80052a8 <HAL_RCC_OscConfig+0x280>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4618      	mov	r0, r3
 8005196:	f7fd f8d5 	bl	8002344 <HAL_InitTick>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d043      	beq.n	8005228 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e249      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d023      	beq.n	80051f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ac:	4b3d      	ldr	r3, [pc, #244]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a3c      	ldr	r2, [pc, #240]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b8:	f7fd f910 	bl	80023dc <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c0:	f7fd f90c 	bl	80023dc <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e232      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051d2:	4b34      	ldr	r3, [pc, #208]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f0      	beq.n	80051c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051de:	4b31      	ldr	r3, [pc, #196]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	061b      	lsls	r3, r3, #24
 80051ec:	492d      	ldr	r1, [pc, #180]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	604b      	str	r3, [r1, #4]
 80051f2:	e01a      	b.n	800522a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051f4:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a2a      	ldr	r2, [pc, #168]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 80051fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005200:	f7fd f8ec 	bl	80023dc <HAL_GetTick>
 8005204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005208:	f7fd f8e8 	bl	80023dc <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e20e      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800521a:	4b22      	ldr	r3, [pc, #136]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1f0      	bne.n	8005208 <HAL_RCC_OscConfig+0x1e0>
 8005226:	e000      	b.n	800522a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005228:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0308 	and.w	r3, r3, #8
 8005232:	2b00      	cmp	r3, #0
 8005234:	d041      	beq.n	80052ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d01c      	beq.n	8005278 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800523e:	4b19      	ldr	r3, [pc, #100]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005240:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005244:	4a17      	ldr	r2, [pc, #92]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005246:	f043 0301 	orr.w	r3, r3, #1
 800524a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524e:	f7fd f8c5 	bl	80023dc <HAL_GetTick>
 8005252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005254:	e008      	b.n	8005268 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005256:	f7fd f8c1 	bl	80023dc <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d901      	bls.n	8005268 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e1e7      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005268:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800526a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0ef      	beq.n	8005256 <HAL_RCC_OscConfig+0x22e>
 8005276:	e020      	b.n	80052ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005278:	4b0a      	ldr	r3, [pc, #40]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 800527a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800527e:	4a09      	ldr	r2, [pc, #36]	; (80052a4 <HAL_RCC_OscConfig+0x27c>)
 8005280:	f023 0301 	bic.w	r3, r3, #1
 8005284:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005288:	f7fd f8a8 	bl	80023dc <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800528e:	e00d      	b.n	80052ac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005290:	f7fd f8a4 	bl	80023dc <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b02      	cmp	r3, #2
 800529c:	d906      	bls.n	80052ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e1ca      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
 80052a2:	bf00      	nop
 80052a4:	40021000 	.word	0x40021000
 80052a8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052ac:	4b8c      	ldr	r3, [pc, #560]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80052ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1ea      	bne.n	8005290 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 80a6 	beq.w	8005414 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052c8:	2300      	movs	r3, #0
 80052ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80052cc:	4b84      	ldr	r3, [pc, #528]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80052ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <HAL_RCC_OscConfig+0x2b4>
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <HAL_RCC_OscConfig+0x2b6>
 80052dc:	2300      	movs	r3, #0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00d      	beq.n	80052fe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e2:	4b7f      	ldr	r3, [pc, #508]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80052e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e6:	4a7e      	ldr	r2, [pc, #504]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80052e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052ec:	6593      	str	r3, [r2, #88]	; 0x58
 80052ee:	4b7c      	ldr	r3, [pc, #496]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80052f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80052fa:	2301      	movs	r3, #1
 80052fc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052fe:	4b79      	ldr	r3, [pc, #484]	; (80054e4 <HAL_RCC_OscConfig+0x4bc>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d118      	bne.n	800533c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800530a:	4b76      	ldr	r3, [pc, #472]	; (80054e4 <HAL_RCC_OscConfig+0x4bc>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a75      	ldr	r2, [pc, #468]	; (80054e4 <HAL_RCC_OscConfig+0x4bc>)
 8005310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005314:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005316:	f7fd f861 	bl	80023dc <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800531e:	f7fd f85d 	bl	80023dc <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e183      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005330:	4b6c      	ldr	r3, [pc, #432]	; (80054e4 <HAL_RCC_OscConfig+0x4bc>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d108      	bne.n	8005356 <HAL_RCC_OscConfig+0x32e>
 8005344:	4b66      	ldr	r3, [pc, #408]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800534a:	4a65      	ldr	r2, [pc, #404]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800534c:	f043 0301 	orr.w	r3, r3, #1
 8005350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005354:	e024      	b.n	80053a0 <HAL_RCC_OscConfig+0x378>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b05      	cmp	r3, #5
 800535c:	d110      	bne.n	8005380 <HAL_RCC_OscConfig+0x358>
 800535e:	4b60      	ldr	r3, [pc, #384]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005364:	4a5e      	ldr	r2, [pc, #376]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005366:	f043 0304 	orr.w	r3, r3, #4
 800536a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800536e:	4b5c      	ldr	r3, [pc, #368]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005374:	4a5a      	ldr	r2, [pc, #360]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800537e:	e00f      	b.n	80053a0 <HAL_RCC_OscConfig+0x378>
 8005380:	4b57      	ldr	r3, [pc, #348]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005386:	4a56      	ldr	r2, [pc, #344]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005388:	f023 0301 	bic.w	r3, r3, #1
 800538c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005390:	4b53      	ldr	r3, [pc, #332]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005396:	4a52      	ldr	r2, [pc, #328]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005398:	f023 0304 	bic.w	r3, r3, #4
 800539c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d016      	beq.n	80053d6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fd f818 	bl	80023dc <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053ae:	e00a      	b.n	80053c6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053b0:	f7fd f814 	bl	80023dc <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e138      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053c6:	4b46      	ldr	r3, [pc, #280]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80053c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0ed      	beq.n	80053b0 <HAL_RCC_OscConfig+0x388>
 80053d4:	e015      	b.n	8005402 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d6:	f7fd f801 	bl	80023dc <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053dc:	e00a      	b.n	80053f4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053de:	f7fc fffd 	bl	80023dc <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d901      	bls.n	80053f4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e121      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053f4:	4b3a      	ldr	r3, [pc, #232]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80053f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1ed      	bne.n	80053de <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005402:	7ffb      	ldrb	r3, [r7, #31]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d105      	bne.n	8005414 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005408:	4b35      	ldr	r3, [pc, #212]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	4a34      	ldr	r2, [pc, #208]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800540e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005412:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d03c      	beq.n	800549a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01c      	beq.n	8005462 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005428:	4b2d      	ldr	r3, [pc, #180]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800542a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800542e:	4a2c      	ldr	r2, [pc, #176]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005438:	f7fc ffd0 	bl	80023dc <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005440:	f7fc ffcc 	bl	80023dc <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e0f2      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005452:	4b23      	ldr	r3, [pc, #140]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005454:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0ef      	beq.n	8005440 <HAL_RCC_OscConfig+0x418>
 8005460:	e01b      	b.n	800549a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005462:	4b1f      	ldr	r3, [pc, #124]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 8005464:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005468:	4a1d      	ldr	r2, [pc, #116]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800546a:	f023 0301 	bic.w	r3, r3, #1
 800546e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005472:	f7fc ffb3 	bl	80023dc <HAL_GetTick>
 8005476:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005478:	e008      	b.n	800548c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800547a:	f7fc ffaf 	bl	80023dc <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	2b02      	cmp	r3, #2
 8005486:	d901      	bls.n	800548c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e0d5      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800548c:	4b14      	ldr	r3, [pc, #80]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 800548e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1ef      	bne.n	800547a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 80c9 	beq.w	8005636 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054a4:	4b0e      	ldr	r3, [pc, #56]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 030c 	and.w	r3, r3, #12
 80054ac:	2b0c      	cmp	r3, #12
 80054ae:	f000 8083 	beq.w	80055b8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d15e      	bne.n	8005578 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054ba:	4b09      	ldr	r3, [pc, #36]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <HAL_RCC_OscConfig+0x4b8>)
 80054c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c6:	f7fc ff89 	bl	80023dc <HAL_GetTick>
 80054ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054cc:	e00c      	b.n	80054e8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ce:	f7fc ff85 	bl	80023dc <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d905      	bls.n	80054e8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e0ab      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
 80054e0:	40021000 	.word	0x40021000
 80054e4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054e8:	4b55      	ldr	r3, [pc, #340]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1ec      	bne.n	80054ce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054f4:	4b52      	ldr	r3, [pc, #328]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	4b52      	ldr	r3, [pc, #328]	; (8005644 <HAL_RCC_OscConfig+0x61c>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6a11      	ldr	r1, [r2, #32]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005504:	3a01      	subs	r2, #1
 8005506:	0112      	lsls	r2, r2, #4
 8005508:	4311      	orrs	r1, r2
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800550e:	0212      	lsls	r2, r2, #8
 8005510:	4311      	orrs	r1, r2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005516:	0852      	lsrs	r2, r2, #1
 8005518:	3a01      	subs	r2, #1
 800551a:	0552      	lsls	r2, r2, #21
 800551c:	4311      	orrs	r1, r2
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005522:	0852      	lsrs	r2, r2, #1
 8005524:	3a01      	subs	r2, #1
 8005526:	0652      	lsls	r2, r2, #25
 8005528:	4311      	orrs	r1, r2
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800552e:	06d2      	lsls	r2, r2, #27
 8005530:	430a      	orrs	r2, r1
 8005532:	4943      	ldr	r1, [pc, #268]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 8005534:	4313      	orrs	r3, r2
 8005536:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005538:	4b41      	ldr	r3, [pc, #260]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a40      	ldr	r2, [pc, #256]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800553e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005542:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005544:	4b3e      	ldr	r3, [pc, #248]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	4a3d      	ldr	r2, [pc, #244]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800554a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800554e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005550:	f7fc ff44 	bl	80023dc <HAL_GetTick>
 8005554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005556:	e008      	b.n	800556a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005558:	f7fc ff40 	bl	80023dc <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d901      	bls.n	800556a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e066      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800556a:	4b35      	ldr	r3, [pc, #212]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d0f0      	beq.n	8005558 <HAL_RCC_OscConfig+0x530>
 8005576:	e05e      	b.n	8005636 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005578:	4b31      	ldr	r3, [pc, #196]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a30      	ldr	r2, [pc, #192]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 800557e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005582:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005584:	f7fc ff2a 	bl	80023dc <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800558c:	f7fc ff26 	bl	80023dc <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e04c      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800559e:	4b28      	ldr	r3, [pc, #160]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80055aa:	4b25      	ldr	r3, [pc, #148]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80055ac:	68da      	ldr	r2, [r3, #12]
 80055ae:	4924      	ldr	r1, [pc, #144]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80055b0:	4b25      	ldr	r3, [pc, #148]	; (8005648 <HAL_RCC_OscConfig+0x620>)
 80055b2:	4013      	ands	r3, r2
 80055b4:	60cb      	str	r3, [r1, #12]
 80055b6:	e03e      	b.n	8005636 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e039      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80055c4:	4b1e      	ldr	r3, [pc, #120]	; (8005640 <HAL_RCC_OscConfig+0x618>)
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f003 0203 	and.w	r2, r3, #3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d12c      	bne.n	8005632 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	3b01      	subs	r3, #1
 80055e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d123      	bne.n	8005632 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d11b      	bne.n	8005632 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005604:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005606:	429a      	cmp	r2, r3
 8005608:	d113      	bne.n	8005632 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005614:	085b      	lsrs	r3, r3, #1
 8005616:	3b01      	subs	r3, #1
 8005618:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800561a:	429a      	cmp	r2, r3
 800561c:	d109      	bne.n	8005632 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005628:	085b      	lsrs	r3, r3, #1
 800562a:	3b01      	subs	r3, #1
 800562c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800562e:	429a      	cmp	r2, r3
 8005630:	d001      	beq.n	8005636 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3720      	adds	r7, #32
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	40021000 	.word	0x40021000
 8005644:	019f800c 	.word	0x019f800c
 8005648:	feeefffc 	.word	0xfeeefffc

0800564c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005656:	2300      	movs	r3, #0
 8005658:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e11e      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005664:	4b91      	ldr	r3, [pc, #580]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 030f 	and.w	r3, r3, #15
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d910      	bls.n	8005694 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005672:	4b8e      	ldr	r3, [pc, #568]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f023 020f 	bic.w	r2, r3, #15
 800567a:	498c      	ldr	r1, [pc, #560]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	4313      	orrs	r3, r2
 8005680:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005682:	4b8a      	ldr	r3, [pc, #552]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 030f 	and.w	r3, r3, #15
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	429a      	cmp	r2, r3
 800568e:	d001      	beq.n	8005694 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e106      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	2b00      	cmp	r3, #0
 800569e:	d073      	beq.n	8005788 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2b03      	cmp	r3, #3
 80056a6:	d129      	bne.n	80056fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056a8:	4b81      	ldr	r3, [pc, #516]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e0f4      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80056b8:	f000 f99e 	bl	80059f8 <RCC_GetSysClockFreqFromPLLSource>
 80056bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4a7c      	ldr	r2, [pc, #496]	; (80058b4 <HAL_RCC_ClockConfig+0x268>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d93f      	bls.n	8005746 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80056c6:	4b7a      	ldr	r3, [pc, #488]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d009      	beq.n	80056e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d033      	beq.n	8005746 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d12f      	bne.n	8005746 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056e6:	4b72      	ldr	r3, [pc, #456]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056ee:	4a70      	ldr	r2, [pc, #448]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80056f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80056f6:	2380      	movs	r3, #128	; 0x80
 80056f8:	617b      	str	r3, [r7, #20]
 80056fa:	e024      	b.n	8005746 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d107      	bne.n	8005714 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005704:	4b6a      	ldr	r3, [pc, #424]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d109      	bne.n	8005724 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e0c6      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005714:	4b66      	ldr	r3, [pc, #408]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e0be      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005724:	f000 f8ce 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 8005728:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	4a61      	ldr	r2, [pc, #388]	; (80058b4 <HAL_RCC_ClockConfig+0x268>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d909      	bls.n	8005746 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005732:	4b5f      	ldr	r3, [pc, #380]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800573a:	4a5d      	ldr	r2, [pc, #372]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 800573c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005740:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005742:	2380      	movs	r3, #128	; 0x80
 8005744:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005746:	4b5a      	ldr	r3, [pc, #360]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f023 0203 	bic.w	r2, r3, #3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	4957      	ldr	r1, [pc, #348]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005754:	4313      	orrs	r3, r2
 8005756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005758:	f7fc fe40 	bl	80023dc <HAL_GetTick>
 800575c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575e:	e00a      	b.n	8005776 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005760:	f7fc fe3c 	bl	80023dc <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	f241 3288 	movw	r2, #5000	; 0x1388
 800576e:	4293      	cmp	r3, r2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e095      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005776:	4b4e      	ldr	r3, [pc, #312]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 020c 	and.w	r2, r3, #12
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	429a      	cmp	r2, r3
 8005786:	d1eb      	bne.n	8005760 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d023      	beq.n	80057dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057a0:	4b43      	ldr	r3, [pc, #268]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	4a42      	ldr	r2, [pc, #264]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0308 	and.w	r3, r3, #8
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80057b8:	4b3d      	ldr	r3, [pc, #244]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80057c0:	4a3b      	ldr	r2, [pc, #236]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057c8:	4b39      	ldr	r3, [pc, #228]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	4936      	ldr	r1, [pc, #216]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	608b      	str	r3, [r1, #8]
 80057da:	e008      	b.n	80057ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	2b80      	cmp	r3, #128	; 0x80
 80057e0:	d105      	bne.n	80057ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80057e2:	4b33      	ldr	r3, [pc, #204]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	4a32      	ldr	r2, [pc, #200]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 80057e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057ee:	4b2f      	ldr	r3, [pc, #188]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 030f 	and.w	r3, r3, #15
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d21d      	bcs.n	8005838 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057fc:	4b2b      	ldr	r3, [pc, #172]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f023 020f 	bic.w	r2, r3, #15
 8005804:	4929      	ldr	r1, [pc, #164]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	4313      	orrs	r3, r2
 800580a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800580c:	f7fc fde6 	bl	80023dc <HAL_GetTick>
 8005810:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005812:	e00a      	b.n	800582a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005814:	f7fc fde2 	bl	80023dc <HAL_GetTick>
 8005818:	4602      	mov	r2, r0
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005822:	4293      	cmp	r3, r2
 8005824:	d901      	bls.n	800582a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e03b      	b.n	80058a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800582a:	4b20      	ldr	r3, [pc, #128]	; (80058ac <HAL_RCC_ClockConfig+0x260>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 030f 	and.w	r3, r3, #15
 8005832:	683a      	ldr	r2, [r7, #0]
 8005834:	429a      	cmp	r2, r3
 8005836:	d1ed      	bne.n	8005814 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d008      	beq.n	8005856 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005844:	4b1a      	ldr	r3, [pc, #104]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	4917      	ldr	r1, [pc, #92]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005852:	4313      	orrs	r3, r2
 8005854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0308 	and.w	r3, r3, #8
 800585e:	2b00      	cmp	r3, #0
 8005860:	d009      	beq.n	8005876 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005862:	4b13      	ldr	r3, [pc, #76]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	00db      	lsls	r3, r3, #3
 8005870:	490f      	ldr	r1, [pc, #60]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 8005872:	4313      	orrs	r3, r2
 8005874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005876:	f000 f825 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 800587a:	4602      	mov	r2, r0
 800587c:	4b0c      	ldr	r3, [pc, #48]	; (80058b0 <HAL_RCC_ClockConfig+0x264>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	091b      	lsrs	r3, r3, #4
 8005882:	f003 030f 	and.w	r3, r3, #15
 8005886:	490c      	ldr	r1, [pc, #48]	; (80058b8 <HAL_RCC_ClockConfig+0x26c>)
 8005888:	5ccb      	ldrb	r3, [r1, r3]
 800588a:	f003 031f 	and.w	r3, r3, #31
 800588e:	fa22 f303 	lsr.w	r3, r2, r3
 8005892:	4a0a      	ldr	r2, [pc, #40]	; (80058bc <HAL_RCC_ClockConfig+0x270>)
 8005894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005896:	4b0a      	ldr	r3, [pc, #40]	; (80058c0 <HAL_RCC_ClockConfig+0x274>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f7fc fd52 	bl	8002344 <HAL_InitTick>
 80058a0:	4603      	mov	r3, r0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3718      	adds	r7, #24
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	40022000 	.word	0x40022000
 80058b0:	40021000 	.word	0x40021000
 80058b4:	04c4b400 	.word	0x04c4b400
 80058b8:	08009838 	.word	0x08009838
 80058bc:	20000004 	.word	0x20000004
 80058c0:	20000008 	.word	0x20000008

080058c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80058ca:	4b2c      	ldr	r3, [pc, #176]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 030c 	and.w	r3, r3, #12
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d102      	bne.n	80058dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80058d6:	4b2a      	ldr	r3, [pc, #168]	; (8005980 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058d8:	613b      	str	r3, [r7, #16]
 80058da:	e047      	b.n	800596c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80058dc:	4b27      	ldr	r3, [pc, #156]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d102      	bne.n	80058ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80058e8:	4b26      	ldr	r3, [pc, #152]	; (8005984 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058ea:	613b      	str	r3, [r7, #16]
 80058ec:	e03e      	b.n	800596c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80058ee:	4b23      	ldr	r3, [pc, #140]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 030c 	and.w	r3, r3, #12
 80058f6:	2b0c      	cmp	r3, #12
 80058f8:	d136      	bne.n	8005968 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058fa:	4b20      	ldr	r3, [pc, #128]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005904:	4b1d      	ldr	r3, [pc, #116]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	091b      	lsrs	r3, r3, #4
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	3301      	adds	r3, #1
 8005910:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b03      	cmp	r3, #3
 8005916:	d10c      	bne.n	8005932 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005918:	4a1a      	ldr	r2, [pc, #104]	; (8005984 <HAL_RCC_GetSysClockFreq+0xc0>)
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005920:	4a16      	ldr	r2, [pc, #88]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005922:	68d2      	ldr	r2, [r2, #12]
 8005924:	0a12      	lsrs	r2, r2, #8
 8005926:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800592a:	fb02 f303 	mul.w	r3, r2, r3
 800592e:	617b      	str	r3, [r7, #20]
      break;
 8005930:	e00c      	b.n	800594c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005932:	4a13      	ldr	r2, [pc, #76]	; (8005980 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	fbb2 f3f3 	udiv	r3, r2, r3
 800593a:	4a10      	ldr	r2, [pc, #64]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 800593c:	68d2      	ldr	r2, [r2, #12]
 800593e:	0a12      	lsrs	r2, r2, #8
 8005940:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005944:	fb02 f303 	mul.w	r3, r2, r3
 8005948:	617b      	str	r3, [r7, #20]
      break;
 800594a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800594c:	4b0b      	ldr	r3, [pc, #44]	; (800597c <HAL_RCC_GetSysClockFreq+0xb8>)
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	0e5b      	lsrs	r3, r3, #25
 8005952:	f003 0303 	and.w	r3, r3, #3
 8005956:	3301      	adds	r3, #1
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	fbb2 f3f3 	udiv	r3, r2, r3
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	e001      	b.n	800596c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800596c:	693b      	ldr	r3, [r7, #16]
}
 800596e:	4618      	mov	r0, r3
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40021000 	.word	0x40021000
 8005980:	00f42400 	.word	0x00f42400
 8005984:	016e3600 	.word	0x016e3600

08005988 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800598c:	4b03      	ldr	r3, [pc, #12]	; (800599c <HAL_RCC_GetHCLKFreq+0x14>)
 800598e:	681b      	ldr	r3, [r3, #0]
}
 8005990:	4618      	mov	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	20000004 	.word	0x20000004

080059a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80059a4:	f7ff fff0 	bl	8005988 <HAL_RCC_GetHCLKFreq>
 80059a8:	4602      	mov	r2, r0
 80059aa:	4b06      	ldr	r3, [pc, #24]	; (80059c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	0a1b      	lsrs	r3, r3, #8
 80059b0:	f003 0307 	and.w	r3, r3, #7
 80059b4:	4904      	ldr	r1, [pc, #16]	; (80059c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80059b6:	5ccb      	ldrb	r3, [r1, r3]
 80059b8:	f003 031f 	and.w	r3, r3, #31
 80059bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40021000 	.word	0x40021000
 80059c8:	08009848 	.word	0x08009848

080059cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80059d0:	f7ff ffda 	bl	8005988 <HAL_RCC_GetHCLKFreq>
 80059d4:	4602      	mov	r2, r0
 80059d6:	4b06      	ldr	r3, [pc, #24]	; (80059f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	0adb      	lsrs	r3, r3, #11
 80059dc:	f003 0307 	and.w	r3, r3, #7
 80059e0:	4904      	ldr	r1, [pc, #16]	; (80059f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80059e2:	5ccb      	ldrb	r3, [r1, r3]
 80059e4:	f003 031f 	and.w	r3, r3, #31
 80059e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	40021000 	.word	0x40021000
 80059f4:	08009848 	.word	0x08009848

080059f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059fe:	4b1e      	ldr	r3, [pc, #120]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a08:	4b1b      	ldr	r3, [pc, #108]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	3301      	adds	r3, #1
 8005a14:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	2b03      	cmp	r3, #3
 8005a1a:	d10c      	bne.n	8005a36 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a1c:	4a17      	ldr	r2, [pc, #92]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a24:	4a14      	ldr	r2, [pc, #80]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a26:	68d2      	ldr	r2, [r2, #12]
 8005a28:	0a12      	lsrs	r2, r2, #8
 8005a2a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a2e:	fb02 f303 	mul.w	r3, r2, r3
 8005a32:	617b      	str	r3, [r7, #20]
    break;
 8005a34:	e00c      	b.n	8005a50 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a36:	4a12      	ldr	r2, [pc, #72]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a3e:	4a0e      	ldr	r2, [pc, #56]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a40:	68d2      	ldr	r2, [r2, #12]
 8005a42:	0a12      	lsrs	r2, r2, #8
 8005a44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a48:	fb02 f303 	mul.w	r3, r2, r3
 8005a4c:	617b      	str	r3, [r7, #20]
    break;
 8005a4e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a50:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	0e5b      	lsrs	r3, r3, #25
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a68:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005a6a:	687b      	ldr	r3, [r7, #4]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	371c      	adds	r7, #28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	016e3600 	.word	0x016e3600
 8005a80:	00f42400 	.word	0x00f42400

08005a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a90:	2300      	movs	r3, #0
 8005a92:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 8098 	beq.w	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aa6:	4b43      	ldr	r3, [pc, #268]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10d      	bne.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ab2:	4b40      	ldr	r3, [pc, #256]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ab6:	4a3f      	ldr	r2, [pc, #252]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005abc:	6593      	str	r3, [r2, #88]	; 0x58
 8005abe:	4b3d      	ldr	r3, [pc, #244]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac6:	60bb      	str	r3, [r7, #8]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aca:	2301      	movs	r3, #1
 8005acc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ace:	4b3a      	ldr	r3, [pc, #232]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a39      	ldr	r2, [pc, #228]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ad8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ada:	f7fc fc7f 	bl	80023dc <HAL_GetTick>
 8005ade:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ae0:	e009      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ae2:	f7fc fc7b 	bl	80023dc <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d902      	bls.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	74fb      	strb	r3, [r7, #19]
        break;
 8005af4:	e005      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005af6:	4b30      	ldr	r3, [pc, #192]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0ef      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d159      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b08:	4b2a      	ldr	r3, [pc, #168]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b12:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d01e      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d019      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b24:	4b23      	ldr	r3, [pc, #140]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b30:	4b20      	ldr	r3, [pc, #128]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b36:	4a1f      	ldr	r2, [pc, #124]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b40:	4b1c      	ldr	r3, [pc, #112]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b46:	4a1b      	ldr	r2, [pc, #108]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b50:	4a18      	ldr	r2, [pc, #96]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d016      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b62:	f7fc fc3b 	bl	80023dc <HAL_GetTick>
 8005b66:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b68:	e00b      	b.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b6a:	f7fc fc37 	bl	80023dc <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d902      	bls.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	74fb      	strb	r3, [r7, #19]
            break;
 8005b80:	e006      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b82:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d0ec      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005b90:	7cfb      	ldrb	r3, [r7, #19]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b96:	4b07      	ldr	r3, [pc, #28]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ba4:	4903      	ldr	r1, [pc, #12]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005bac:	e008      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005bae:	7cfb      	ldrb	r3, [r7, #19]
 8005bb0:	74bb      	strb	r3, [r7, #18]
 8005bb2:	e005      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bbc:	7cfb      	ldrb	r3, [r7, #19]
 8005bbe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bc0:	7c7b      	ldrb	r3, [r7, #17]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d105      	bne.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc6:	4ba7      	ldr	r3, [pc, #668]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bca:	4aa6      	ldr	r2, [pc, #664]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bd0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00a      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bde:	4ba1      	ldr	r3, [pc, #644]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be4:	f023 0203 	bic.w	r2, r3, #3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	499d      	ldr	r1, [pc, #628]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00a      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c00:	4b98      	ldr	r3, [pc, #608]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c06:	f023 020c 	bic.w	r2, r3, #12
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	4995      	ldr	r1, [pc, #596]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0304 	and.w	r3, r3, #4
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c22:	4b90      	ldr	r3, [pc, #576]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c28:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	498c      	ldr	r1, [pc, #560]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0308 	and.w	r3, r3, #8
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00a      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c44:	4b87      	ldr	r3, [pc, #540]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	4984      	ldr	r1, [pc, #528]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00a      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c66:	4b7f      	ldr	r3, [pc, #508]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	497b      	ldr	r1, [pc, #492]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00a      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c88:	4b76      	ldr	r3, [pc, #472]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	4973      	ldr	r1, [pc, #460]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00a      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005caa:	4b6e      	ldr	r3, [pc, #440]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	496a      	ldr	r1, [pc, #424]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00a      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ccc:	4b65      	ldr	r3, [pc, #404]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	4962      	ldr	r1, [pc, #392]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00a      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005cee:	4b5d      	ldr	r3, [pc, #372]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	4959      	ldr	r1, [pc, #356]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00a      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d10:	4b54      	ldr	r3, [pc, #336]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d16:	f023 0203 	bic.w	r2, r3, #3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1e:	4951      	ldr	r1, [pc, #324]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00a      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d32:	4b4c      	ldr	r3, [pc, #304]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	4948      	ldr	r1, [pc, #288]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d015      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d54:	4b43      	ldr	r3, [pc, #268]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d62:	4940      	ldr	r1, [pc, #256]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d72:	d105      	bne.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d74:	4b3b      	ldr	r3, [pc, #236]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	4a3a      	ldr	r2, [pc, #232]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d7e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d015      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d8c:	4b35      	ldr	r3, [pc, #212]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d92:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9a:	4932      	ldr	r1, [pc, #200]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005daa:	d105      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dac:	4b2d      	ldr	r3, [pc, #180]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	4a2c      	ldr	r2, [pc, #176]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005db6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d015      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dc4:	4b27      	ldr	r3, [pc, #156]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dca:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd2:	4924      	ldr	r1, [pc, #144]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005de2:	d105      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005de4:	4b1f      	ldr	r3, [pc, #124]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	4a1e      	ldr	r2, [pc, #120]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d015      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dfc:	4b19      	ldr	r3, [pc, #100]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0a:	4916      	ldr	r1, [pc, #88]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e1a:	d105      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e1c:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	4a10      	ldr	r2, [pc, #64]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e26:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d019      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e34:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	4908      	ldr	r1, [pc, #32]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e52:	d109      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e54:	4b03      	ldr	r3, [pc, #12]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	4a02      	ldr	r2, [pc, #8]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e5e:	60d3      	str	r3, [r2, #12]
 8005e60:	e002      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005e62:	bf00      	nop
 8005e64:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d015      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e74:	4b29      	ldr	r3, [pc, #164]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e82:	4926      	ldr	r1, [pc, #152]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e92:	d105      	bne.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e94:	4b21      	ldr	r3, [pc, #132]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	4a20      	ldr	r2, [pc, #128]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e9e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d015      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005eac:	4b1b      	ldr	r3, [pc, #108]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eb2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eba:	4918      	ldr	r1, [pc, #96]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eca:	d105      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ecc:	4b13      	ldr	r3, [pc, #76]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	4a12      	ldr	r2, [pc, #72]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ed6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d015      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ee4:	4b0d      	ldr	r3, [pc, #52]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005eea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef2:	490a      	ldr	r1, [pc, #40]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005efe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f02:	d105      	bne.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f04:	4b05      	ldr	r3, [pc, #20]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	4a04      	ldr	r2, [pc, #16]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f10:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	40021000 	.word	0x40021000

08005f20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e049      	b.n	8005fc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d106      	bne.n	8005f4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7fc f874 	bl	8002034 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	4610      	mov	r0, r2
 8005f60:	f000 ff68 	bl	8006e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d001      	beq.n	8005fe8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e04c      	b.n	8006082 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a26      	ldr	r2, [pc, #152]	; (8006090 <HAL_TIM_Base_Start+0xc0>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d022      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006002:	d01d      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a22      	ldr	r2, [pc, #136]	; (8006094 <HAL_TIM_Base_Start+0xc4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d018      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a21      	ldr	r2, [pc, #132]	; (8006098 <HAL_TIM_Base_Start+0xc8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d013      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a1f      	ldr	r2, [pc, #124]	; (800609c <HAL_TIM_Base_Start+0xcc>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d00e      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a1e      	ldr	r2, [pc, #120]	; (80060a0 <HAL_TIM_Base_Start+0xd0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d009      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a1c      	ldr	r2, [pc, #112]	; (80060a4 <HAL_TIM_Base_Start+0xd4>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d004      	beq.n	8006040 <HAL_TIM_Base_Start+0x70>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1b      	ldr	r2, [pc, #108]	; (80060a8 <HAL_TIM_Base_Start+0xd8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d115      	bne.n	800606c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	4b19      	ldr	r3, [pc, #100]	; (80060ac <HAL_TIM_Base_Start+0xdc>)
 8006048:	4013      	ands	r3, r2
 800604a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b06      	cmp	r3, #6
 8006050:	d015      	beq.n	800607e <HAL_TIM_Base_Start+0xae>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006058:	d011      	beq.n	800607e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f042 0201 	orr.w	r2, r2, #1
 8006068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606a:	e008      	b.n	800607e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	e000      	b.n	8006080 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800607e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3714      	adds	r7, #20
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	40012c00 	.word	0x40012c00
 8006094:	40000400 	.word	0x40000400
 8006098:	40000800 	.word	0x40000800
 800609c:	40000c00 	.word	0x40000c00
 80060a0:	40013400 	.word	0x40013400
 80060a4:	40014000 	.word	0x40014000
 80060a8:	40015000 	.word	0x40015000
 80060ac:	00010007 	.word	0x00010007

080060b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d001      	beq.n	80060c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e054      	b.n	8006172 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68da      	ldr	r2, [r3, #12]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a26      	ldr	r2, [pc, #152]	; (8006180 <HAL_TIM_Base_Start_IT+0xd0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d022      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f2:	d01d      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a22      	ldr	r2, [pc, #136]	; (8006184 <HAL_TIM_Base_Start_IT+0xd4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d018      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a21      	ldr	r2, [pc, #132]	; (8006188 <HAL_TIM_Base_Start_IT+0xd8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d013      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a1f      	ldr	r2, [pc, #124]	; (800618c <HAL_TIM_Base_Start_IT+0xdc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d00e      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1e      	ldr	r2, [pc, #120]	; (8006190 <HAL_TIM_Base_Start_IT+0xe0>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d009      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a1c      	ldr	r2, [pc, #112]	; (8006194 <HAL_TIM_Base_Start_IT+0xe4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d004      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a1b      	ldr	r2, [pc, #108]	; (8006198 <HAL_TIM_Base_Start_IT+0xe8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d115      	bne.n	800615c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	4b19      	ldr	r3, [pc, #100]	; (800619c <HAL_TIM_Base_Start_IT+0xec>)
 8006138:	4013      	ands	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2b06      	cmp	r3, #6
 8006140:	d015      	beq.n	800616e <HAL_TIM_Base_Start_IT+0xbe>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006148:	d011      	beq.n	800616e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f042 0201 	orr.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615a:	e008      	b.n	800616e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0201 	orr.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	e000      	b.n	8006170 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800616e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40000400 	.word	0x40000400
 8006188:	40000800 	.word	0x40000800
 800618c:	40000c00 	.word	0x40000c00
 8006190:	40013400 	.word	0x40013400
 8006194:	40014000 	.word	0x40014000
 8006198:	40015000 	.word	0x40015000
 800619c:	00010007 	.word	0x00010007

080061a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e049      	b.n	8006246 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d106      	bne.n	80061cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f841 	bl	800624e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	3304      	adds	r3, #4
 80061dc:	4619      	mov	r1, r3
 80061de:	4610      	mov	r0, r2
 80061e0:	f000 fe28 	bl	8006e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3708      	adds	r7, #8
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800624e:	b480      	push	{r7}
 8006250:	b083      	sub	sp, #12
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006256:	bf00      	nop
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
	...

08006264 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d109      	bne.n	8006288 <HAL_TIM_PWM_Start+0x24>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	bf14      	ite	ne
 8006280:	2301      	movne	r3, #1
 8006282:	2300      	moveq	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	e03c      	b.n	8006302 <HAL_TIM_PWM_Start+0x9e>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	2b04      	cmp	r3, #4
 800628c:	d109      	bne.n	80062a2 <HAL_TIM_PWM_Start+0x3e>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b01      	cmp	r3, #1
 8006298:	bf14      	ite	ne
 800629a:	2301      	movne	r3, #1
 800629c:	2300      	moveq	r3, #0
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	e02f      	b.n	8006302 <HAL_TIM_PWM_Start+0x9e>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d109      	bne.n	80062bc <HAL_TIM_PWM_Start+0x58>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	bf14      	ite	ne
 80062b4:	2301      	movne	r3, #1
 80062b6:	2300      	moveq	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	e022      	b.n	8006302 <HAL_TIM_PWM_Start+0x9e>
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	2b0c      	cmp	r3, #12
 80062c0:	d109      	bne.n	80062d6 <HAL_TIM_PWM_Start+0x72>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	bf14      	ite	ne
 80062ce:	2301      	movne	r3, #1
 80062d0:	2300      	moveq	r3, #0
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	e015      	b.n	8006302 <HAL_TIM_PWM_Start+0x9e>
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2b10      	cmp	r3, #16
 80062da:	d109      	bne.n	80062f0 <HAL_TIM_PWM_Start+0x8c>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	bf14      	ite	ne
 80062e8:	2301      	movne	r3, #1
 80062ea:	2300      	moveq	r3, #0
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	e008      	b.n	8006302 <HAL_TIM_PWM_Start+0x9e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	bf14      	ite	ne
 80062fc:	2301      	movne	r3, #1
 80062fe:	2300      	moveq	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e0a6      	b.n	8006458 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d104      	bne.n	800631a <HAL_TIM_PWM_Start+0xb6>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006318:	e023      	b.n	8006362 <HAL_TIM_PWM_Start+0xfe>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	2b04      	cmp	r3, #4
 800631e:	d104      	bne.n	800632a <HAL_TIM_PWM_Start+0xc6>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006328:	e01b      	b.n	8006362 <HAL_TIM_PWM_Start+0xfe>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b08      	cmp	r3, #8
 800632e:	d104      	bne.n	800633a <HAL_TIM_PWM_Start+0xd6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006338:	e013      	b.n	8006362 <HAL_TIM_PWM_Start+0xfe>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b0c      	cmp	r3, #12
 800633e:	d104      	bne.n	800634a <HAL_TIM_PWM_Start+0xe6>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006348:	e00b      	b.n	8006362 <HAL_TIM_PWM_Start+0xfe>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	2b10      	cmp	r3, #16
 800634e:	d104      	bne.n	800635a <HAL_TIM_PWM_Start+0xf6>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006358:	e003      	b.n	8006362 <HAL_TIM_PWM_Start+0xfe>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2202      	movs	r2, #2
 800635e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2201      	movs	r2, #1
 8006368:	6839      	ldr	r1, [r7, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f001 f9dc 	bl	8007728 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a3a      	ldr	r2, [pc, #232]	; (8006460 <HAL_TIM_PWM_Start+0x1fc>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d018      	beq.n	80063ac <HAL_TIM_PWM_Start+0x148>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a39      	ldr	r2, [pc, #228]	; (8006464 <HAL_TIM_PWM_Start+0x200>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d013      	beq.n	80063ac <HAL_TIM_PWM_Start+0x148>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a37      	ldr	r2, [pc, #220]	; (8006468 <HAL_TIM_PWM_Start+0x204>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00e      	beq.n	80063ac <HAL_TIM_PWM_Start+0x148>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a36      	ldr	r2, [pc, #216]	; (800646c <HAL_TIM_PWM_Start+0x208>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d009      	beq.n	80063ac <HAL_TIM_PWM_Start+0x148>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a34      	ldr	r2, [pc, #208]	; (8006470 <HAL_TIM_PWM_Start+0x20c>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d004      	beq.n	80063ac <HAL_TIM_PWM_Start+0x148>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a33      	ldr	r2, [pc, #204]	; (8006474 <HAL_TIM_PWM_Start+0x210>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d101      	bne.n	80063b0 <HAL_TIM_PWM_Start+0x14c>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e000      	b.n	80063b2 <HAL_TIM_PWM_Start+0x14e>
 80063b0:	2300      	movs	r3, #0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d007      	beq.n	80063c6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a25      	ldr	r2, [pc, #148]	; (8006460 <HAL_TIM_PWM_Start+0x1fc>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d022      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d8:	d01d      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a26      	ldr	r2, [pc, #152]	; (8006478 <HAL_TIM_PWM_Start+0x214>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d018      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a24      	ldr	r2, [pc, #144]	; (800647c <HAL_TIM_PWM_Start+0x218>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d013      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a23      	ldr	r2, [pc, #140]	; (8006480 <HAL_TIM_PWM_Start+0x21c>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d00e      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a19      	ldr	r2, [pc, #100]	; (8006464 <HAL_TIM_PWM_Start+0x200>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d009      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a18      	ldr	r2, [pc, #96]	; (8006468 <HAL_TIM_PWM_Start+0x204>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d004      	beq.n	8006416 <HAL_TIM_PWM_Start+0x1b2>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a18      	ldr	r2, [pc, #96]	; (8006474 <HAL_TIM_PWM_Start+0x210>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d115      	bne.n	8006442 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	4b19      	ldr	r3, [pc, #100]	; (8006484 <HAL_TIM_PWM_Start+0x220>)
 800641e:	4013      	ands	r3, r2
 8006420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b06      	cmp	r3, #6
 8006426:	d015      	beq.n	8006454 <HAL_TIM_PWM_Start+0x1f0>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800642e:	d011      	beq.n	8006454 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0201 	orr.w	r2, r2, #1
 800643e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006440:	e008      	b.n	8006454 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f042 0201 	orr.w	r2, r2, #1
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	e000      	b.n	8006456 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006454:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	40012c00 	.word	0x40012c00
 8006464:	40013400 	.word	0x40013400
 8006468:	40014000 	.word	0x40014000
 800646c:	40014400 	.word	0x40014400
 8006470:	40014800 	.word	0x40014800
 8006474:	40015000 	.word	0x40015000
 8006478:	40000400 	.word	0x40000400
 800647c:	40000800 	.word	0x40000800
 8006480:	40000c00 	.word	0x40000c00
 8006484:	00010007 	.word	0x00010007

08006488 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e097      	b.n	80065cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d106      	bne.n	80064b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7fb fe0b 	bl	80020cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2202      	movs	r2, #2
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	6812      	ldr	r2, [r2, #0]
 80064c8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80064cc:	f023 0307 	bic.w	r3, r3, #7
 80064d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3304      	adds	r3, #4
 80064da:	4619      	mov	r1, r3
 80064dc:	4610      	mov	r0, r2
 80064de:	f000 fca9 	bl	8006e34 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	4313      	orrs	r3, r2
 8006502:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800650a:	f023 0303 	bic.w	r3, r3, #3
 800650e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	689a      	ldr	r2, [r3, #8]
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	021b      	lsls	r3, r3, #8
 800651a:	4313      	orrs	r3, r2
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	4313      	orrs	r3, r2
 8006520:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006528:	f023 030c 	bic.w	r3, r3, #12
 800652c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006534:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006538:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	021b      	lsls	r3, r3, #8
 8006544:	4313      	orrs	r3, r2
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	011a      	lsls	r2, r3, #4
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	031b      	lsls	r3, r3, #12
 8006558:	4313      	orrs	r3, r2
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006566:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800656e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	011b      	lsls	r3, r3, #4
 800657a:	4313      	orrs	r3, r2
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2201      	movs	r2, #1
 800659e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d110      	bne.n	8006626 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006604:	7bfb      	ldrb	r3, [r7, #15]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d102      	bne.n	8006610 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800660a:	7b7b      	ldrb	r3, [r7, #13]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d001      	beq.n	8006614 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e069      	b.n	80066e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006624:	e031      	b.n	800668a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b04      	cmp	r3, #4
 800662a:	d110      	bne.n	800664e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800662c:	7bbb      	ldrb	r3, [r7, #14]
 800662e:	2b01      	cmp	r3, #1
 8006630:	d102      	bne.n	8006638 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006632:	7b3b      	ldrb	r3, [r7, #12]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d001      	beq.n	800663c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e055      	b.n	80066e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800664c:	e01d      	b.n	800668a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d108      	bne.n	8006666 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006654:	7bbb      	ldrb	r3, [r7, #14]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d105      	bne.n	8006666 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800665a:	7b7b      	ldrb	r3, [r7, #13]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d102      	bne.n	8006666 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006660:	7b3b      	ldrb	r3, [r7, #12]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d001      	beq.n	800666a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e03e      	b.n	80066e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2202      	movs	r2, #2
 800666e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2202      	movs	r2, #2
 8006676:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2202      	movs	r2, #2
 800667e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2202      	movs	r2, #2
 8006686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d003      	beq.n	8006698 <HAL_TIM_Encoder_Start+0xc4>
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	2b04      	cmp	r3, #4
 8006694:	d008      	beq.n	80066a8 <HAL_TIM_Encoder_Start+0xd4>
 8006696:	e00f      	b.n	80066b8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2201      	movs	r2, #1
 800669e:	2100      	movs	r1, #0
 80066a0:	4618      	mov	r0, r3
 80066a2:	f001 f841 	bl	8007728 <TIM_CCxChannelCmd>
      break;
 80066a6:	e016      	b.n	80066d6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2201      	movs	r2, #1
 80066ae:	2104      	movs	r1, #4
 80066b0:	4618      	mov	r0, r3
 80066b2:	f001 f839 	bl	8007728 <TIM_CCxChannelCmd>
      break;
 80066b6:	e00e      	b.n	80066d6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2201      	movs	r2, #1
 80066be:	2100      	movs	r1, #0
 80066c0:	4618      	mov	r0, r3
 80066c2:	f001 f831 	bl	8007728 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2201      	movs	r2, #1
 80066cc:	2104      	movs	r1, #4
 80066ce:	4618      	mov	r0, r3
 80066d0:	f001 f82a 	bl	8007728 <TIM_CCxChannelCmd>
      break;
 80066d4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0201 	orr.w	r2, r2, #1
 80066e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d020      	beq.n	8006754 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f003 0302 	and.w	r3, r3, #2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d01b      	beq.n	8006754 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f06f 0202 	mvn.w	r2, #2
 8006724:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	f003 0303 	and.w	r3, r3, #3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d003      	beq.n	8006742 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fb5c 	bl	8006df8 <HAL_TIM_IC_CaptureCallback>
 8006740:	e005      	b.n	800674e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fb4e 	bl	8006de4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 fb5f 	bl	8006e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f003 0304 	and.w	r3, r3, #4
 800675a:	2b00      	cmp	r3, #0
 800675c:	d020      	beq.n	80067a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f003 0304 	and.w	r3, r3, #4
 8006764:	2b00      	cmp	r3, #0
 8006766:	d01b      	beq.n	80067a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f06f 0204 	mvn.w	r2, #4
 8006770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2202      	movs	r2, #2
 8006776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699b      	ldr	r3, [r3, #24]
 800677e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fb36 	bl	8006df8 <HAL_TIM_IC_CaptureCallback>
 800678c:	e005      	b.n	800679a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fb28 	bl	8006de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 fb39 	bl	8006e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	f003 0308 	and.w	r3, r3, #8
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d020      	beq.n	80067ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f003 0308 	and.w	r3, r3, #8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d01b      	beq.n	80067ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f06f 0208 	mvn.w	r2, #8
 80067bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2204      	movs	r2, #4
 80067c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	f003 0303 	and.w	r3, r3, #3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 fb10 	bl	8006df8 <HAL_TIM_IC_CaptureCallback>
 80067d8:	e005      	b.n	80067e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fb02 	bl	8006de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 fb13 	bl	8006e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d020      	beq.n	8006838 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f003 0310 	and.w	r3, r3, #16
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d01b      	beq.n	8006838 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f06f 0210 	mvn.w	r2, #16
 8006808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2208      	movs	r2, #8
 800680e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	69db      	ldr	r3, [r3, #28]
 8006816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800681a:	2b00      	cmp	r3, #0
 800681c:	d003      	beq.n	8006826 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 faea 	bl	8006df8 <HAL_TIM_IC_CaptureCallback>
 8006824:	e005      	b.n	8006832 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 fadc 	bl	8006de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 faed 	bl	8006e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f003 0301 	and.w	r3, r3, #1
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00c      	beq.n	800685c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d007      	beq.n	800685c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f06f 0201 	mvn.w	r2, #1
 8006854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fb f8fe 	bl	8001a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006862:	2b00      	cmp	r3, #0
 8006864:	d104      	bne.n	8006870 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00c      	beq.n	800688a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006876:	2b00      	cmp	r3, #0
 8006878:	d007      	beq.n	800688a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8006882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f001 f8a9 	bl	80079dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00c      	beq.n	80068ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689a:	2b00      	cmp	r3, #0
 800689c:	d007      	beq.n	80068ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80068a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f001 f8a1 	bl	80079f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00c      	beq.n	80068d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d007      	beq.n	80068d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 faa7 	bl	8006e20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	f003 0320 	and.w	r3, r3, #32
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00c      	beq.n	80068f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f003 0320 	and.w	r3, r3, #32
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d007      	beq.n	80068f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f06f 0220 	mvn.w	r2, #32
 80068ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f001 f869 	bl	80079c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00c      	beq.n	800691a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d007      	beq.n	800691a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f001 f875 	bl	8007a04 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00c      	beq.n	800693e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d007      	beq.n	800693e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f001 f86d 	bl	8007a18 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00c      	beq.n	8006962 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d007      	beq.n	8006962 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800695a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f001 f865 	bl	8007a2c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00c      	beq.n	8006986 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d007      	beq.n	8006986 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800697e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f001 f85d 	bl	8007a40 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006986:	bf00      	nop
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
	...

08006990 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800699c:	2300      	movs	r3, #0
 800699e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d101      	bne.n	80069ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069aa:	2302      	movs	r3, #2
 80069ac:	e0ff      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2b14      	cmp	r3, #20
 80069ba:	f200 80f0 	bhi.w	8006b9e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80069be:	a201      	add	r2, pc, #4	; (adr r2, 80069c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c4:	08006a19 	.word	0x08006a19
 80069c8:	08006b9f 	.word	0x08006b9f
 80069cc:	08006b9f 	.word	0x08006b9f
 80069d0:	08006b9f 	.word	0x08006b9f
 80069d4:	08006a59 	.word	0x08006a59
 80069d8:	08006b9f 	.word	0x08006b9f
 80069dc:	08006b9f 	.word	0x08006b9f
 80069e0:	08006b9f 	.word	0x08006b9f
 80069e4:	08006a9b 	.word	0x08006a9b
 80069e8:	08006b9f 	.word	0x08006b9f
 80069ec:	08006b9f 	.word	0x08006b9f
 80069f0:	08006b9f 	.word	0x08006b9f
 80069f4:	08006adb 	.word	0x08006adb
 80069f8:	08006b9f 	.word	0x08006b9f
 80069fc:	08006b9f 	.word	0x08006b9f
 8006a00:	08006b9f 	.word	0x08006b9f
 8006a04:	08006b1d 	.word	0x08006b1d
 8006a08:	08006b9f 	.word	0x08006b9f
 8006a0c:	08006b9f 	.word	0x08006b9f
 8006a10:	08006b9f 	.word	0x08006b9f
 8006a14:	08006b5d 	.word	0x08006b5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f000 fabc 	bl	8006f9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	699a      	ldr	r2, [r3, #24]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f042 0208 	orr.w	r2, r2, #8
 8006a32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	699a      	ldr	r2, [r3, #24]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0204 	bic.w	r2, r2, #4
 8006a42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6999      	ldr	r1, [r3, #24]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	691a      	ldr	r2, [r3, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	619a      	str	r2, [r3, #24]
      break;
 8006a56:	e0a5      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68b9      	ldr	r1, [r7, #8]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f000 fb36 	bl	80070d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	699a      	ldr	r2, [r3, #24]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	699a      	ldr	r2, [r3, #24]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6999      	ldr	r1, [r3, #24]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	021a      	lsls	r2, r3, #8
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	619a      	str	r2, [r3, #24]
      break;
 8006a98:	e084      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68b9      	ldr	r1, [r7, #8]
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f000 fba9 	bl	80071f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	69da      	ldr	r2, [r3, #28]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f042 0208 	orr.w	r2, r2, #8
 8006ab4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69da      	ldr	r2, [r3, #28]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f022 0204 	bic.w	r2, r2, #4
 8006ac4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69d9      	ldr	r1, [r3, #28]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	430a      	orrs	r2, r1
 8006ad6:	61da      	str	r2, [r3, #28]
      break;
 8006ad8:	e064      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68b9      	ldr	r1, [r7, #8]
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 fc1b 	bl	800731c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69da      	ldr	r2, [r3, #28]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69da      	ldr	r2, [r3, #28]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69d9      	ldr	r1, [r3, #28]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	021a      	lsls	r2, r3, #8
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	430a      	orrs	r2, r1
 8006b18:	61da      	str	r2, [r3, #28]
      break;
 8006b1a:	e043      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68b9      	ldr	r1, [r7, #8]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fc8e 	bl	8007444 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f042 0208 	orr.w	r2, r2, #8
 8006b36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0204 	bic.w	r2, r2, #4
 8006b46:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	691a      	ldr	r2, [r3, #16]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	430a      	orrs	r2, r1
 8006b58:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006b5a:	e023      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68b9      	ldr	r1, [r7, #8]
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fcd8 	bl	8007518 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b86:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	021a      	lsls	r2, r3, #8
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006b9c:	e002      	b.n	8006ba4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ba2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop

08006bb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d101      	bne.n	8006bd4 <HAL_TIM_ConfigClockSource+0x1c>
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	e0f6      	b.n	8006dc2 <HAL_TIM_ConfigClockSource+0x20a>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2202      	movs	r2, #2
 8006be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006bf2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bfe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a6f      	ldr	r2, [pc, #444]	; (8006dcc <HAL_TIM_ConfigClockSource+0x214>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	f000 80c1 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c14:	4a6d      	ldr	r2, [pc, #436]	; (8006dcc <HAL_TIM_ConfigClockSource+0x214>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	f200 80c6 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c1c:	4a6c      	ldr	r2, [pc, #432]	; (8006dd0 <HAL_TIM_ConfigClockSource+0x218>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	f000 80b9 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c24:	4a6a      	ldr	r2, [pc, #424]	; (8006dd0 <HAL_TIM_ConfigClockSource+0x218>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	f200 80be 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c2c:	4a69      	ldr	r2, [pc, #420]	; (8006dd4 <HAL_TIM_ConfigClockSource+0x21c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	f000 80b1 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c34:	4a67      	ldr	r2, [pc, #412]	; (8006dd4 <HAL_TIM_ConfigClockSource+0x21c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	f200 80b6 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c3c:	4a66      	ldr	r2, [pc, #408]	; (8006dd8 <HAL_TIM_ConfigClockSource+0x220>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	f000 80a9 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c44:	4a64      	ldr	r2, [pc, #400]	; (8006dd8 <HAL_TIM_ConfigClockSource+0x220>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	f200 80ae 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c4c:	4a63      	ldr	r2, [pc, #396]	; (8006ddc <HAL_TIM_ConfigClockSource+0x224>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	f000 80a1 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c54:	4a61      	ldr	r2, [pc, #388]	; (8006ddc <HAL_TIM_ConfigClockSource+0x224>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	f200 80a6 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c5c:	4a60      	ldr	r2, [pc, #384]	; (8006de0 <HAL_TIM_ConfigClockSource+0x228>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	f000 8099 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c64:	4a5e      	ldr	r2, [pc, #376]	; (8006de0 <HAL_TIM_ConfigClockSource+0x228>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	f200 809e 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c6c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006c70:	f000 8091 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c74:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006c78:	f200 8096 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c80:	f000 8089 	beq.w	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006c84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c88:	f200 808e 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c90:	d03e      	beq.n	8006d10 <HAL_TIM_ConfigClockSource+0x158>
 8006c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c96:	f200 8087 	bhi.w	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c9e:	f000 8086 	beq.w	8006dae <HAL_TIM_ConfigClockSource+0x1f6>
 8006ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ca6:	d87f      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ca8:	2b70      	cmp	r3, #112	; 0x70
 8006caa:	d01a      	beq.n	8006ce2 <HAL_TIM_ConfigClockSource+0x12a>
 8006cac:	2b70      	cmp	r3, #112	; 0x70
 8006cae:	d87b      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cb0:	2b60      	cmp	r3, #96	; 0x60
 8006cb2:	d050      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x19e>
 8006cb4:	2b60      	cmp	r3, #96	; 0x60
 8006cb6:	d877      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cb8:	2b50      	cmp	r3, #80	; 0x50
 8006cba:	d03c      	beq.n	8006d36 <HAL_TIM_ConfigClockSource+0x17e>
 8006cbc:	2b50      	cmp	r3, #80	; 0x50
 8006cbe:	d873      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cc0:	2b40      	cmp	r3, #64	; 0x40
 8006cc2:	d058      	beq.n	8006d76 <HAL_TIM_ConfigClockSource+0x1be>
 8006cc4:	2b40      	cmp	r3, #64	; 0x40
 8006cc6:	d86f      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cc8:	2b30      	cmp	r3, #48	; 0x30
 8006cca:	d064      	beq.n	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006ccc:	2b30      	cmp	r3, #48	; 0x30
 8006cce:	d86b      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cd0:	2b20      	cmp	r3, #32
 8006cd2:	d060      	beq.n	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006cd4:	2b20      	cmp	r3, #32
 8006cd6:	d867      	bhi.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d05c      	beq.n	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006cdc:	2b10      	cmp	r3, #16
 8006cde:	d05a      	beq.n	8006d96 <HAL_TIM_ConfigClockSource+0x1de>
 8006ce0:	e062      	b.n	8006da8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cf2:	f000 fcf9 	bl	80076e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68ba      	ldr	r2, [r7, #8]
 8006d0c:	609a      	str	r2, [r3, #8]
      break;
 8006d0e:	e04f      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d20:	f000 fce2 	bl	80076e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689a      	ldr	r2, [r3, #8]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d32:	609a      	str	r2, [r3, #8]
      break;
 8006d34:	e03c      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d42:	461a      	mov	r2, r3
 8006d44:	f000 fc54 	bl	80075f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2150      	movs	r1, #80	; 0x50
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fcad 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006d54:	e02c      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d62:	461a      	mov	r2, r3
 8006d64:	f000 fc73 	bl	800764e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2160      	movs	r1, #96	; 0x60
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 fc9d 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006d74:	e01c      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d82:	461a      	mov	r2, r3
 8006d84:	f000 fc34 	bl	80075f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2140      	movs	r1, #64	; 0x40
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f000 fc8d 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006d94:	e00c      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4619      	mov	r1, r3
 8006da0:	4610      	mov	r0, r2
 8006da2:	f000 fc84 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006da6:	e003      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	73fb      	strb	r3, [r7, #15]
      break;
 8006dac:	e000      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	00100070 	.word	0x00100070
 8006dd0:	00100060 	.word	0x00100060
 8006dd4:	00100050 	.word	0x00100050
 8006dd8:	00100040 	.word	0x00100040
 8006ddc:	00100030 	.word	0x00100030
 8006de0:	00100020 	.word	0x00100020

08006de4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e28:	bf00      	nop
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a4c      	ldr	r2, [pc, #304]	; (8006f78 <TIM_Base_SetConfig+0x144>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d017      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e52:	d013      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a49      	ldr	r2, [pc, #292]	; (8006f7c <TIM_Base_SetConfig+0x148>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d00f      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a48      	ldr	r2, [pc, #288]	; (8006f80 <TIM_Base_SetConfig+0x14c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00b      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a47      	ldr	r2, [pc, #284]	; (8006f84 <TIM_Base_SetConfig+0x150>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d007      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a46      	ldr	r2, [pc, #280]	; (8006f88 <TIM_Base_SetConfig+0x154>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d003      	beq.n	8006e7c <TIM_Base_SetConfig+0x48>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a45      	ldr	r2, [pc, #276]	; (8006f8c <TIM_Base_SetConfig+0x158>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d108      	bne.n	8006e8e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a39      	ldr	r2, [pc, #228]	; (8006f78 <TIM_Base_SetConfig+0x144>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d023      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e9c:	d01f      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a36      	ldr	r2, [pc, #216]	; (8006f7c <TIM_Base_SetConfig+0x148>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d01b      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a35      	ldr	r2, [pc, #212]	; (8006f80 <TIM_Base_SetConfig+0x14c>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d017      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a34      	ldr	r2, [pc, #208]	; (8006f84 <TIM_Base_SetConfig+0x150>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d013      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a33      	ldr	r2, [pc, #204]	; (8006f88 <TIM_Base_SetConfig+0x154>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d00f      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a33      	ldr	r2, [pc, #204]	; (8006f90 <TIM_Base_SetConfig+0x15c>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d00b      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a32      	ldr	r2, [pc, #200]	; (8006f94 <TIM_Base_SetConfig+0x160>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d007      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a31      	ldr	r2, [pc, #196]	; (8006f98 <TIM_Base_SetConfig+0x164>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d003      	beq.n	8006ede <TIM_Base_SetConfig+0xaa>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a2c      	ldr	r2, [pc, #176]	; (8006f8c <TIM_Base_SetConfig+0x158>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d108      	bne.n	8006ef0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	689a      	ldr	r2, [r3, #8]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a18      	ldr	r2, [pc, #96]	; (8006f78 <TIM_Base_SetConfig+0x144>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d013      	beq.n	8006f44 <TIM_Base_SetConfig+0x110>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a1a      	ldr	r2, [pc, #104]	; (8006f88 <TIM_Base_SetConfig+0x154>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00f      	beq.n	8006f44 <TIM_Base_SetConfig+0x110>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a1a      	ldr	r2, [pc, #104]	; (8006f90 <TIM_Base_SetConfig+0x15c>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d00b      	beq.n	8006f44 <TIM_Base_SetConfig+0x110>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a19      	ldr	r2, [pc, #100]	; (8006f94 <TIM_Base_SetConfig+0x160>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d007      	beq.n	8006f44 <TIM_Base_SetConfig+0x110>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a18      	ldr	r2, [pc, #96]	; (8006f98 <TIM_Base_SetConfig+0x164>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d003      	beq.n	8006f44 <TIM_Base_SetConfig+0x110>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a13      	ldr	r2, [pc, #76]	; (8006f8c <TIM_Base_SetConfig+0x158>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d103      	bne.n	8006f4c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	691a      	ldr	r2, [r3, #16]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d105      	bne.n	8006f6a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f023 0201 	bic.w	r2, r3, #1
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	611a      	str	r2, [r3, #16]
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	40012c00 	.word	0x40012c00
 8006f7c:	40000400 	.word	0x40000400
 8006f80:	40000800 	.word	0x40000800
 8006f84:	40000c00 	.word	0x40000c00
 8006f88:	40013400 	.word	0x40013400
 8006f8c:	40015000 	.word	0x40015000
 8006f90:	40014000 	.word	0x40014000
 8006f94:	40014400 	.word	0x40014400
 8006f98:	40014800 	.word	0x40014800

08006f9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a1b      	ldr	r3, [r3, #32]
 8006fb0:	f023 0201 	bic.w	r2, r3, #1
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 0303 	bic.w	r3, r3, #3
 8006fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f023 0302 	bic.w	r3, r3, #2
 8006fe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	697a      	ldr	r2, [r7, #20]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a30      	ldr	r2, [pc, #192]	; (80070b8 <TIM_OC1_SetConfig+0x11c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d013      	beq.n	8007024 <TIM_OC1_SetConfig+0x88>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a2f      	ldr	r2, [pc, #188]	; (80070bc <TIM_OC1_SetConfig+0x120>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d00f      	beq.n	8007024 <TIM_OC1_SetConfig+0x88>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a2e      	ldr	r2, [pc, #184]	; (80070c0 <TIM_OC1_SetConfig+0x124>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d00b      	beq.n	8007024 <TIM_OC1_SetConfig+0x88>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a2d      	ldr	r2, [pc, #180]	; (80070c4 <TIM_OC1_SetConfig+0x128>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d007      	beq.n	8007024 <TIM_OC1_SetConfig+0x88>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a2c      	ldr	r2, [pc, #176]	; (80070c8 <TIM_OC1_SetConfig+0x12c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d003      	beq.n	8007024 <TIM_OC1_SetConfig+0x88>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a2b      	ldr	r2, [pc, #172]	; (80070cc <TIM_OC1_SetConfig+0x130>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d10c      	bne.n	800703e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	f023 0308 	bic.w	r3, r3, #8
 800702a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	4313      	orrs	r3, r2
 8007034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	f023 0304 	bic.w	r3, r3, #4
 800703c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a1d      	ldr	r2, [pc, #116]	; (80070b8 <TIM_OC1_SetConfig+0x11c>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d013      	beq.n	800706e <TIM_OC1_SetConfig+0xd2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a1c      	ldr	r2, [pc, #112]	; (80070bc <TIM_OC1_SetConfig+0x120>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d00f      	beq.n	800706e <TIM_OC1_SetConfig+0xd2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a1b      	ldr	r2, [pc, #108]	; (80070c0 <TIM_OC1_SetConfig+0x124>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d00b      	beq.n	800706e <TIM_OC1_SetConfig+0xd2>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a1a      	ldr	r2, [pc, #104]	; (80070c4 <TIM_OC1_SetConfig+0x128>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d007      	beq.n	800706e <TIM_OC1_SetConfig+0xd2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a19      	ldr	r2, [pc, #100]	; (80070c8 <TIM_OC1_SetConfig+0x12c>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d003      	beq.n	800706e <TIM_OC1_SetConfig+0xd2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a18      	ldr	r2, [pc, #96]	; (80070cc <TIM_OC1_SetConfig+0x130>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d111      	bne.n	8007092 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800707c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	4313      	orrs	r3, r2
 8007086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	4313      	orrs	r3, r2
 8007090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685a      	ldr	r2, [r3, #4]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	621a      	str	r2, [r3, #32]
}
 80070ac:	bf00      	nop
 80070ae:	371c      	adds	r7, #28
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	40012c00 	.word	0x40012c00
 80070bc:	40013400 	.word	0x40013400
 80070c0:	40014000 	.word	0x40014000
 80070c4:	40014400 	.word	0x40014400
 80070c8:	40014800 	.word	0x40014800
 80070cc:	40015000 	.word	0x40015000

080070d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	f023 0210 	bic.w	r2, r3, #16
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800710a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	021b      	lsls	r3, r3, #8
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	4313      	orrs	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f023 0320 	bic.w	r3, r3, #32
 800711e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	011b      	lsls	r3, r3, #4
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a2c      	ldr	r2, [pc, #176]	; (80071e0 <TIM_OC2_SetConfig+0x110>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d007      	beq.n	8007144 <TIM_OC2_SetConfig+0x74>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a2b      	ldr	r2, [pc, #172]	; (80071e4 <TIM_OC2_SetConfig+0x114>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d003      	beq.n	8007144 <TIM_OC2_SetConfig+0x74>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a2a      	ldr	r2, [pc, #168]	; (80071e8 <TIM_OC2_SetConfig+0x118>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d10d      	bne.n	8007160 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800714a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	011b      	lsls	r3, r3, #4
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	4313      	orrs	r3, r2
 8007156:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800715e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a1f      	ldr	r2, [pc, #124]	; (80071e0 <TIM_OC2_SetConfig+0x110>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d013      	beq.n	8007190 <TIM_OC2_SetConfig+0xc0>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a1e      	ldr	r2, [pc, #120]	; (80071e4 <TIM_OC2_SetConfig+0x114>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00f      	beq.n	8007190 <TIM_OC2_SetConfig+0xc0>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a1e      	ldr	r2, [pc, #120]	; (80071ec <TIM_OC2_SetConfig+0x11c>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d00b      	beq.n	8007190 <TIM_OC2_SetConfig+0xc0>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a1d      	ldr	r2, [pc, #116]	; (80071f0 <TIM_OC2_SetConfig+0x120>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d007      	beq.n	8007190 <TIM_OC2_SetConfig+0xc0>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a1c      	ldr	r2, [pc, #112]	; (80071f4 <TIM_OC2_SetConfig+0x124>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d003      	beq.n	8007190 <TIM_OC2_SetConfig+0xc0>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a17      	ldr	r2, [pc, #92]	; (80071e8 <TIM_OC2_SetConfig+0x118>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d113      	bne.n	80071b8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007196:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800719e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	695b      	ldr	r3, [r3, #20]
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	621a      	str	r2, [r3, #32]
}
 80071d2:	bf00      	nop
 80071d4:	371c      	adds	r7, #28
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	40012c00 	.word	0x40012c00
 80071e4:	40013400 	.word	0x40013400
 80071e8:	40015000 	.word	0x40015000
 80071ec:	40014000 	.word	0x40014000
 80071f0:	40014400 	.word	0x40014400
 80071f4:	40014800 	.word	0x40014800

080071f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800722a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f023 0303 	bic.w	r3, r3, #3
 8007232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	4313      	orrs	r3, r2
 8007250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a2b      	ldr	r2, [pc, #172]	; (8007304 <TIM_OC3_SetConfig+0x10c>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d007      	beq.n	800726a <TIM_OC3_SetConfig+0x72>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a2a      	ldr	r2, [pc, #168]	; (8007308 <TIM_OC3_SetConfig+0x110>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d003      	beq.n	800726a <TIM_OC3_SetConfig+0x72>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a29      	ldr	r2, [pc, #164]	; (800730c <TIM_OC3_SetConfig+0x114>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d10d      	bne.n	8007286 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007270:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	021b      	lsls	r3, r3, #8
 8007278:	697a      	ldr	r2, [r7, #20]
 800727a:	4313      	orrs	r3, r2
 800727c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007284:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a1e      	ldr	r2, [pc, #120]	; (8007304 <TIM_OC3_SetConfig+0x10c>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d013      	beq.n	80072b6 <TIM_OC3_SetConfig+0xbe>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a1d      	ldr	r2, [pc, #116]	; (8007308 <TIM_OC3_SetConfig+0x110>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d00f      	beq.n	80072b6 <TIM_OC3_SetConfig+0xbe>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a1d      	ldr	r2, [pc, #116]	; (8007310 <TIM_OC3_SetConfig+0x118>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d00b      	beq.n	80072b6 <TIM_OC3_SetConfig+0xbe>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a1c      	ldr	r2, [pc, #112]	; (8007314 <TIM_OC3_SetConfig+0x11c>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d007      	beq.n	80072b6 <TIM_OC3_SetConfig+0xbe>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a1b      	ldr	r2, [pc, #108]	; (8007318 <TIM_OC3_SetConfig+0x120>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d003      	beq.n	80072b6 <TIM_OC3_SetConfig+0xbe>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a16      	ldr	r2, [pc, #88]	; (800730c <TIM_OC3_SetConfig+0x114>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d113      	bne.n	80072de <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	011b      	lsls	r3, r3, #4
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	011b      	lsls	r3, r3, #4
 80072d8:	693a      	ldr	r2, [r7, #16]
 80072da:	4313      	orrs	r3, r2
 80072dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	68fa      	ldr	r2, [r7, #12]
 80072e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	621a      	str	r2, [r3, #32]
}
 80072f8:	bf00      	nop
 80072fa:	371c      	adds	r7, #28
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr
 8007304:	40012c00 	.word	0x40012c00
 8007308:	40013400 	.word	0x40013400
 800730c:	40015000 	.word	0x40015000
 8007310:	40014000 	.word	0x40014000
 8007314:	40014400 	.word	0x40014400
 8007318:	40014800 	.word	0x40014800

0800731c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800731c:	b480      	push	{r7}
 800731e:	b087      	sub	sp, #28
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6a1b      	ldr	r3, [r3, #32]
 8007330:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800734a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800734e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007356:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	021b      	lsls	r3, r3, #8
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	4313      	orrs	r3, r2
 8007362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800736a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	031b      	lsls	r3, r3, #12
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	4313      	orrs	r3, r2
 8007376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a2c      	ldr	r2, [pc, #176]	; (800742c <TIM_OC4_SetConfig+0x110>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d007      	beq.n	8007390 <TIM_OC4_SetConfig+0x74>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a2b      	ldr	r2, [pc, #172]	; (8007430 <TIM_OC4_SetConfig+0x114>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d003      	beq.n	8007390 <TIM_OC4_SetConfig+0x74>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a2a      	ldr	r2, [pc, #168]	; (8007434 <TIM_OC4_SetConfig+0x118>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d10d      	bne.n	80073ac <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	031b      	lsls	r3, r3, #12
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a1f      	ldr	r2, [pc, #124]	; (800742c <TIM_OC4_SetConfig+0x110>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d013      	beq.n	80073dc <TIM_OC4_SetConfig+0xc0>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a1e      	ldr	r2, [pc, #120]	; (8007430 <TIM_OC4_SetConfig+0x114>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00f      	beq.n	80073dc <TIM_OC4_SetConfig+0xc0>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a1e      	ldr	r2, [pc, #120]	; (8007438 <TIM_OC4_SetConfig+0x11c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d00b      	beq.n	80073dc <TIM_OC4_SetConfig+0xc0>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a1d      	ldr	r2, [pc, #116]	; (800743c <TIM_OC4_SetConfig+0x120>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d007      	beq.n	80073dc <TIM_OC4_SetConfig+0xc0>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a1c      	ldr	r2, [pc, #112]	; (8007440 <TIM_OC4_SetConfig+0x124>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d003      	beq.n	80073dc <TIM_OC4_SetConfig+0xc0>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a17      	ldr	r2, [pc, #92]	; (8007434 <TIM_OC4_SetConfig+0x118>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d113      	bne.n	8007404 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073e2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80073ea:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	019b      	lsls	r3, r3, #6
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	019b      	lsls	r3, r3, #6
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	4313      	orrs	r3, r2
 8007402:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	685a      	ldr	r2, [r3, #4]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	621a      	str	r2, [r3, #32]
}
 800741e:	bf00      	nop
 8007420:	371c      	adds	r7, #28
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	40012c00 	.word	0x40012c00
 8007430:	40013400 	.word	0x40013400
 8007434:	40015000 	.word	0x40015000
 8007438:	40014000 	.word	0x40014000
 800743c:	40014400 	.word	0x40014400
 8007440:	40014800 	.word	0x40014800

08007444 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007444:	b480      	push	{r7}
 8007446:	b087      	sub	sp, #28
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6a1b      	ldr	r3, [r3, #32]
 8007452:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800746a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	4313      	orrs	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007488:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	041b      	lsls	r3, r3, #16
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	4313      	orrs	r3, r2
 8007494:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a19      	ldr	r2, [pc, #100]	; (8007500 <TIM_OC5_SetConfig+0xbc>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d013      	beq.n	80074c6 <TIM_OC5_SetConfig+0x82>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a18      	ldr	r2, [pc, #96]	; (8007504 <TIM_OC5_SetConfig+0xc0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00f      	beq.n	80074c6 <TIM_OC5_SetConfig+0x82>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a17      	ldr	r2, [pc, #92]	; (8007508 <TIM_OC5_SetConfig+0xc4>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d00b      	beq.n	80074c6 <TIM_OC5_SetConfig+0x82>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a16      	ldr	r2, [pc, #88]	; (800750c <TIM_OC5_SetConfig+0xc8>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d007      	beq.n	80074c6 <TIM_OC5_SetConfig+0x82>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a15      	ldr	r2, [pc, #84]	; (8007510 <TIM_OC5_SetConfig+0xcc>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d003      	beq.n	80074c6 <TIM_OC5_SetConfig+0x82>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a14      	ldr	r2, [pc, #80]	; (8007514 <TIM_OC5_SetConfig+0xd0>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d109      	bne.n	80074da <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	697a      	ldr	r2, [r7, #20]
 80074de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	685a      	ldr	r2, [r3, #4]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	621a      	str	r2, [r3, #32]
}
 80074f4:	bf00      	nop
 80074f6:	371c      	adds	r7, #28
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	40012c00 	.word	0x40012c00
 8007504:	40013400 	.word	0x40013400
 8007508:	40014000 	.word	0x40014000
 800750c:	40014400 	.word	0x40014400
 8007510:	40014800 	.word	0x40014800
 8007514:	40015000 	.word	0x40015000

08007518 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007518:	b480      	push	{r7}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a1b      	ldr	r3, [r3, #32]
 800752c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800753e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800754a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	021b      	lsls	r3, r3, #8
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800755e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	051b      	lsls	r3, r3, #20
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	4313      	orrs	r3, r2
 800756a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a1a      	ldr	r2, [pc, #104]	; (80075d8 <TIM_OC6_SetConfig+0xc0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d013      	beq.n	800759c <TIM_OC6_SetConfig+0x84>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a19      	ldr	r2, [pc, #100]	; (80075dc <TIM_OC6_SetConfig+0xc4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d00f      	beq.n	800759c <TIM_OC6_SetConfig+0x84>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a18      	ldr	r2, [pc, #96]	; (80075e0 <TIM_OC6_SetConfig+0xc8>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d00b      	beq.n	800759c <TIM_OC6_SetConfig+0x84>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a17      	ldr	r2, [pc, #92]	; (80075e4 <TIM_OC6_SetConfig+0xcc>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d007      	beq.n	800759c <TIM_OC6_SetConfig+0x84>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a16      	ldr	r2, [pc, #88]	; (80075e8 <TIM_OC6_SetConfig+0xd0>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d003      	beq.n	800759c <TIM_OC6_SetConfig+0x84>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a15      	ldr	r2, [pc, #84]	; (80075ec <TIM_OC6_SetConfig+0xd4>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d109      	bne.n	80075b0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	029b      	lsls	r3, r3, #10
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68fa      	ldr	r2, [r7, #12]
 80075ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	621a      	str	r2, [r3, #32]
}
 80075ca:	bf00      	nop
 80075cc:	371c      	adds	r7, #28
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	40012c00 	.word	0x40012c00
 80075dc:	40013400 	.word	0x40013400
 80075e0:	40014000 	.word	0x40014000
 80075e4:	40014400 	.word	0x40014400
 80075e8:	40014800 	.word	0x40014800
 80075ec:	40015000 	.word	0x40015000

080075f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b087      	sub	sp, #28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	f023 0201 	bic.w	r2, r3, #1
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800761a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	011b      	lsls	r3, r3, #4
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 030a 	bic.w	r3, r3, #10
 800762c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	4313      	orrs	r3, r2
 8007634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	621a      	str	r2, [r3, #32]
}
 8007642:	bf00      	nop
 8007644:	371c      	adds	r7, #28
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800764e:	b480      	push	{r7}
 8007650:	b087      	sub	sp, #28
 8007652:	af00      	add	r7, sp, #0
 8007654:	60f8      	str	r0, [r7, #12]
 8007656:	60b9      	str	r1, [r7, #8]
 8007658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6a1b      	ldr	r3, [r3, #32]
 8007664:	f023 0210 	bic.w	r2, r3, #16
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	031b      	lsls	r3, r3, #12
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	4313      	orrs	r3, r2
 8007682:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800768a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	4313      	orrs	r3, r2
 8007694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	621a      	str	r2, [r3, #32]
}
 80076a2:	bf00      	nop
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076ae:	b480      	push	{r7}
 80076b0:	b085      	sub	sp, #20
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80076c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	f043 0307 	orr.w	r3, r3, #7
 80076d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	609a      	str	r2, [r3, #8]
}
 80076dc:	bf00      	nop
 80076de:	3714      	adds	r7, #20
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
 80076f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007702:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	021a      	lsls	r2, r3, #8
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	431a      	orrs	r2, r3
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4313      	orrs	r3, r2
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	4313      	orrs	r3, r2
 8007714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	609a      	str	r2, [r3, #8]
}
 800771c:	bf00      	nop
 800771e:	371c      	adds	r7, #28
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007728:	b480      	push	{r7}
 800772a:	b087      	sub	sp, #28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	f003 031f 	and.w	r3, r3, #31
 800773a:	2201      	movs	r2, #1
 800773c:	fa02 f303 	lsl.w	r3, r2, r3
 8007740:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6a1a      	ldr	r2, [r3, #32]
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	43db      	mvns	r3, r3
 800774a:	401a      	ands	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a1a      	ldr	r2, [r3, #32]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f003 031f 	and.w	r3, r3, #31
 800775a:	6879      	ldr	r1, [r7, #4]
 800775c:	fa01 f303 	lsl.w	r3, r1, r3
 8007760:	431a      	orrs	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	621a      	str	r2, [r3, #32]
}
 8007766:	bf00      	nop
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
	...

08007774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007788:	2302      	movs	r3, #2
 800778a:	e074      	b.n	8007876 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a34      	ldr	r2, [pc, #208]	; (8007884 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d009      	beq.n	80077ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a33      	ldr	r2, [pc, #204]	; (8007888 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d004      	beq.n	80077ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a31      	ldr	r2, [pc, #196]	; (800788c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d108      	bne.n	80077dc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80077d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	4313      	orrs	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80077e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a21      	ldr	r2, [pc, #132]	; (8007884 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d022      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800780c:	d01d      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1f      	ldr	r2, [pc, #124]	; (8007890 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d018      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1d      	ldr	r2, [pc, #116]	; (8007894 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d013      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1c      	ldr	r2, [pc, #112]	; (8007898 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d00e      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a15      	ldr	r2, [pc, #84]	; (8007888 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d009      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a18      	ldr	r2, [pc, #96]	; (800789c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d004      	beq.n	800784a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a11      	ldr	r2, [pc, #68]	; (800788c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d10c      	bne.n	8007864 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	4313      	orrs	r3, r2
 800785a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	40012c00 	.word	0x40012c00
 8007888:	40013400 	.word	0x40013400
 800788c:	40015000 	.word	0x40015000
 8007890:	40000400 	.word	0x40000400
 8007894:	40000800 	.word	0x40000800
 8007898:	40000c00 	.word	0x40000c00
 800789c:	40014000 	.word	0x40014000

080078a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80078aa:	2300      	movs	r3, #0
 80078ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d101      	bne.n	80078bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80078b8:	2302      	movs	r3, #2
 80078ba:	e078      	b.n	80079ae <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	041b      	lsls	r3, r3, #16
 8007932:	4313      	orrs	r3, r2
 8007934:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a1c      	ldr	r2, [pc, #112]	; (80079bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d009      	beq.n	8007962 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a1b      	ldr	r2, [pc, #108]	; (80079c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d004      	beq.n	8007962 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a19      	ldr	r2, [pc, #100]	; (80079c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d11c      	bne.n	800799c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796c:	051b      	lsls	r3, r3, #20
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	4313      	orrs	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007998:	4313      	orrs	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079ac:	2300      	movs	r3, #0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	40012c00 	.word	0x40012c00
 80079c0:	40013400 	.word	0x40013400
 80079c4:	40015000 	.word	0x40015000

080079c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d101      	bne.n	8007a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e042      	b.n	8007aec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d106      	bne.n	8007a7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7fa fa1f 	bl	8001ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2224      	movs	r2, #36	; 0x24
 8007a82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f022 0201 	bic.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 ff5c 	bl	800895c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fc5d 	bl	8008364 <UART_SetConfig>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d101      	bne.n	8007ab4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e01b      	b.n	8007aec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ac2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	689a      	ldr	r2, [r3, #8]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ad2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 0201 	orr.w	r2, r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 ffdb 	bl	8008aa0 <UART_CheckIdleState>
 8007aea:	4603      	mov	r3, r0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3708      	adds	r7, #8
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b091      	sub	sp, #68	; 0x44
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	4613      	mov	r3, r2
 8007b00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b08:	2b20      	cmp	r3, #32
 8007b0a:	d178      	bne.n	8007bfe <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d002      	beq.n	8007b18 <HAL_UART_Transmit_IT+0x24>
 8007b12:	88fb      	ldrh	r3, [r7, #6]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e071      	b.n	8007c00 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	88fa      	ldrh	r2, [r7, #6]
 8007b26:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	88fa      	ldrh	r2, [r7, #6]
 8007b2e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2200      	movs	r2, #0
 8007b36:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2221      	movs	r2, #33	; 0x21
 8007b44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b50:	d12a      	bne.n	8007ba8 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b5a:	d107      	bne.n	8007b6c <HAL_UART_Transmit_IT+0x78>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d103      	bne.n	8007b6c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	4a29      	ldr	r2, [pc, #164]	; (8007c0c <HAL_UART_Transmit_IT+0x118>)
 8007b68:	679a      	str	r2, [r3, #120]	; 0x78
 8007b6a:	e002      	b.n	8007b72 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4a28      	ldr	r2, [pc, #160]	; (8007c10 <HAL_UART_Transmit_IT+0x11c>)
 8007b70:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3308      	adds	r3, #8
 8007b78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007b88:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b92:	637a      	str	r2, [r7, #52]	; 0x34
 8007b94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e5      	bne.n	8007b72 <HAL_UART_Transmit_IT+0x7e>
 8007ba6:	e028      	b.n	8007bfa <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bb0:	d107      	bne.n	8007bc2 <HAL_UART_Transmit_IT+0xce>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d103      	bne.n	8007bc2 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	4a15      	ldr	r2, [pc, #84]	; (8007c14 <HAL_UART_Transmit_IT+0x120>)
 8007bbe:	679a      	str	r2, [r3, #120]	; 0x78
 8007bc0:	e002      	b.n	8007bc8 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	4a14      	ldr	r2, [pc, #80]	; (8007c18 <HAL_UART_Transmit_IT+0x124>)
 8007bc6:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	e853 3f00 	ldrex	r3, [r3]
 8007bd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007be6:	623b      	str	r3, [r7, #32]
 8007be8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bea:	69f9      	ldr	r1, [r7, #28]
 8007bec:	6a3a      	ldr	r2, [r7, #32]
 8007bee:	e841 2300 	strex	r3, r2, [r1]
 8007bf2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1e6      	bne.n	8007bc8 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	e000      	b.n	8007c00 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007bfe:	2302      	movs	r3, #2
  }
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3744      	adds	r7, #68	; 0x44
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	080093db 	.word	0x080093db
 8007c10:	080092fb 	.word	0x080092fb
 8007c14:	08009239 	.word	0x08009239
 8007c18:	08009181 	.word	0x08009181

08007c1c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08a      	sub	sp, #40	; 0x28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	4613      	mov	r3, r2
 8007c28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c30:	2b20      	cmp	r3, #32
 8007c32:	d137      	bne.n	8007ca4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <HAL_UART_Receive_DMA+0x24>
 8007c3a:	88fb      	ldrh	r3, [r7, #6]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e030      	b.n	8007ca6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a18      	ldr	r2, [pc, #96]	; (8007cb0 <HAL_UART_Receive_DMA+0x94>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d01f      	beq.n	8007c94 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d018      	beq.n	8007c94 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	e853 3f00 	ldrex	r3, [r3]
 8007c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007c76:	627b      	str	r3, [r7, #36]	; 0x24
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c80:	623b      	str	r3, [r7, #32]
 8007c82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	69f9      	ldr	r1, [r7, #28]
 8007c86:	6a3a      	ldr	r2, [r7, #32]
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e6      	bne.n	8007c62 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007c94:	88fb      	ldrh	r3, [r7, #6]
 8007c96:	461a      	mov	r2, r3
 8007c98:	68b9      	ldr	r1, [r7, #8]
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f001 f818 	bl	8008cd0 <UART_Start_Receive_DMA>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	e000      	b.n	8007ca6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ca4:	2302      	movs	r3, #2
  }
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3728      	adds	r7, #40	; 0x28
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	40008000 	.word	0x40008000

08007cb4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b0ba      	sub	sp, #232	; 0xe8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007cda:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007cde:	f640 030f 	movw	r3, #2063	; 0x80f
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007ce8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d11b      	bne.n	8007d28 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cf4:	f003 0320 	and.w	r3, r3, #32
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d015      	beq.n	8007d28 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d00:	f003 0320 	and.w	r3, r3, #32
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d105      	bne.n	8007d14 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007d08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d009      	beq.n	8007d28 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f000 82e3 	beq.w	80082e4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	4798      	blx	r3
      }
      return;
 8007d26:	e2dd      	b.n	80082e4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007d28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f000 8123 	beq.w	8007f78 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007d32:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007d36:	4b8d      	ldr	r3, [pc, #564]	; (8007f6c <HAL_UART_IRQHandler+0x2b8>)
 8007d38:	4013      	ands	r3, r2
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d106      	bne.n	8007d4c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007d3e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007d42:	4b8b      	ldr	r3, [pc, #556]	; (8007f70 <HAL_UART_IRQHandler+0x2bc>)
 8007d44:	4013      	ands	r3, r2
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 8116 	beq.w	8007f78 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d50:	f003 0301 	and.w	r3, r3, #1
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d011      	beq.n	8007d7c <HAL_UART_IRQHandler+0xc8>
 8007d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00b      	beq.n	8007d7c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d72:	f043 0201 	orr.w	r2, r3, #1
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d80:	f003 0302 	and.w	r3, r3, #2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d011      	beq.n	8007dac <HAL_UART_IRQHandler+0xf8>
 8007d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d8c:	f003 0301 	and.w	r3, r3, #1
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00b      	beq.n	8007dac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da2:	f043 0204 	orr.w	r2, r3, #4
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db0:	f003 0304 	and.w	r3, r3, #4
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d011      	beq.n	8007ddc <HAL_UART_IRQHandler+0x128>
 8007db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dbc:	f003 0301 	and.w	r3, r3, #1
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00b      	beq.n	8007ddc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2204      	movs	r2, #4
 8007dca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dd2:	f043 0202 	orr.w	r2, r3, #2
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de0:	f003 0308 	and.w	r3, r3, #8
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d017      	beq.n	8007e18 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dec:	f003 0320 	and.w	r3, r3, #32
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d105      	bne.n	8007e00 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007df4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007df8:	4b5c      	ldr	r3, [pc, #368]	; (8007f6c <HAL_UART_IRQHandler+0x2b8>)
 8007dfa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00b      	beq.n	8007e18 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2208      	movs	r2, #8
 8007e06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e0e:	f043 0208 	orr.w	r2, r3, #8
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007e18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d012      	beq.n	8007e4a <HAL_UART_IRQHandler+0x196>
 8007e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00c      	beq.n	8007e4a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e40:	f043 0220 	orr.w	r2, r3, #32
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f000 8249 	beq.w	80082e8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e5a:	f003 0320 	and.w	r3, r3, #32
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d013      	beq.n	8007e8a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e66:	f003 0320 	and.w	r3, r3, #32
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d105      	bne.n	8007e7a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d007      	beq.n	8007e8a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d003      	beq.n	8007e8a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9e:	2b40      	cmp	r3, #64	; 0x40
 8007ea0:	d005      	beq.n	8007eae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ea6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d054      	beq.n	8007f58 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fff5 	bl	8008e9e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ebe:	2b40      	cmp	r3, #64	; 0x40
 8007ec0:	d146      	bne.n	8007f50 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3308      	adds	r3, #8
 8007ec8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ed0:	e853 3f00 	ldrex	r3, [r3]
 8007ed4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007ed8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007edc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007eee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007ef2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007efa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1d9      	bne.n	8007ec2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d017      	beq.n	8007f48 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f1e:	4a15      	ldr	r2, [pc, #84]	; (8007f74 <HAL_UART_IRQHandler+0x2c0>)
 8007f20:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fc fc47 	bl	80047bc <HAL_DMA_Abort_IT>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d019      	beq.n	8007f68 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007f42:	4610      	mov	r0, r2
 8007f44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f46:	e00f      	b.n	8007f68 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 f9f5 	bl	8008338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f4e:	e00b      	b.n	8007f68 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 f9f1 	bl	8008338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f56:	e007      	b.n	8007f68 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f9ed 	bl	8008338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007f66:	e1bf      	b.n	80082e8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f68:	bf00      	nop
    return;
 8007f6a:	e1bd      	b.n	80082e8 <HAL_UART_IRQHandler+0x634>
 8007f6c:	10000001 	.word	0x10000001
 8007f70:	04000120 	.word	0x04000120
 8007f74:	08009155 	.word	0x08009155

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	f040 8153 	bne.w	8008228 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f86:	f003 0310 	and.w	r3, r3, #16
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 814c 	beq.w	8008228 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f94:	f003 0310 	and.w	r3, r3, #16
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 8145 	beq.w	8008228 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2210      	movs	r2, #16
 8007fa4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fb0:	2b40      	cmp	r3, #64	; 0x40
 8007fb2:	f040 80bb 	bne.w	800812c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007fc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f000 818f 	beq.w	80082ec <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007fd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	f080 8187 	bcs.w	80082ec <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fe4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 0320 	and.w	r3, r3, #32
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f040 8087 	bne.w	800810a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008010:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008018:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	461a      	mov	r2, r3
 8008022:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008026:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800802a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008032:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800803e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1da      	bne.n	8007ffc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3308      	adds	r3, #8
 800804c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008056:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008058:	f023 0301 	bic.w	r3, r3, #1
 800805c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3308      	adds	r3, #8
 8008066:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800806a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800806e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008070:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008072:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008076:	e841 2300 	strex	r3, r2, [r1]
 800807a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800807c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1e1      	bne.n	8008046 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3308      	adds	r3, #8
 8008088:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800808c:	e853 3f00 	ldrex	r3, [r3]
 8008090:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008092:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008094:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008098:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	3308      	adds	r3, #8
 80080a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080ae:	e841 2300 	strex	r3, r2, [r1]
 80080b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1e3      	bne.n	8008082 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2220      	movs	r2, #32
 80080be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080d8:	f023 0310 	bic.w	r3, r3, #16
 80080dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	461a      	mov	r2, r3
 80080e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80080ea:	65bb      	str	r3, [r7, #88]	; 0x58
 80080ec:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80080f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080f2:	e841 2300 	strex	r3, r2, [r1]
 80080f6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80080f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1e4      	bne.n	80080c8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008104:	4618      	mov	r0, r3
 8008106:	f7fc fb00 	bl	800470a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2202      	movs	r2, #2
 800810e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800811c:	b29b      	uxth	r3, r3
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	b29b      	uxth	r3, r3
 8008122:	4619      	mov	r1, r3
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f911 	bl	800834c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800812a:	e0df      	b.n	80082ec <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008138:	b29b      	uxth	r3, r3
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008146:	b29b      	uxth	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	f000 80d1 	beq.w	80082f0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800814e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008152:	2b00      	cmp	r3, #0
 8008154:	f000 80cc 	beq.w	80082f0 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008160:	e853 3f00 	ldrex	r3, [r3]
 8008164:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008168:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800816c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	461a      	mov	r2, r3
 8008176:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800817a:	647b      	str	r3, [r7, #68]	; 0x44
 800817c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008180:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008182:	e841 2300 	strex	r3, r2, [r1]
 8008186:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1e4      	bne.n	8008158 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3308      	adds	r3, #8
 8008194:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	e853 3f00 	ldrex	r3, [r3]
 800819c:	623b      	str	r3, [r7, #32]
   return(result);
 800819e:	6a3b      	ldr	r3, [r7, #32]
 80081a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081a4:	f023 0301 	bic.w	r3, r3, #1
 80081a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3308      	adds	r3, #8
 80081b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081b6:	633a      	str	r2, [r7, #48]	; 0x30
 80081b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081be:	e841 2300 	strex	r3, r2, [r1]
 80081c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1e1      	bne.n	800818e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2220      	movs	r2, #32
 80081ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	e853 3f00 	ldrex	r3, [r3]
 80081ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 0310 	bic.w	r3, r3, #16
 80081f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008200:	61fb      	str	r3, [r7, #28]
 8008202:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008204:	69b9      	ldr	r1, [r7, #24]
 8008206:	69fa      	ldr	r2, [r7, #28]
 8008208:	e841 2300 	strex	r3, r2, [r1]
 800820c:	617b      	str	r3, [r7, #20]
   return(result);
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1e4      	bne.n	80081de <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2202      	movs	r2, #2
 8008218:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800821a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f893 	bl	800834c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008226:	e063      	b.n	80082f0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800822c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00e      	beq.n	8008252 <HAL_UART_IRQHandler+0x59e>
 8008234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008238:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d008      	beq.n	8008252 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008248:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f001 f965 	bl	800951a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008250:	e051      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800825a:	2b00      	cmp	r3, #0
 800825c:	d014      	beq.n	8008288 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800825e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008266:	2b00      	cmp	r3, #0
 8008268:	d105      	bne.n	8008276 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800826a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800826e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d008      	beq.n	8008288 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800827a:	2b00      	cmp	r3, #0
 800827c:	d03a      	beq.n	80082f4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	4798      	blx	r3
    }
    return;
 8008286:	e035      	b.n	80082f4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008290:	2b00      	cmp	r3, #0
 8008292:	d009      	beq.n	80082a8 <HAL_UART_IRQHandler+0x5f4>
 8008294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829c:	2b00      	cmp	r3, #0
 800829e:	d003      	beq.n	80082a8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f001 f90f 	bl	80094c4 <UART_EndTransmit_IT>
    return;
 80082a6:	e026      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80082a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d009      	beq.n	80082c8 <HAL_UART_IRQHandler+0x614>
 80082b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d003      	beq.n	80082c8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f001 f93e 	bl	8009542 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082c6:	e016      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80082c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d010      	beq.n	80082f6 <HAL_UART_IRQHandler+0x642>
 80082d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	da0c      	bge.n	80082f6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f001 f926 	bl	800952e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082e2:	e008      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
      return;
 80082e4:	bf00      	nop
 80082e6:	e006      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
    return;
 80082e8:	bf00      	nop
 80082ea:	e004      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
      return;
 80082ec:	bf00      	nop
 80082ee:	e002      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
      return;
 80082f0:	bf00      	nop
 80082f2:	e000      	b.n	80082f6 <HAL_UART_IRQHandler+0x642>
    return;
 80082f4:	bf00      	nop
  }
}
 80082f6:	37e8      	adds	r7, #232	; 0xe8
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008368:	b08c      	sub	sp, #48	; 0x30
 800836a:	af00      	add	r7, sp, #0
 800836c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800836e:	2300      	movs	r3, #0
 8008370:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	689a      	ldr	r2, [r3, #8]
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	431a      	orrs	r2, r3
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	695b      	ldr	r3, [r3, #20]
 8008382:	431a      	orrs	r2, r3
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	4313      	orrs	r3, r2
 800838a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	4baa      	ldr	r3, [pc, #680]	; (800863c <UART_SetConfig+0x2d8>)
 8008394:	4013      	ands	r3, r2
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	6812      	ldr	r2, [r2, #0]
 800839a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800839c:	430b      	orrs	r3, r1
 800839e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	68da      	ldr	r2, [r3, #12]
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	430a      	orrs	r2, r1
 80083b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a9f      	ldr	r2, [pc, #636]	; (8008640 <UART_SetConfig+0x2dc>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d004      	beq.n	80083d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083cc:	4313      	orrs	r3, r2
 80083ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80083da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	6812      	ldr	r2, [r2, #0]
 80083e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083e4:	430b      	orrs	r3, r1
 80083e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ee:	f023 010f 	bic.w	r1, r3, #15
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a90      	ldr	r2, [pc, #576]	; (8008644 <UART_SetConfig+0x2e0>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d125      	bne.n	8008454 <UART_SetConfig+0xf0>
 8008408:	4b8f      	ldr	r3, [pc, #572]	; (8008648 <UART_SetConfig+0x2e4>)
 800840a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800840e:	f003 0303 	and.w	r3, r3, #3
 8008412:	2b03      	cmp	r3, #3
 8008414:	d81a      	bhi.n	800844c <UART_SetConfig+0xe8>
 8008416:	a201      	add	r2, pc, #4	; (adr r2, 800841c <UART_SetConfig+0xb8>)
 8008418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841c:	0800842d 	.word	0x0800842d
 8008420:	0800843d 	.word	0x0800843d
 8008424:	08008435 	.word	0x08008435
 8008428:	08008445 	.word	0x08008445
 800842c:	2301      	movs	r3, #1
 800842e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008432:	e116      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008434:	2302      	movs	r3, #2
 8008436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800843a:	e112      	b.n	8008662 <UART_SetConfig+0x2fe>
 800843c:	2304      	movs	r3, #4
 800843e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008442:	e10e      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008444:	2308      	movs	r3, #8
 8008446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800844a:	e10a      	b.n	8008662 <UART_SetConfig+0x2fe>
 800844c:	2310      	movs	r3, #16
 800844e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008452:	e106      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a7c      	ldr	r2, [pc, #496]	; (800864c <UART_SetConfig+0x2e8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d138      	bne.n	80084d0 <UART_SetConfig+0x16c>
 800845e:	4b7a      	ldr	r3, [pc, #488]	; (8008648 <UART_SetConfig+0x2e4>)
 8008460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008464:	f003 030c 	and.w	r3, r3, #12
 8008468:	2b0c      	cmp	r3, #12
 800846a:	d82d      	bhi.n	80084c8 <UART_SetConfig+0x164>
 800846c:	a201      	add	r2, pc, #4	; (adr r2, 8008474 <UART_SetConfig+0x110>)
 800846e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008472:	bf00      	nop
 8008474:	080084a9 	.word	0x080084a9
 8008478:	080084c9 	.word	0x080084c9
 800847c:	080084c9 	.word	0x080084c9
 8008480:	080084c9 	.word	0x080084c9
 8008484:	080084b9 	.word	0x080084b9
 8008488:	080084c9 	.word	0x080084c9
 800848c:	080084c9 	.word	0x080084c9
 8008490:	080084c9 	.word	0x080084c9
 8008494:	080084b1 	.word	0x080084b1
 8008498:	080084c9 	.word	0x080084c9
 800849c:	080084c9 	.word	0x080084c9
 80084a0:	080084c9 	.word	0x080084c9
 80084a4:	080084c1 	.word	0x080084c1
 80084a8:	2300      	movs	r3, #0
 80084aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084ae:	e0d8      	b.n	8008662 <UART_SetConfig+0x2fe>
 80084b0:	2302      	movs	r3, #2
 80084b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084b6:	e0d4      	b.n	8008662 <UART_SetConfig+0x2fe>
 80084b8:	2304      	movs	r3, #4
 80084ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084be:	e0d0      	b.n	8008662 <UART_SetConfig+0x2fe>
 80084c0:	2308      	movs	r3, #8
 80084c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084c6:	e0cc      	b.n	8008662 <UART_SetConfig+0x2fe>
 80084c8:	2310      	movs	r3, #16
 80084ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084ce:	e0c8      	b.n	8008662 <UART_SetConfig+0x2fe>
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a5e      	ldr	r2, [pc, #376]	; (8008650 <UART_SetConfig+0x2ec>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d125      	bne.n	8008526 <UART_SetConfig+0x1c2>
 80084da:	4b5b      	ldr	r3, [pc, #364]	; (8008648 <UART_SetConfig+0x2e4>)
 80084dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80084e4:	2b30      	cmp	r3, #48	; 0x30
 80084e6:	d016      	beq.n	8008516 <UART_SetConfig+0x1b2>
 80084e8:	2b30      	cmp	r3, #48	; 0x30
 80084ea:	d818      	bhi.n	800851e <UART_SetConfig+0x1ba>
 80084ec:	2b20      	cmp	r3, #32
 80084ee:	d00a      	beq.n	8008506 <UART_SetConfig+0x1a2>
 80084f0:	2b20      	cmp	r3, #32
 80084f2:	d814      	bhi.n	800851e <UART_SetConfig+0x1ba>
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d002      	beq.n	80084fe <UART_SetConfig+0x19a>
 80084f8:	2b10      	cmp	r3, #16
 80084fa:	d008      	beq.n	800850e <UART_SetConfig+0x1aa>
 80084fc:	e00f      	b.n	800851e <UART_SetConfig+0x1ba>
 80084fe:	2300      	movs	r3, #0
 8008500:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008504:	e0ad      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008506:	2302      	movs	r3, #2
 8008508:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800850c:	e0a9      	b.n	8008662 <UART_SetConfig+0x2fe>
 800850e:	2304      	movs	r3, #4
 8008510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008514:	e0a5      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008516:	2308      	movs	r3, #8
 8008518:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800851c:	e0a1      	b.n	8008662 <UART_SetConfig+0x2fe>
 800851e:	2310      	movs	r3, #16
 8008520:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008524:	e09d      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a4a      	ldr	r2, [pc, #296]	; (8008654 <UART_SetConfig+0x2f0>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d125      	bne.n	800857c <UART_SetConfig+0x218>
 8008530:	4b45      	ldr	r3, [pc, #276]	; (8008648 <UART_SetConfig+0x2e4>)
 8008532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008536:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800853a:	2bc0      	cmp	r3, #192	; 0xc0
 800853c:	d016      	beq.n	800856c <UART_SetConfig+0x208>
 800853e:	2bc0      	cmp	r3, #192	; 0xc0
 8008540:	d818      	bhi.n	8008574 <UART_SetConfig+0x210>
 8008542:	2b80      	cmp	r3, #128	; 0x80
 8008544:	d00a      	beq.n	800855c <UART_SetConfig+0x1f8>
 8008546:	2b80      	cmp	r3, #128	; 0x80
 8008548:	d814      	bhi.n	8008574 <UART_SetConfig+0x210>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d002      	beq.n	8008554 <UART_SetConfig+0x1f0>
 800854e:	2b40      	cmp	r3, #64	; 0x40
 8008550:	d008      	beq.n	8008564 <UART_SetConfig+0x200>
 8008552:	e00f      	b.n	8008574 <UART_SetConfig+0x210>
 8008554:	2300      	movs	r3, #0
 8008556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800855a:	e082      	b.n	8008662 <UART_SetConfig+0x2fe>
 800855c:	2302      	movs	r3, #2
 800855e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008562:	e07e      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008564:	2304      	movs	r3, #4
 8008566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800856a:	e07a      	b.n	8008662 <UART_SetConfig+0x2fe>
 800856c:	2308      	movs	r3, #8
 800856e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008572:	e076      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008574:	2310      	movs	r3, #16
 8008576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800857a:	e072      	b.n	8008662 <UART_SetConfig+0x2fe>
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a35      	ldr	r2, [pc, #212]	; (8008658 <UART_SetConfig+0x2f4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d12a      	bne.n	80085dc <UART_SetConfig+0x278>
 8008586:	4b30      	ldr	r3, [pc, #192]	; (8008648 <UART_SetConfig+0x2e4>)
 8008588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800858c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008590:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008594:	d01a      	beq.n	80085cc <UART_SetConfig+0x268>
 8008596:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800859a:	d81b      	bhi.n	80085d4 <UART_SetConfig+0x270>
 800859c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085a0:	d00c      	beq.n	80085bc <UART_SetConfig+0x258>
 80085a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085a6:	d815      	bhi.n	80085d4 <UART_SetConfig+0x270>
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d003      	beq.n	80085b4 <UART_SetConfig+0x250>
 80085ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085b0:	d008      	beq.n	80085c4 <UART_SetConfig+0x260>
 80085b2:	e00f      	b.n	80085d4 <UART_SetConfig+0x270>
 80085b4:	2300      	movs	r3, #0
 80085b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085ba:	e052      	b.n	8008662 <UART_SetConfig+0x2fe>
 80085bc:	2302      	movs	r3, #2
 80085be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085c2:	e04e      	b.n	8008662 <UART_SetConfig+0x2fe>
 80085c4:	2304      	movs	r3, #4
 80085c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085ca:	e04a      	b.n	8008662 <UART_SetConfig+0x2fe>
 80085cc:	2308      	movs	r3, #8
 80085ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085d2:	e046      	b.n	8008662 <UART_SetConfig+0x2fe>
 80085d4:	2310      	movs	r3, #16
 80085d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085da:	e042      	b.n	8008662 <UART_SetConfig+0x2fe>
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a17      	ldr	r2, [pc, #92]	; (8008640 <UART_SetConfig+0x2dc>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d13a      	bne.n	800865c <UART_SetConfig+0x2f8>
 80085e6:	4b18      	ldr	r3, [pc, #96]	; (8008648 <UART_SetConfig+0x2e4>)
 80085e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80085f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80085f4:	d01a      	beq.n	800862c <UART_SetConfig+0x2c8>
 80085f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80085fa:	d81b      	bhi.n	8008634 <UART_SetConfig+0x2d0>
 80085fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008600:	d00c      	beq.n	800861c <UART_SetConfig+0x2b8>
 8008602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008606:	d815      	bhi.n	8008634 <UART_SetConfig+0x2d0>
 8008608:	2b00      	cmp	r3, #0
 800860a:	d003      	beq.n	8008614 <UART_SetConfig+0x2b0>
 800860c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008610:	d008      	beq.n	8008624 <UART_SetConfig+0x2c0>
 8008612:	e00f      	b.n	8008634 <UART_SetConfig+0x2d0>
 8008614:	2300      	movs	r3, #0
 8008616:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800861a:	e022      	b.n	8008662 <UART_SetConfig+0x2fe>
 800861c:	2302      	movs	r3, #2
 800861e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008622:	e01e      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008624:	2304      	movs	r3, #4
 8008626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800862a:	e01a      	b.n	8008662 <UART_SetConfig+0x2fe>
 800862c:	2308      	movs	r3, #8
 800862e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008632:	e016      	b.n	8008662 <UART_SetConfig+0x2fe>
 8008634:	2310      	movs	r3, #16
 8008636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800863a:	e012      	b.n	8008662 <UART_SetConfig+0x2fe>
 800863c:	cfff69f3 	.word	0xcfff69f3
 8008640:	40008000 	.word	0x40008000
 8008644:	40013800 	.word	0x40013800
 8008648:	40021000 	.word	0x40021000
 800864c:	40004400 	.word	0x40004400
 8008650:	40004800 	.word	0x40004800
 8008654:	40004c00 	.word	0x40004c00
 8008658:	40005000 	.word	0x40005000
 800865c:	2310      	movs	r3, #16
 800865e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4aae      	ldr	r2, [pc, #696]	; (8008920 <UART_SetConfig+0x5bc>)
 8008668:	4293      	cmp	r3, r2
 800866a:	f040 8097 	bne.w	800879c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800866e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008672:	2b08      	cmp	r3, #8
 8008674:	d823      	bhi.n	80086be <UART_SetConfig+0x35a>
 8008676:	a201      	add	r2, pc, #4	; (adr r2, 800867c <UART_SetConfig+0x318>)
 8008678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800867c:	080086a1 	.word	0x080086a1
 8008680:	080086bf 	.word	0x080086bf
 8008684:	080086a9 	.word	0x080086a9
 8008688:	080086bf 	.word	0x080086bf
 800868c:	080086af 	.word	0x080086af
 8008690:	080086bf 	.word	0x080086bf
 8008694:	080086bf 	.word	0x080086bf
 8008698:	080086bf 	.word	0x080086bf
 800869c:	080086b7 	.word	0x080086b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086a0:	f7fd f97e 	bl	80059a0 <HAL_RCC_GetPCLK1Freq>
 80086a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80086a6:	e010      	b.n	80086ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086a8:	4b9e      	ldr	r3, [pc, #632]	; (8008924 <UART_SetConfig+0x5c0>)
 80086aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80086ac:	e00d      	b.n	80086ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ae:	f7fd f909 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 80086b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80086b4:	e009      	b.n	80086ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80086bc:	e005      	b.n	80086ca <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80086be:	2300      	movs	r3, #0
 80086c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80086c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80086ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f000 8130 	beq.w	8008932 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d6:	4a94      	ldr	r2, [pc, #592]	; (8008928 <UART_SetConfig+0x5c4>)
 80086d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086dc:	461a      	mov	r2, r3
 80086de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80086e4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	4613      	mov	r3, r2
 80086ec:	005b      	lsls	r3, r3, #1
 80086ee:	4413      	add	r3, r2
 80086f0:	69ba      	ldr	r2, [r7, #24]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d305      	bcc.n	8008702 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086fc:	69ba      	ldr	r2, [r7, #24]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d903      	bls.n	800870a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008708:	e113      	b.n	8008932 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	2200      	movs	r2, #0
 800870e:	60bb      	str	r3, [r7, #8]
 8008710:	60fa      	str	r2, [r7, #12]
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008716:	4a84      	ldr	r2, [pc, #528]	; (8008928 <UART_SetConfig+0x5c4>)
 8008718:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800871c:	b29b      	uxth	r3, r3
 800871e:	2200      	movs	r2, #0
 8008720:	603b      	str	r3, [r7, #0]
 8008722:	607a      	str	r2, [r7, #4]
 8008724:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008728:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800872c:	f7f8 f992 	bl	8000a54 <__aeabi_uldivmod>
 8008730:	4602      	mov	r2, r0
 8008732:	460b      	mov	r3, r1
 8008734:	4610      	mov	r0, r2
 8008736:	4619      	mov	r1, r3
 8008738:	f04f 0200 	mov.w	r2, #0
 800873c:	f04f 0300 	mov.w	r3, #0
 8008740:	020b      	lsls	r3, r1, #8
 8008742:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008746:	0202      	lsls	r2, r0, #8
 8008748:	6979      	ldr	r1, [r7, #20]
 800874a:	6849      	ldr	r1, [r1, #4]
 800874c:	0849      	lsrs	r1, r1, #1
 800874e:	2000      	movs	r0, #0
 8008750:	460c      	mov	r4, r1
 8008752:	4605      	mov	r5, r0
 8008754:	eb12 0804 	adds.w	r8, r2, r4
 8008758:	eb43 0905 	adc.w	r9, r3, r5
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	469a      	mov	sl, r3
 8008764:	4693      	mov	fp, r2
 8008766:	4652      	mov	r2, sl
 8008768:	465b      	mov	r3, fp
 800876a:	4640      	mov	r0, r8
 800876c:	4649      	mov	r1, r9
 800876e:	f7f8 f971 	bl	8000a54 <__aeabi_uldivmod>
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	4613      	mov	r3, r2
 8008778:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800877a:	6a3b      	ldr	r3, [r7, #32]
 800877c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008780:	d308      	bcc.n	8008794 <UART_SetConfig+0x430>
 8008782:	6a3b      	ldr	r3, [r7, #32]
 8008784:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008788:	d204      	bcs.n	8008794 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	6a3a      	ldr	r2, [r7, #32]
 8008790:	60da      	str	r2, [r3, #12]
 8008792:	e0ce      	b.n	8008932 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800879a:	e0ca      	b.n	8008932 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087a4:	d166      	bne.n	8008874 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80087a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80087aa:	2b08      	cmp	r3, #8
 80087ac:	d827      	bhi.n	80087fe <UART_SetConfig+0x49a>
 80087ae:	a201      	add	r2, pc, #4	; (adr r2, 80087b4 <UART_SetConfig+0x450>)
 80087b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b4:	080087d9 	.word	0x080087d9
 80087b8:	080087e1 	.word	0x080087e1
 80087bc:	080087e9 	.word	0x080087e9
 80087c0:	080087ff 	.word	0x080087ff
 80087c4:	080087ef 	.word	0x080087ef
 80087c8:	080087ff 	.word	0x080087ff
 80087cc:	080087ff 	.word	0x080087ff
 80087d0:	080087ff 	.word	0x080087ff
 80087d4:	080087f7 	.word	0x080087f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087d8:	f7fd f8e2 	bl	80059a0 <HAL_RCC_GetPCLK1Freq>
 80087dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80087de:	e014      	b.n	800880a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087e0:	f7fd f8f4 	bl	80059cc <HAL_RCC_GetPCLK2Freq>
 80087e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80087e6:	e010      	b.n	800880a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087e8:	4b4e      	ldr	r3, [pc, #312]	; (8008924 <UART_SetConfig+0x5c0>)
 80087ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80087ec:	e00d      	b.n	800880a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087ee:	f7fd f869 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 80087f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80087f4:	e009      	b.n	800880a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80087fc:	e005      	b.n	800880a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80087fe:	2300      	movs	r3, #0
 8008800:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008808:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800880a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880c:	2b00      	cmp	r3, #0
 800880e:	f000 8090 	beq.w	8008932 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	4a44      	ldr	r2, [pc, #272]	; (8008928 <UART_SetConfig+0x5c4>)
 8008818:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800881c:	461a      	mov	r2, r3
 800881e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008820:	fbb3 f3f2 	udiv	r3, r3, r2
 8008824:	005a      	lsls	r2, r3, #1
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	085b      	lsrs	r3, r3, #1
 800882c:	441a      	add	r2, r3
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	fbb2 f3f3 	udiv	r3, r2, r3
 8008836:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	2b0f      	cmp	r3, #15
 800883c:	d916      	bls.n	800886c <UART_SetConfig+0x508>
 800883e:	6a3b      	ldr	r3, [r7, #32]
 8008840:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008844:	d212      	bcs.n	800886c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008846:	6a3b      	ldr	r3, [r7, #32]
 8008848:	b29b      	uxth	r3, r3
 800884a:	f023 030f 	bic.w	r3, r3, #15
 800884e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008850:	6a3b      	ldr	r3, [r7, #32]
 8008852:	085b      	lsrs	r3, r3, #1
 8008854:	b29b      	uxth	r3, r3
 8008856:	f003 0307 	and.w	r3, r3, #7
 800885a:	b29a      	uxth	r2, r3
 800885c:	8bfb      	ldrh	r3, [r7, #30]
 800885e:	4313      	orrs	r3, r2
 8008860:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	8bfa      	ldrh	r2, [r7, #30]
 8008868:	60da      	str	r2, [r3, #12]
 800886a:	e062      	b.n	8008932 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008872:	e05e      	b.n	8008932 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008874:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008878:	2b08      	cmp	r3, #8
 800887a:	d828      	bhi.n	80088ce <UART_SetConfig+0x56a>
 800887c:	a201      	add	r2, pc, #4	; (adr r2, 8008884 <UART_SetConfig+0x520>)
 800887e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008882:	bf00      	nop
 8008884:	080088a9 	.word	0x080088a9
 8008888:	080088b1 	.word	0x080088b1
 800888c:	080088b9 	.word	0x080088b9
 8008890:	080088cf 	.word	0x080088cf
 8008894:	080088bf 	.word	0x080088bf
 8008898:	080088cf 	.word	0x080088cf
 800889c:	080088cf 	.word	0x080088cf
 80088a0:	080088cf 	.word	0x080088cf
 80088a4:	080088c7 	.word	0x080088c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088a8:	f7fd f87a 	bl	80059a0 <HAL_RCC_GetPCLK1Freq>
 80088ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088ae:	e014      	b.n	80088da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088b0:	f7fd f88c 	bl	80059cc <HAL_RCC_GetPCLK2Freq>
 80088b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088b6:	e010      	b.n	80088da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088b8:	4b1a      	ldr	r3, [pc, #104]	; (8008924 <UART_SetConfig+0x5c0>)
 80088ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088bc:	e00d      	b.n	80088da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088be:	f7fd f801 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 80088c2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088c4:	e009      	b.n	80088da <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088cc:	e005      	b.n	80088da <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80088d8:	bf00      	nop
    }

    if (pclk != 0U)
 80088da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d028      	beq.n	8008932 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	4a10      	ldr	r2, [pc, #64]	; (8008928 <UART_SetConfig+0x5c4>)
 80088e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088ea:	461a      	mov	r2, r3
 80088ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	085b      	lsrs	r3, r3, #1
 80088f8:	441a      	add	r2, r3
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008902:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008904:	6a3b      	ldr	r3, [r7, #32]
 8008906:	2b0f      	cmp	r3, #15
 8008908:	d910      	bls.n	800892c <UART_SetConfig+0x5c8>
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008910:	d20c      	bcs.n	800892c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	b29a      	uxth	r2, r3
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	60da      	str	r2, [r3, #12]
 800891c:	e009      	b.n	8008932 <UART_SetConfig+0x5ce>
 800891e:	bf00      	nop
 8008920:	40008000 	.word	0x40008000
 8008924:	00f42400 	.word	0x00f42400
 8008928:	08009850 	.word	0x08009850
      }
      else
      {
        ret = HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	2201      	movs	r2, #1
 8008936:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	2201      	movs	r2, #1
 800893e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	2200      	movs	r2, #0
 8008946:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2200      	movs	r2, #0
 800894c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800894e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008952:	4618      	mov	r0, r3
 8008954:	3730      	adds	r7, #48	; 0x30
 8008956:	46bd      	mov	sp, r7
 8008958:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800895c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008968:	f003 0308 	and.w	r3, r3, #8
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00a      	beq.n	8008986 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	430a      	orrs	r2, r1
 8008984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00a      	beq.n	80089a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	430a      	orrs	r2, r1
 80089a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d00a      	beq.n	80089ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	430a      	orrs	r2, r1
 80089c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ce:	f003 0304 	and.w	r3, r3, #4
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00a      	beq.n	80089ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	430a      	orrs	r2, r1
 80089ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f0:	f003 0310 	and.w	r3, r3, #16
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00a      	beq.n	8008a0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	430a      	orrs	r2, r1
 8008a0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a12:	f003 0320 	and.w	r3, r3, #32
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00a      	beq.n	8008a30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d01a      	beq.n	8008a72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a5a:	d10a      	bne.n	8008a72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d00a      	beq.n	8008a94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	430a      	orrs	r2, r1
 8008a92:	605a      	str	r2, [r3, #4]
  }
}
 8008a94:	bf00      	nop
 8008a96:	370c      	adds	r7, #12
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b098      	sub	sp, #96	; 0x60
 8008aa4:	af02      	add	r7, sp, #8
 8008aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ab0:	f7f9 fc94 	bl	80023dc <HAL_GetTick>
 8008ab4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f003 0308 	and.w	r3, r3, #8
 8008ac0:	2b08      	cmp	r3, #8
 8008ac2:	d12f      	bne.n	8008b24 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ac4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008acc:	2200      	movs	r2, #0
 8008ace:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f88e 	bl	8008bf4 <UART_WaitOnFlagUntilTimeout>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d022      	beq.n	8008b24 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008af2:	653b      	str	r3, [r7, #80]	; 0x50
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	461a      	mov	r2, r3
 8008afa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008afc:	647b      	str	r3, [r7, #68]	; 0x44
 8008afe:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b04:	e841 2300 	strex	r3, r2, [r1]
 8008b08:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e6      	bne.n	8008ade <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2220      	movs	r2, #32
 8008b14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e063      	b.n	8008bec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0304 	and.w	r3, r3, #4
 8008b2e:	2b04      	cmp	r3, #4
 8008b30:	d149      	bne.n	8008bc6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f857 	bl	8008bf4 <UART_WaitOnFlagUntilTimeout>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d03c      	beq.n	8008bc6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b54:	e853 3f00 	ldrex	r3, [r3]
 8008b58:	623b      	str	r3, [r7, #32]
   return(result);
 8008b5a:	6a3b      	ldr	r3, [r7, #32]
 8008b5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b6a:	633b      	str	r3, [r7, #48]	; 0x30
 8008b6c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b72:	e841 2300 	strex	r3, r2, [r1]
 8008b76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d1e6      	bne.n	8008b4c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	3308      	adds	r3, #8
 8008b84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	e853 3f00 	ldrex	r3, [r3]
 8008b8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f023 0301 	bic.w	r3, r3, #1
 8008b94:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	3308      	adds	r3, #8
 8008b9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b9e:	61fa      	str	r2, [r7, #28]
 8008ba0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	69b9      	ldr	r1, [r7, #24]
 8008ba4:	69fa      	ldr	r2, [r7, #28]
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	617b      	str	r3, [r7, #20]
   return(result);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e5      	bne.n	8008b7e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2220      	movs	r2, #32
 8008bb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e012      	b.n	8008bec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2220      	movs	r2, #32
 8008bca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2220      	movs	r2, #32
 8008bd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3758      	adds	r7, #88	; 0x58
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	603b      	str	r3, [r7, #0]
 8008c00:	4613      	mov	r3, r2
 8008c02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c04:	e04f      	b.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c0c:	d04b      	beq.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c0e:	f7f9 fbe5 	bl	80023dc <HAL_GetTick>
 8008c12:	4602      	mov	r2, r0
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	1ad3      	subs	r3, r2, r3
 8008c18:	69ba      	ldr	r2, [r7, #24]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d302      	bcc.n	8008c24 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d101      	bne.n	8008c28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c24:	2303      	movs	r3, #3
 8008c26:	e04e      	b.n	8008cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f003 0304 	and.w	r3, r3, #4
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d037      	beq.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	2b80      	cmp	r3, #128	; 0x80
 8008c3a:	d034      	beq.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	2b40      	cmp	r3, #64	; 0x40
 8008c40:	d031      	beq.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	69db      	ldr	r3, [r3, #28]
 8008c48:	f003 0308 	and.w	r3, r3, #8
 8008c4c:	2b08      	cmp	r3, #8
 8008c4e:	d110      	bne.n	8008c72 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2208      	movs	r2, #8
 8008c56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c58:	68f8      	ldr	r0, [r7, #12]
 8008c5a:	f000 f920 	bl	8008e9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2208      	movs	r2, #8
 8008c62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e029      	b.n	8008cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	69db      	ldr	r3, [r3, #28]
 8008c78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c80:	d111      	bne.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 f906 	bl	8008e9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2220      	movs	r2, #32
 8008c96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e00f      	b.n	8008cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	69da      	ldr	r2, [r3, #28]
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	4013      	ands	r3, r2
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	bf0c      	ite	eq
 8008cb6:	2301      	moveq	r3, #1
 8008cb8:	2300      	movne	r3, #0
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d0a0      	beq.n	8008c06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
	...

08008cd0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b096      	sub	sp, #88	; 0x58
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	4613      	mov	r3, r2
 8008cdc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	88fa      	ldrh	r2, [r7, #6]
 8008ce8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2222      	movs	r2, #34	; 0x22
 8008cf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d02d      	beq.n	8008d62 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d0c:	4a40      	ldr	r2, [pc, #256]	; (8008e10 <UART_Start_Receive_DMA+0x140>)
 8008d0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d16:	4a3f      	ldr	r2, [pc, #252]	; (8008e14 <UART_Start_Receive_DMA+0x144>)
 8008d18:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d20:	4a3d      	ldr	r2, [pc, #244]	; (8008e18 <UART_Start_Receive_DMA+0x148>)
 8008d22:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	3324      	adds	r3, #36	; 0x24
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d40:	461a      	mov	r2, r3
 8008d42:	88fb      	ldrh	r3, [r7, #6]
 8008d44:	f7fb fc66 	bl	8004614 <HAL_DMA_Start_IT>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d009      	beq.n	8008d62 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2210      	movs	r2, #16
 8008d52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2220      	movs	r2, #32
 8008d5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e051      	b.n	8008e06 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	691b      	ldr	r3, [r3, #16]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d018      	beq.n	8008d9c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d72:	e853 3f00 	ldrex	r3, [r3]
 8008d76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	461a      	mov	r2, r3
 8008d86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d88:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d8a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008d8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d90:	e841 2300 	strex	r3, r2, [r1]
 8008d94:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1e6      	bne.n	8008d6a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	3308      	adds	r3, #8
 8008da2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008da6:	e853 3f00 	ldrex	r3, [r3]
 8008daa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dae:	f043 0301 	orr.w	r3, r3, #1
 8008db2:	653b      	str	r3, [r7, #80]	; 0x50
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3308      	adds	r3, #8
 8008dba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008dbc:	637a      	str	r2, [r7, #52]	; 0x34
 8008dbe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008dc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008dc4:	e841 2300 	strex	r3, r2, [r1]
 8008dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1e5      	bne.n	8008d9c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	3308      	adds	r3, #8
 8008dd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	e853 3f00 	ldrex	r3, [r3]
 8008dde:	613b      	str	r3, [r7, #16]
   return(result);
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008de6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	3308      	adds	r3, #8
 8008dee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008df0:	623a      	str	r2, [r7, #32]
 8008df2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df4:	69f9      	ldr	r1, [r7, #28]
 8008df6:	6a3a      	ldr	r2, [r7, #32]
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	61bb      	str	r3, [r7, #24]
   return(result);
 8008dfe:	69bb      	ldr	r3, [r7, #24]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e5      	bne.n	8008dd0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3758      	adds	r7, #88	; 0x58
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	08008f6b 	.word	0x08008f6b
 8008e14:	08009097 	.word	0x08009097
 8008e18:	080090d5 	.word	0x080090d5

08008e1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b08f      	sub	sp, #60	; 0x3c
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	e853 3f00 	ldrex	r3, [r3]
 8008e30:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008e38:	637b      	str	r3, [r7, #52]	; 0x34
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e44:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e4a:	e841 2300 	strex	r3, r2, [r1]
 8008e4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1e6      	bne.n	8008e24 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3308      	adds	r3, #8
 8008e5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	e853 3f00 	ldrex	r3, [r3]
 8008e64:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	3308      	adds	r3, #8
 8008e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e76:	61ba      	str	r2, [r7, #24]
 8008e78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e7a:	6979      	ldr	r1, [r7, #20]
 8008e7c:	69ba      	ldr	r2, [r7, #24]
 8008e7e:	e841 2300 	strex	r3, r2, [r1]
 8008e82:	613b      	str	r3, [r7, #16]
   return(result);
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d1e5      	bne.n	8008e56 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8008e92:	bf00      	nop
 8008e94:	373c      	adds	r7, #60	; 0x3c
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b095      	sub	sp, #84	; 0x54
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eae:	e853 3f00 	ldrex	r3, [r3]
 8008eb2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008eba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ec4:	643b      	str	r3, [r7, #64]	; 0x40
 8008ec6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008eca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ecc:	e841 2300 	strex	r3, r2, [r1]
 8008ed0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1e6      	bne.n	8008ea6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	3308      	adds	r3, #8
 8008ede:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	e853 3f00 	ldrex	r3, [r3]
 8008ee6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008eee:	f023 0301 	bic.w	r3, r3, #1
 8008ef2:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	3308      	adds	r3, #8
 8008efa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008efc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008efe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f04:	e841 2300 	strex	r3, r2, [r1]
 8008f08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d1e3      	bne.n	8008ed8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d118      	bne.n	8008f4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f023 0310 	bic.w	r3, r3, #16
 8008f2c:	647b      	str	r3, [r7, #68]	; 0x44
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	461a      	mov	r2, r3
 8008f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f36:	61bb      	str	r3, [r7, #24]
 8008f38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3a:	6979      	ldr	r1, [r7, #20]
 8008f3c:	69ba      	ldr	r2, [r7, #24]
 8008f3e:	e841 2300 	strex	r3, r2, [r1]
 8008f42:	613b      	str	r3, [r7, #16]
   return(result);
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1e6      	bne.n	8008f18 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2220      	movs	r2, #32
 8008f4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008f5e:	bf00      	nop
 8008f60:	3754      	adds	r7, #84	; 0x54
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr

08008f6a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b09c      	sub	sp, #112	; 0x70
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f76:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 0320 	and.w	r3, r3, #32
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d171      	bne.n	800906a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f96:	e853 3f00 	ldrex	r3, [r3]
 8008f9a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fa2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	461a      	mov	r2, r3
 8008faa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008fac:	65bb      	str	r3, [r7, #88]	; 0x58
 8008fae:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008fb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008fb4:	e841 2300 	strex	r3, r2, [r1]
 8008fb8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e6      	bne.n	8008f8e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	3308      	adds	r3, #8
 8008fc6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fca:	e853 3f00 	ldrex	r3, [r3]
 8008fce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fd2:	f023 0301 	bic.w	r3, r3, #1
 8008fd6:	667b      	str	r3, [r7, #100]	; 0x64
 8008fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	3308      	adds	r3, #8
 8008fde:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008fe0:	647a      	str	r2, [r7, #68]	; 0x44
 8008fe2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008fe6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fe8:	e841 2300 	strex	r3, r2, [r1]
 8008fec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d1e5      	bne.n	8008fc0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ff4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3308      	adds	r3, #8
 8008ffa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffe:	e853 3f00 	ldrex	r3, [r3]
 8009002:	623b      	str	r3, [r7, #32]
   return(result);
 8009004:	6a3b      	ldr	r3, [r7, #32]
 8009006:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800900a:	663b      	str	r3, [r7, #96]	; 0x60
 800900c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3308      	adds	r3, #8
 8009012:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009014:	633a      	str	r2, [r7, #48]	; 0x30
 8009016:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009018:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800901a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800901c:	e841 2300 	strex	r3, r2, [r1]
 8009020:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1e5      	bne.n	8008ff4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800902a:	2220      	movs	r2, #32
 800902c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009034:	2b01      	cmp	r3, #1
 8009036:	d118      	bne.n	800906a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	60fb      	str	r3, [r7, #12]
   return(result);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f023 0310 	bic.w	r3, r3, #16
 800904c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800904e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	461a      	mov	r2, r3
 8009054:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009056:	61fb      	str	r3, [r7, #28]
 8009058:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905a:	69b9      	ldr	r1, [r7, #24]
 800905c:	69fa      	ldr	r2, [r7, #28]
 800905e:	e841 2300 	strex	r3, r2, [r1]
 8009062:	617b      	str	r3, [r7, #20]
   return(result);
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1e6      	bne.n	8009038 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800906a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800906c:	2200      	movs	r2, #0
 800906e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009074:	2b01      	cmp	r3, #1
 8009076:	d107      	bne.n	8009088 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800907a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800907e:	4619      	mov	r1, r3
 8009080:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009082:	f7ff f963 	bl	800834c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009086:	e002      	b.n	800908e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009088:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800908a:	f7ff f941 	bl	8008310 <HAL_UART_RxCpltCallback>
}
 800908e:	bf00      	nop
 8009090:	3770      	adds	r7, #112	; 0x70
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b084      	sub	sp, #16
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2201      	movs	r2, #1
 80090a8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d109      	bne.n	80090c6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80090b8:	085b      	lsrs	r3, r3, #1
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	4619      	mov	r1, r3
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f7ff f944 	bl	800834c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090c4:	e002      	b.n	80090cc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f7ff f92c 	bl	8008324 <HAL_UART_RxHalfCpltCallback>
}
 80090cc:	bf00      	nop
 80090ce:	3710      	adds	r7, #16
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090e0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090f0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090fc:	2b80      	cmp	r3, #128	; 0x80
 80090fe:	d109      	bne.n	8009114 <UART_DMAError+0x40>
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	2b21      	cmp	r3, #33	; 0x21
 8009104:	d106      	bne.n	8009114 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2200      	movs	r2, #0
 800910a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800910e:	6978      	ldr	r0, [r7, #20]
 8009110:	f7ff fe84 	bl	8008e1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	689b      	ldr	r3, [r3, #8]
 800911a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800911e:	2b40      	cmp	r3, #64	; 0x40
 8009120:	d109      	bne.n	8009136 <UART_DMAError+0x62>
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2b22      	cmp	r3, #34	; 0x22
 8009126:	d106      	bne.n	8009136 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	2200      	movs	r2, #0
 800912c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009130:	6978      	ldr	r0, [r7, #20]
 8009132:	f7ff feb4 	bl	8008e9e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800913c:	f043 0210 	orr.w	r2, r3, #16
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009146:	6978      	ldr	r0, [r7, #20]
 8009148:	f7ff f8f6 	bl	8008338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800914c:	bf00      	nop
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009160:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2200      	movs	r2, #0
 8009166:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2200      	movs	r2, #0
 800916e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f7ff f8e0 	bl	8008338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009178:	bf00      	nop
 800917a:	3710      	adds	r7, #16
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009180:	b480      	push	{r7}
 8009182:	b08f      	sub	sp, #60	; 0x3c
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800918e:	2b21      	cmp	r3, #33	; 0x21
 8009190:	d14c      	bne.n	800922c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009198:	b29b      	uxth	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d132      	bne.n	8009204 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	e853 3f00 	ldrex	r3, [r3]
 80091aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091b2:	637b      	str	r3, [r7, #52]	; 0x34
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	461a      	mov	r2, r3
 80091ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091be:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091c4:	e841 2300 	strex	r3, r2, [r1]
 80091c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1e6      	bne.n	800919e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091e4:	633b      	str	r3, [r7, #48]	; 0x30
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	461a      	mov	r2, r3
 80091ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ee:	61bb      	str	r3, [r7, #24]
 80091f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	6979      	ldr	r1, [r7, #20]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	613b      	str	r3, [r7, #16]
   return(result);
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e6      	bne.n	80091d0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009202:	e013      	b.n	800922c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009208:	781a      	ldrb	r2, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009214:	1c5a      	adds	r2, r3, #1
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009220:	b29b      	uxth	r3, r3
 8009222:	3b01      	subs	r3, #1
 8009224:	b29a      	uxth	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800922c:	bf00      	nop
 800922e:	373c      	adds	r7, #60	; 0x3c
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009238:	b480      	push	{r7}
 800923a:	b091      	sub	sp, #68	; 0x44
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009246:	2b21      	cmp	r3, #33	; 0x21
 8009248:	d151      	bne.n	80092ee <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009250:	b29b      	uxth	r3, r3
 8009252:	2b00      	cmp	r3, #0
 8009254:	d132      	bne.n	80092bc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925e:	e853 3f00 	ldrex	r3, [r3]
 8009262:	623b      	str	r3, [r7, #32]
   return(result);
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800926a:	63bb      	str	r3, [r7, #56]	; 0x38
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	461a      	mov	r2, r3
 8009272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009274:	633b      	str	r3, [r7, #48]	; 0x30
 8009276:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009278:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800927a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800927c:	e841 2300 	strex	r3, r2, [r1]
 8009280:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1e6      	bne.n	8009256 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	e853 3f00 	ldrex	r3, [r3]
 8009294:	60fb      	str	r3, [r7, #12]
   return(result);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800929c:	637b      	str	r3, [r7, #52]	; 0x34
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	461a      	mov	r2, r3
 80092a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092a6:	61fb      	str	r3, [r7, #28]
 80092a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	69b9      	ldr	r1, [r7, #24]
 80092ac:	69fa      	ldr	r2, [r7, #28]
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	617b      	str	r3, [r7, #20]
   return(result);
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e6      	bne.n	8009288 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80092ba:	e018      	b.n	80092ee <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092c0:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80092c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092c4:	881b      	ldrh	r3, [r3, #0]
 80092c6:	461a      	mov	r2, r3
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092d0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092d6:	1c9a      	adds	r2, r3, #2
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	3b01      	subs	r3, #1
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80092ee:	bf00      	nop
 80092f0:	3744      	adds	r7, #68	; 0x44
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr

080092fa <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80092fa:	b480      	push	{r7}
 80092fc:	b091      	sub	sp, #68	; 0x44
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009308:	2b21      	cmp	r3, #33	; 0x21
 800930a:	d160      	bne.n	80093ce <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009312:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8009314:	e057      	b.n	80093c6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800931c:	b29b      	uxth	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d133      	bne.n	800938a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	3308      	adds	r3, #8
 8009328:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932c:	e853 3f00 	ldrex	r3, [r3]
 8009330:	623b      	str	r3, [r7, #32]
   return(result);
 8009332:	6a3b      	ldr	r3, [r7, #32]
 8009334:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009338:	63bb      	str	r3, [r7, #56]	; 0x38
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3308      	adds	r3, #8
 8009340:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009342:	633a      	str	r2, [r7, #48]	; 0x30
 8009344:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009346:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800934a:	e841 2300 	strex	r3, r2, [r1]
 800934e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1e5      	bne.n	8009322 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	e853 3f00 	ldrex	r3, [r3]
 8009362:	60fb      	str	r3, [r7, #12]
   return(result);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800936a:	637b      	str	r3, [r7, #52]	; 0x34
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	461a      	mov	r2, r3
 8009372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009374:	61fb      	str	r3, [r7, #28]
 8009376:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009378:	69b9      	ldr	r1, [r7, #24]
 800937a:	69fa      	ldr	r2, [r7, #28]
 800937c:	e841 2300 	strex	r3, r2, [r1]
 8009380:	617b      	str	r3, [r7, #20]
   return(result);
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d1e6      	bne.n	8009356 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009388:	e021      	b.n	80093ce <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	69db      	ldr	r3, [r3, #28]
 8009390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009394:	2b00      	cmp	r3, #0
 8009396:	d013      	beq.n	80093c0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800939c:	781a      	ldrb	r2, [r3, #0]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093a8:	1c5a      	adds	r2, r3, #1
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	3b01      	subs	r3, #1
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80093c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80093c2:	3b01      	subs	r3, #1
 80093c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80093c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d1a4      	bne.n	8009316 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80093cc:	e7ff      	b.n	80093ce <UART_TxISR_8BIT_FIFOEN+0xd4>
 80093ce:	bf00      	nop
 80093d0:	3744      	adds	r7, #68	; 0x44
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr

080093da <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80093da:	b480      	push	{r7}
 80093dc:	b091      	sub	sp, #68	; 0x44
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093e8:	2b21      	cmp	r3, #33	; 0x21
 80093ea:	d165      	bne.n	80094b8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80093f2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80093f4:	e05c      	b.n	80094b0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d133      	bne.n	800946a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3308      	adds	r3, #8
 8009408:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940a:	6a3b      	ldr	r3, [r7, #32]
 800940c:	e853 3f00 	ldrex	r3, [r3]
 8009410:	61fb      	str	r3, [r7, #28]
   return(result);
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009418:	637b      	str	r3, [r7, #52]	; 0x34
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3308      	adds	r3, #8
 8009420:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009422:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009424:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009426:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009428:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800942a:	e841 2300 	strex	r3, r2, [r1]
 800942e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009432:	2b00      	cmp	r3, #0
 8009434:	d1e5      	bne.n	8009402 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	e853 3f00 	ldrex	r3, [r3]
 8009442:	60bb      	str	r3, [r7, #8]
   return(result);
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800944a:	633b      	str	r3, [r7, #48]	; 0x30
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	461a      	mov	r2, r3
 8009452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009454:	61bb      	str	r3, [r7, #24]
 8009456:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009458:	6979      	ldr	r1, [r7, #20]
 800945a:	69ba      	ldr	r2, [r7, #24]
 800945c:	e841 2300 	strex	r3, r2, [r1]
 8009460:	613b      	str	r3, [r7, #16]
   return(result);
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1e6      	bne.n	8009436 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009468:	e026      	b.n	80094b8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	69db      	ldr	r3, [r3, #28]
 8009470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009474:	2b00      	cmp	r3, #0
 8009476:	d018      	beq.n	80094aa <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800947c:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800947e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009480:	881b      	ldrh	r3, [r3, #0]
 8009482:	461a      	mov	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800948c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009492:	1c9a      	adds	r2, r3, #2
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800949e:	b29b      	uxth	r3, r3
 80094a0:	3b01      	subs	r3, #1
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80094aa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80094ac:	3b01      	subs	r3, #1
 80094ae:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80094b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d19f      	bne.n	80093f6 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80094b6:	e7ff      	b.n	80094b8 <UART_TxISR_16BIT_FIFOEN+0xde>
 80094b8:	bf00      	nop
 80094ba:	3744      	adds	r7, #68	; 0x44
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b088      	sub	sp, #32
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	e853 3f00 	ldrex	r3, [r3]
 80094d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094e0:	61fb      	str	r3, [r7, #28]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	61bb      	str	r3, [r7, #24]
 80094ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6979      	ldr	r1, [r7, #20]
 80094f0:	69ba      	ldr	r2, [r7, #24]
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	613b      	str	r3, [r7, #16]
   return(result);
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e6      	bne.n	80094cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2220      	movs	r2, #32
 8009502:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7fe fef5 	bl	80082fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009512:	bf00      	nop
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800951a:	b480      	push	{r7}
 800951c:	b083      	sub	sp, #12
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009522:	bf00      	nop
 8009524:	370c      	adds	r7, #12
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr

0800952e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800952e:	b480      	push	{r7}
 8009530:	b083      	sub	sp, #12
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009542:	b480      	push	{r7}
 8009544:	b083      	sub	sp, #12
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800954a:	bf00      	nop
 800954c:	370c      	adds	r7, #12
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr

08009556 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009556:	b480      	push	{r7}
 8009558:	b085      	sub	sp, #20
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009564:	2b01      	cmp	r3, #1
 8009566:	d101      	bne.n	800956c <HAL_UARTEx_DisableFifoMode+0x16>
 8009568:	2302      	movs	r3, #2
 800956a:	e027      	b.n	80095bc <HAL_UARTEx_DisableFifoMode+0x66>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2224      	movs	r2, #36	; 0x24
 8009578:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f022 0201 	bic.w	r2, r2, #1
 8009592:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800959a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2220      	movs	r2, #32
 80095ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3714      	adds	r7, #20
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d101      	bne.n	80095e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80095dc:	2302      	movs	r3, #2
 80095de:	e02d      	b.n	800963c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2224      	movs	r2, #36	; 0x24
 80095ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	681a      	ldr	r2, [r3, #0]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f022 0201 	bic.w	r2, r2, #1
 8009606:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	683a      	ldr	r2, [r7, #0]
 8009618:	430a      	orrs	r2, r1
 800961a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f84f 	bl	80096c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2220      	movs	r2, #32
 800962e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800963a:	2300      	movs	r3, #0
}
 800963c:	4618      	mov	r0, r3
 800963e:	3710      	adds	r7, #16
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009654:	2b01      	cmp	r3, #1
 8009656:	d101      	bne.n	800965c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009658:	2302      	movs	r3, #2
 800965a:	e02d      	b.n	80096b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2201      	movs	r2, #1
 8009660:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2224      	movs	r2, #36	; 0x24
 8009668:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 0201 	bic.w	r2, r2, #1
 8009682:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	683a      	ldr	r2, [r7, #0]
 8009694:	430a      	orrs	r2, r1
 8009696:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 f811 	bl	80096c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2220      	movs	r2, #32
 80096aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b085      	sub	sp, #20
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d108      	bne.n	80096e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2201      	movs	r2, #1
 80096dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80096e0:	e031      	b.n	8009746 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80096e2:	2308      	movs	r3, #8
 80096e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80096e6:	2308      	movs	r3, #8
 80096e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	0e5b      	lsrs	r3, r3, #25
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	f003 0307 	and.w	r3, r3, #7
 80096f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	0f5b      	lsrs	r3, r3, #29
 8009702:	b2db      	uxtb	r3, r3
 8009704:	f003 0307 	and.w	r3, r3, #7
 8009708:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800970a:	7bbb      	ldrb	r3, [r7, #14]
 800970c:	7b3a      	ldrb	r2, [r7, #12]
 800970e:	4911      	ldr	r1, [pc, #68]	; (8009754 <UARTEx_SetNbDataToProcess+0x94>)
 8009710:	5c8a      	ldrb	r2, [r1, r2]
 8009712:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009716:	7b3a      	ldrb	r2, [r7, #12]
 8009718:	490f      	ldr	r1, [pc, #60]	; (8009758 <UARTEx_SetNbDataToProcess+0x98>)
 800971a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800971c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009720:	b29a      	uxth	r2, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009728:	7bfb      	ldrb	r3, [r7, #15]
 800972a:	7b7a      	ldrb	r2, [r7, #13]
 800972c:	4909      	ldr	r1, [pc, #36]	; (8009754 <UARTEx_SetNbDataToProcess+0x94>)
 800972e:	5c8a      	ldrb	r2, [r1, r2]
 8009730:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009734:	7b7a      	ldrb	r2, [r7, #13]
 8009736:	4908      	ldr	r1, [pc, #32]	; (8009758 <UARTEx_SetNbDataToProcess+0x98>)
 8009738:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800973a:	fb93 f3f2 	sdiv	r3, r3, r2
 800973e:	b29a      	uxth	r2, r3
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009746:	bf00      	nop
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	08009868 	.word	0x08009868
 8009758:	08009870 	.word	0x08009870

0800975c <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b082      	sub	sp, #8
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	ed93 7a06 	vldr	s14, [r3, #24]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	edd3 7a07 	vldr	s15, [r3, #28]
 8009772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	edd3 7a08 	vldr	s15, [r3, #32]
 800977c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	edd3 7a06 	vldr	s15, [r3, #24]
 800978c:	eeb1 7a67 	vneg.f32	s14, s15
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	edd3 7a08 	vldr	s15, [r3, #32]
 8009796:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800979a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a1a      	ldr	r2, [r3, #32]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d006      	beq.n	80097c0 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	330c      	adds	r3, #12
 80097b6:	220c      	movs	r2, #12
 80097b8:	2100      	movs	r1, #0
 80097ba:	4618      	mov	r0, r3
 80097bc:	f000 f804 	bl	80097c8 <memset>
  }

}
 80097c0:	bf00      	nop
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <memset>:
 80097c8:	4402      	add	r2, r0
 80097ca:	4603      	mov	r3, r0
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d100      	bne.n	80097d2 <memset+0xa>
 80097d0:	4770      	bx	lr
 80097d2:	f803 1b01 	strb.w	r1, [r3], #1
 80097d6:	e7f9      	b.n	80097cc <memset+0x4>

080097d8 <__libc_init_array>:
 80097d8:	b570      	push	{r4, r5, r6, lr}
 80097da:	4d0d      	ldr	r5, [pc, #52]	; (8009810 <__libc_init_array+0x38>)
 80097dc:	4c0d      	ldr	r4, [pc, #52]	; (8009814 <__libc_init_array+0x3c>)
 80097de:	1b64      	subs	r4, r4, r5
 80097e0:	10a4      	asrs	r4, r4, #2
 80097e2:	2600      	movs	r6, #0
 80097e4:	42a6      	cmp	r6, r4
 80097e6:	d109      	bne.n	80097fc <__libc_init_array+0x24>
 80097e8:	4d0b      	ldr	r5, [pc, #44]	; (8009818 <__libc_init_array+0x40>)
 80097ea:	4c0c      	ldr	r4, [pc, #48]	; (800981c <__libc_init_array+0x44>)
 80097ec:	f000 f818 	bl	8009820 <_init>
 80097f0:	1b64      	subs	r4, r4, r5
 80097f2:	10a4      	asrs	r4, r4, #2
 80097f4:	2600      	movs	r6, #0
 80097f6:	42a6      	cmp	r6, r4
 80097f8:	d105      	bne.n	8009806 <__libc_init_array+0x2e>
 80097fa:	bd70      	pop	{r4, r5, r6, pc}
 80097fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009800:	4798      	blx	r3
 8009802:	3601      	adds	r6, #1
 8009804:	e7ee      	b.n	80097e4 <__libc_init_array+0xc>
 8009806:	f855 3b04 	ldr.w	r3, [r5], #4
 800980a:	4798      	blx	r3
 800980c:	3601      	adds	r6, #1
 800980e:	e7f2      	b.n	80097f6 <__libc_init_array+0x1e>
 8009810:	08009880 	.word	0x08009880
 8009814:	08009880 	.word	0x08009880
 8009818:	08009880 	.word	0x08009880
 800981c:	08009884 	.word	0x08009884

08009820 <_init>:
 8009820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009822:	bf00      	nop
 8009824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009826:	bc08      	pop	{r3}
 8009828:	469e      	mov	lr, r3
 800982a:	4770      	bx	lr

0800982c <_fini>:
 800982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982e:	bf00      	nop
 8009830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009832:	bc08      	pop	{r3}
 8009834:	469e      	mov	lr, r3
 8009836:	4770      	bx	lr
