// Seed: 3750449523
`define pp_6 0
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  assign id_3[1 : 1] = 1'b0;
  logic id_7;
  assign id_0 = id_1;
endmodule
