// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k2c_dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_array_address0,
        output_array_ce0,
        output_array_we0,
        output_array_d0,
        output_array_q0,
        output_array_address1,
        output_array_ce1,
        output_array_we1,
        output_array_d1,
        input_array_address0,
        input_array_ce0,
        input_array_q0,
        input_ndim_read,
        input_numel_read,
        input_shape_address0,
        input_shape_ce0,
        input_shape_q0,
        kernel_array_0_address0,
        kernel_array_0_ce0,
        kernel_array_0_q0,
        kernel_array_1_address0,
        kernel_array_1_ce0,
        kernel_array_1_q0,
        kernel_array_2_address0,
        kernel_array_2_ce0,
        kernel_array_2_q0,
        kernel_array_3_address0,
        kernel_array_3_ce0,
        kernel_array_3_q0,
        kernel_shape_address0,
        kernel_shape_ce0,
        kernel_shape_q0,
        bias_array_address0,
        bias_array_ce0,
        bias_array_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_pp0_stage0 = 10'd4;
parameter    ap_ST_fsm_state11 = 10'd8;
parameter    ap_ST_fsm_state12 = 10'd16;
parameter    ap_ST_fsm_state13 = 10'd32;
parameter    ap_ST_fsm_state14 = 10'd64;
parameter    ap_ST_fsm_state15 = 10'd128;
parameter    ap_ST_fsm_state16 = 10'd256;
parameter    ap_ST_fsm_state17 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] output_array_address0;
output   output_array_ce0;
output   output_array_we0;
output  [31:0] output_array_d0;
input  [31:0] output_array_q0;
output  [14:0] output_array_address1;
output   output_array_ce1;
output   output_array_we1;
output  [31:0] output_array_d1;
output  [14:0] input_array_address0;
output   input_array_ce0;
input  [31:0] input_array_q0;
input  [63:0] input_ndim_read;
input  [63:0] input_numel_read;
output  [2:0] input_shape_address0;
output   input_shape_ce0;
input  [63:0] input_shape_q0;
output  [12:0] kernel_array_0_address0;
output   kernel_array_0_ce0;
input  [31:0] kernel_array_0_q0;
output  [12:0] kernel_array_1_address0;
output   kernel_array_1_ce0;
input  [31:0] kernel_array_1_q0;
output  [12:0] kernel_array_2_address0;
output   kernel_array_2_ce0;
input  [31:0] kernel_array_2_q0;
output  [12:0] kernel_array_3_address0;
output   kernel_array_3_ce0;
input  [31:0] kernel_array_3_q0;
output  [2:0] kernel_shape_address0;
output   kernel_shape_ce0;
input  [63:0] kernel_shape_q0;
output  [14:0] bias_array_address0;
output   bias_array_ce0;
input  [31:0] bias_array_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[14:0] output_array_address0;
reg output_array_ce0;
reg output_array_we0;
reg[31:0] output_array_d0;
reg[14:0] output_array_address1;
reg output_array_ce1;
reg output_array_we1;
reg[31:0] output_array_d1;
reg[14:0] input_array_address0;
reg input_array_ce0;
reg[2:0] input_shape_address0;
reg input_shape_ce0;
reg[12:0] kernel_array_0_address0;
reg kernel_array_0_ce0;
reg[12:0] kernel_array_1_address0;
reg kernel_array_1_ce0;
reg[12:0] kernel_array_2_address0;
reg kernel_array_2_ce0;
reg[12:0] kernel_array_3_address0;
reg kernel_array_3_ce0;
reg[2:0] kernel_shape_address0;
reg kernel_shape_ce0;
reg[14:0] bias_array_address0;
reg bias_array_ce0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_149;
reg   [6:0] i_i_reg_160;
reg   [6:0] j_i_reg_171;
wire   [0:0] tmp_fu_243_p2;
reg   [0:0] tmp_reg_355;
wire   [63:0] tmp_7_fu_249_p2;
reg   [63:0] tmp_7_reg_359;
wire   [0:0] icmp_fu_266_p2;
reg   [0:0] icmp_reg_364;
wire   [0:0] exitcond_flatten_fu_272_p2;
reg   [0:0] exitcond_flatten_reg_379;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_379_pp0_iter6_reg;
wire   [6:0] indvar_flatten_next_fu_278_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [6:0] i_i_mid2_fu_304_p3;
reg   [6:0] i_i_mid2_reg_388;
reg   [14:0] output_array_addr_reg_398;
reg   [14:0] output_array_addr_reg_398_pp0_iter1_reg;
reg   [14:0] output_array_addr_reg_398_pp0_iter2_reg;
reg   [14:0] output_array_addr_reg_398_pp0_iter3_reg;
reg   [14:0] output_array_addr_reg_398_pp0_iter4_reg;
reg   [14:0] output_array_addr_reg_398_pp0_iter5_reg;
reg   [14:0] output_array_addr_reg_398_pp0_iter6_reg;
wire   [6:0] j_fu_328_p2;
reg   [31:0] bias_array_load_reg_409;
reg   [31:0] output_array_load_reg_414;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_239_p2;
reg   [31:0] tmp_10_i_reg_419;
wire  signed [63:0] outrows_fu_334_p3;
reg   [63:0] outrows_reg_424;
wire    ap_CS_fsm_state13;
reg   [63:0] outcols_reg_430;
reg   [63:0] innerdim_reg_441;
wire    ap_CS_fsm_state14;
wire   [63:0] grp_fu_341_p2;
reg   [63:0] outsize_reg_446;
wire    ap_CS_fsm_state15;
wire    grp_k2c_affine_matmul_1_fu_209_ap_idle;
wire    grp_k2c_affine_matmul_1_fu_209_ap_ready;
wire    grp_k2c_affine_matmul_1_fu_209_ap_done;
wire    ap_CS_fsm_state2;
wire    grp_k2c_dot_fu_182_ap_idle;
wire    grp_k2c_dot_fu_182_ap_ready;
wire    grp_k2c_dot_fu_182_ap_done;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire    grp_k2c_dot_fu_182_ap_start;
wire   [14:0] grp_k2c_dot_fu_182_C_array_address0;
wire    grp_k2c_dot_fu_182_C_array_ce0;
wire    grp_k2c_dot_fu_182_C_array_we0;
wire   [31:0] grp_k2c_dot_fu_182_C_array_d0;
wire   [14:0] grp_k2c_dot_fu_182_A_array_address0;
wire    grp_k2c_dot_fu_182_A_array_ce0;
wire   [2:0] grp_k2c_dot_fu_182_A_shape_address0;
wire    grp_k2c_dot_fu_182_A_shape_ce0;
wire   [12:0] grp_k2c_dot_fu_182_B_array_0_address0;
wire    grp_k2c_dot_fu_182_B_array_0_ce0;
wire   [12:0] grp_k2c_dot_fu_182_B_array_1_address0;
wire    grp_k2c_dot_fu_182_B_array_1_ce0;
wire   [12:0] grp_k2c_dot_fu_182_B_array_2_address0;
wire    grp_k2c_dot_fu_182_B_array_2_ce0;
wire   [12:0] grp_k2c_dot_fu_182_B_array_3_address0;
wire    grp_k2c_dot_fu_182_B_array_3_ce0;
wire   [2:0] grp_k2c_dot_fu_182_B_shape_address0;
wire    grp_k2c_dot_fu_182_B_shape_ce0;
wire    grp_k2c_affine_matmul_1_fu_209_ap_start;
wire   [14:0] grp_k2c_affine_matmul_1_fu_209_C_address0;
wire    grp_k2c_affine_matmul_1_fu_209_C_ce0;
wire    grp_k2c_affine_matmul_1_fu_209_C_we0;
wire   [31:0] grp_k2c_affine_matmul_1_fu_209_C_d0;
wire   [14:0] grp_k2c_affine_matmul_1_fu_209_A_address0;
wire    grp_k2c_affine_matmul_1_fu_209_A_ce0;
wire   [12:0] grp_k2c_affine_matmul_1_fu_209_B_0_address0;
wire    grp_k2c_affine_matmul_1_fu_209_B_0_ce0;
wire   [12:0] grp_k2c_affine_matmul_1_fu_209_B_1_address0;
wire    grp_k2c_affine_matmul_1_fu_209_B_1_ce0;
wire   [12:0] grp_k2c_affine_matmul_1_fu_209_B_2_address0;
wire    grp_k2c_affine_matmul_1_fu_209_B_2_ce0;
wire   [12:0] grp_k2c_affine_matmul_1_fu_209_B_3_address0;
wire    grp_k2c_affine_matmul_1_fu_209_B_3_ce0;
wire   [14:0] grp_k2c_affine_matmul_1_fu_209_d_address0;
wire    grp_k2c_affine_matmul_1_fu_209_d_ce0;
wire    grp_k2c_relu_func_fu_231_ap_start;
wire    grp_k2c_relu_func_fu_231_ap_done;
wire    grp_k2c_relu_func_fu_231_ap_idle;
wire    grp_k2c_relu_func_fu_231_ap_ready;
wire   [14:0] grp_k2c_relu_func_fu_231_x_address0;
wire    grp_k2c_relu_func_fu_231_x_ce0;
wire   [14:0] grp_k2c_relu_func_fu_231_x_address1;
wire    grp_k2c_relu_func_fu_231_x_ce1;
wire    grp_k2c_relu_func_fu_231_x_we1;
wire   [31:0] grp_k2c_relu_func_fu_231_x_d1;
reg   [63:0] grp_k2c_relu_func_fu_231_size;
reg   [6:0] ap_phi_mux_i_i_phi_fu_164_p4;
wire    ap_block_pp0_stage0;
reg    grp_k2c_dot_fu_182_ap_start_reg;
reg    grp_k2c_affine_matmul_1_fu_209_ap_start_reg;
reg    grp_k2c_relu_func_fu_231_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
wire   [63:0] j_i_cast1_fu_312_p1;
wire   [63:0] tmp_i_cast_fu_323_p1;
wire   [62:0] tmp_62_fu_256_p4;
wire   [0:0] exitcond_i4_fu_284_p2;
wire   [6:0] i2_fu_298_p2;
wire   [6:0] j_i_mid2_fu_290_p3;
wire   [6:0] tmp_i_fu_317_p2;
reg    grp_fu_341_ce;
reg    ap_block_state17_on_subcall_done;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 grp_k2c_dot_fu_182_ap_start_reg = 1'b0;
#0 grp_k2c_affine_matmul_1_fu_209_ap_start_reg = 1'b0;
#0 grp_k2c_relu_func_fu_231_ap_start_reg = 1'b0;
end

k2c_dot grp_k2c_dot_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_dot_fu_182_ap_start),
    .ap_done(grp_k2c_dot_fu_182_ap_done),
    .ap_idle(grp_k2c_dot_fu_182_ap_idle),
    .ap_ready(grp_k2c_dot_fu_182_ap_ready),
    .C_array_address0(grp_k2c_dot_fu_182_C_array_address0),
    .C_array_ce0(grp_k2c_dot_fu_182_C_array_ce0),
    .C_array_we0(grp_k2c_dot_fu_182_C_array_we0),
    .C_array_d0(grp_k2c_dot_fu_182_C_array_d0),
    .C_array_q0(output_array_q0),
    .A_array_address0(grp_k2c_dot_fu_182_A_array_address0),
    .A_array_ce0(grp_k2c_dot_fu_182_A_array_ce0),
    .A_array_q0(input_array_q0),
    .A_ndim_read(input_ndim_read),
    .A_numel_read(input_numel_read),
    .A_shape_address0(grp_k2c_dot_fu_182_A_shape_address0),
    .A_shape_ce0(grp_k2c_dot_fu_182_A_shape_ce0),
    .A_shape_q0(input_shape_q0),
    .B_array_0_address0(grp_k2c_dot_fu_182_B_array_0_address0),
    .B_array_0_ce0(grp_k2c_dot_fu_182_B_array_0_ce0),
    .B_array_0_q0(kernel_array_0_q0),
    .B_array_1_address0(grp_k2c_dot_fu_182_B_array_1_address0),
    .B_array_1_ce0(grp_k2c_dot_fu_182_B_array_1_ce0),
    .B_array_1_q0(kernel_array_1_q0),
    .B_array_2_address0(grp_k2c_dot_fu_182_B_array_2_address0),
    .B_array_2_ce0(grp_k2c_dot_fu_182_B_array_2_ce0),
    .B_array_2_q0(kernel_array_2_q0),
    .B_array_3_address0(grp_k2c_dot_fu_182_B_array_3_address0),
    .B_array_3_ce0(grp_k2c_dot_fu_182_B_array_3_ce0),
    .B_array_3_q0(kernel_array_3_q0),
    .B_shape_address0(grp_k2c_dot_fu_182_B_shape_address0),
    .B_shape_ce0(grp_k2c_dot_fu_182_B_shape_ce0),
    .B_shape_q0(kernel_shape_q0),
    .axesA_0_read(tmp_7_reg_359)
);

k2c_affine_matmul_1 grp_k2c_affine_matmul_1_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_affine_matmul_1_fu_209_ap_start),
    .ap_done(grp_k2c_affine_matmul_1_fu_209_ap_done),
    .ap_idle(grp_k2c_affine_matmul_1_fu_209_ap_idle),
    .ap_ready(grp_k2c_affine_matmul_1_fu_209_ap_ready),
    .C_address0(grp_k2c_affine_matmul_1_fu_209_C_address0),
    .C_ce0(grp_k2c_affine_matmul_1_fu_209_C_ce0),
    .C_we0(grp_k2c_affine_matmul_1_fu_209_C_we0),
    .C_d0(grp_k2c_affine_matmul_1_fu_209_C_d0),
    .A_address0(grp_k2c_affine_matmul_1_fu_209_A_address0),
    .A_ce0(grp_k2c_affine_matmul_1_fu_209_A_ce0),
    .A_q0(input_array_q0),
    .B_0_address0(grp_k2c_affine_matmul_1_fu_209_B_0_address0),
    .B_0_ce0(grp_k2c_affine_matmul_1_fu_209_B_0_ce0),
    .B_0_q0(kernel_array_0_q0),
    .B_1_address0(grp_k2c_affine_matmul_1_fu_209_B_1_address0),
    .B_1_ce0(grp_k2c_affine_matmul_1_fu_209_B_1_ce0),
    .B_1_q0(kernel_array_1_q0),
    .B_2_address0(grp_k2c_affine_matmul_1_fu_209_B_2_address0),
    .B_2_ce0(grp_k2c_affine_matmul_1_fu_209_B_2_ce0),
    .B_2_q0(kernel_array_2_q0),
    .B_3_address0(grp_k2c_affine_matmul_1_fu_209_B_3_address0),
    .B_3_ce0(grp_k2c_affine_matmul_1_fu_209_B_3_ce0),
    .B_3_q0(kernel_array_3_q0),
    .d_address0(grp_k2c_affine_matmul_1_fu_209_d_address0),
    .d_ce0(grp_k2c_affine_matmul_1_fu_209_d_ce0),
    .d_q0(bias_array_q0),
    .outrows(outrows_reg_424),
    .outcols(outcols_reg_430),
    .innerdim(innerdim_reg_441)
);

k2c_relu_func grp_k2c_relu_func_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_relu_func_fu_231_ap_start),
    .ap_done(grp_k2c_relu_func_fu_231_ap_done),
    .ap_idle(grp_k2c_relu_func_fu_231_ap_idle),
    .ap_ready(grp_k2c_relu_func_fu_231_ap_ready),
    .x_address0(grp_k2c_relu_func_fu_231_x_address0),
    .x_ce0(grp_k2c_relu_func_fu_231_x_ce0),
    .x_q0(output_array_q0),
    .x_address1(grp_k2c_relu_func_fu_231_x_address1),
    .x_ce1(grp_k2c_relu_func_fu_231_x_ce1),
    .x_we1(grp_k2c_relu_func_fu_231_x_we1),
    .x_d1(grp_k2c_relu_func_fu_231_x_d1),
    .size(grp_k2c_relu_func_fu_231_size)
);

WebModel_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
WebModel_fadd_32ncud_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(output_array_load_reg_414),
    .din1(bias_array_load_reg_409),
    .ce(1'b1),
    .dout(grp_fu_239_p2)
);

WebModel_mul_64s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
WebModel_mul_64s_bkb_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(outcols_reg_430),
    .din1(outrows_reg_424),
    .ce(grp_fu_341_ce),
    .dout(grp_fu_341_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_affine_matmul_1_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_k2c_affine_matmul_1_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_affine_matmul_1_fu_209_ap_ready == 1'b1)) begin
            grp_k2c_affine_matmul_1_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_dot_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd0))) begin
            grp_k2c_dot_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_dot_fu_182_ap_ready == 1'b1)) begin
            grp_k2c_dot_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_relu_func_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11))) begin
            grp_k2c_relu_func_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_relu_func_fu_231_ap_ready == 1'b1)) begin
            grp_k2c_relu_func_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_379 == 1'd0))) begin
        i_i_reg_160 <= i_i_mid2_reg_388;
    end else if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_i_reg_160 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_272_p2 == 1'd0))) begin
        indvar_flatten_reg_149 <= indvar_flatten_next_fu_278_p2;
    end else if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_149 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_272_p2 == 1'd0))) begin
        j_i_reg_171 <= j_fu_328_p2;
    end else if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_171 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_379 == 1'd0))) begin
        bias_array_load_reg_409 <= bias_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_379 <= exitcond_flatten_fu_272_p2;
        exitcond_flatten_reg_379_pp0_iter1_reg <= exitcond_flatten_reg_379;
        output_array_addr_reg_398_pp0_iter1_reg[6 : 0] <= output_array_addr_reg_398[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_379_pp0_iter2_reg <= exitcond_flatten_reg_379_pp0_iter1_reg;
        exitcond_flatten_reg_379_pp0_iter3_reg <= exitcond_flatten_reg_379_pp0_iter2_reg;
        exitcond_flatten_reg_379_pp0_iter4_reg <= exitcond_flatten_reg_379_pp0_iter3_reg;
        exitcond_flatten_reg_379_pp0_iter5_reg <= exitcond_flatten_reg_379_pp0_iter4_reg;
        exitcond_flatten_reg_379_pp0_iter6_reg <= exitcond_flatten_reg_379_pp0_iter5_reg;
        output_array_addr_reg_398_pp0_iter2_reg[6 : 0] <= output_array_addr_reg_398_pp0_iter1_reg[6 : 0];
        output_array_addr_reg_398_pp0_iter3_reg[6 : 0] <= output_array_addr_reg_398_pp0_iter2_reg[6 : 0];
        output_array_addr_reg_398_pp0_iter4_reg[6 : 0] <= output_array_addr_reg_398_pp0_iter3_reg[6 : 0];
        output_array_addr_reg_398_pp0_iter5_reg[6 : 0] <= output_array_addr_reg_398_pp0_iter4_reg[6 : 0];
        output_array_addr_reg_398_pp0_iter6_reg[6 : 0] <= output_array_addr_reg_398_pp0_iter5_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_272_p2 == 1'd0))) begin
        i_i_mid2_reg_388 <= i_i_mid2_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd1))) begin
        icmp_reg_364 <= icmp_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        innerdim_reg_441 <= kernel_shape_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        outcols_reg_430 <= kernel_shape_q0;
        outrows_reg_424 <= outrows_fu_334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_272_p2 == 1'd0))) begin
        output_array_addr_reg_398[6 : 0] <= tmp_i_cast_fu_323_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_379 == 1'd0))) begin
        output_array_load_reg_414 <= output_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_k2c_affine_matmul_1_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        outsize_reg_446 <= grp_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_379_pp0_iter5_reg == 1'd0))) begin
        tmp_10_i_reg_419 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd0))) begin
        tmp_7_reg_359 <= tmp_7_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_reg_355 <= tmp_fu_243_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_272_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_379 == 1'd0))) begin
        ap_phi_mux_i_i_phi_fu_164_p4 = i_i_mid2_reg_388;
    end else begin
        ap_phi_mux_i_i_phi_fu_164_p4 = i_i_reg_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_array_address0 = j_i_cast1_fu_312_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bias_array_address0 = grp_k2c_affine_matmul_1_fu_209_d_address0;
    end else begin
        bias_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bias_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bias_array_ce0 = grp_k2c_affine_matmul_1_fu_209_d_ce0;
    end else begin
        bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((grp_k2c_affine_matmul_1_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        grp_fu_341_ce = 1'b1;
    end else begin
        grp_fu_341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1))) begin
        grp_k2c_relu_func_fu_231_size = outsize_reg_446;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_k2c_relu_func_fu_231_size = 64'd64;
    end else begin
        grp_k2c_relu_func_fu_231_size = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_array_address0 = grp_k2c_affine_matmul_1_fu_209_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_address0 = grp_k2c_dot_fu_182_A_array_address0;
    end else begin
        input_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_array_ce0 = grp_k2c_affine_matmul_1_fu_209_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_ce0 = grp_k2c_dot_fu_182_A_array_ce0;
    end else begin
        input_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (tmp_fu_243_p2 == 1'd1))) begin
        input_shape_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_address0 = grp_k2c_dot_fu_182_A_shape_address0;
    end else begin
        input_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd1))) begin
        input_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_ce0 = grp_k2c_dot_fu_182_A_shape_ce0;
    end else begin
        input_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_0_address0 = grp_k2c_affine_matmul_1_fu_209_B_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_0_address0 = grp_k2c_dot_fu_182_B_array_0_address0;
    end else begin
        kernel_array_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_0_ce0 = grp_k2c_affine_matmul_1_fu_209_B_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_0_ce0 = grp_k2c_dot_fu_182_B_array_0_ce0;
    end else begin
        kernel_array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_1_address0 = grp_k2c_affine_matmul_1_fu_209_B_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_1_address0 = grp_k2c_dot_fu_182_B_array_1_address0;
    end else begin
        kernel_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_1_ce0 = grp_k2c_affine_matmul_1_fu_209_B_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_1_ce0 = grp_k2c_dot_fu_182_B_array_1_ce0;
    end else begin
        kernel_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_2_address0 = grp_k2c_affine_matmul_1_fu_209_B_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_2_address0 = grp_k2c_dot_fu_182_B_array_2_address0;
    end else begin
        kernel_array_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_2_ce0 = grp_k2c_affine_matmul_1_fu_209_B_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_2_ce0 = grp_k2c_dot_fu_182_B_array_2_ce0;
    end else begin
        kernel_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_3_address0 = grp_k2c_affine_matmul_1_fu_209_B_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_3_address0 = grp_k2c_dot_fu_182_B_array_3_address0;
    end else begin
        kernel_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_3_ce0 = grp_k2c_affine_matmul_1_fu_209_B_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_3_ce0 = grp_k2c_dot_fu_182_B_array_3_ce0;
    end else begin
        kernel_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        kernel_shape_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (tmp_fu_243_p2 == 1'd1))) begin
        kernel_shape_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_address0 = grp_k2c_dot_fu_182_B_shape_address0;
    end else begin
        kernel_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd1)))) begin
        kernel_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_ce0 = grp_k2c_dot_fu_182_B_shape_ce0;
    end else begin
        kernel_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_array_address0 = tmp_i_cast_fu_323_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_address0 = grp_k2c_relu_func_fu_231_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_address0 = grp_k2c_affine_matmul_1_fu_209_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_address0 = grp_k2c_dot_fu_182_C_array_address0;
    end else begin
        output_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        output_array_address1 = output_array_addr_reg_398_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_address1 = grp_k2c_relu_func_fu_231_x_address1;
    end else begin
        output_array_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_array_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_ce0 = grp_k2c_relu_func_fu_231_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_ce0 = grp_k2c_affine_matmul_1_fu_209_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_ce0 = grp_k2c_dot_fu_182_C_array_ce0;
    end else begin
        output_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_array_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_ce1 = grp_k2c_relu_func_fu_231_x_ce1;
    end else begin
        output_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_d0 = grp_k2c_affine_matmul_1_fu_209_C_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_d0 = grp_k2c_dot_fu_182_C_array_d0;
    end else begin
        output_array_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        output_array_d1 = tmp_10_i_reg_419;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_d1 = grp_k2c_relu_func_fu_231_x_d1;
    end else begin
        output_array_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_we0 = grp_k2c_affine_matmul_1_fu_209_C_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_we0 = grp_k2c_dot_fu_182_C_array_we0;
    end else begin
        output_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_379_pp0_iter6_reg == 1'd0))) begin
        output_array_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state17) & (tmp_reg_355 == 1'd1)))) begin
        output_array_we1 = grp_k2c_relu_func_fu_231_x_we1;
    end else begin
        output_array_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (tmp_fu_243_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_k2c_dot_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_272_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_272_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_k2c_relu_func_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_k2c_affine_matmul_1_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_on_subcall_done = ((grp_k2c_relu_func_fu_231_ap_done == 1'b0) & (tmp_reg_355 == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond_flatten_fu_272_p2 = ((indvar_flatten_reg_149 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond_i4_fu_284_p2 = ((j_i_reg_171 == 7'd64) ? 1'b1 : 1'b0);

assign grp_k2c_affine_matmul_1_fu_209_ap_start = grp_k2c_affine_matmul_1_fu_209_ap_start_reg;

assign grp_k2c_dot_fu_182_ap_start = grp_k2c_dot_fu_182_ap_start_reg;

assign grp_k2c_relu_func_fu_231_ap_start = grp_k2c_relu_func_fu_231_ap_start_reg;

assign i2_fu_298_p2 = (ap_phi_mux_i_i_phi_fu_164_p4 ^ 7'd64);

assign i_i_mid2_fu_304_p3 = ((exitcond_i4_fu_284_p2[0:0] === 1'b1) ? i2_fu_298_p2 : ap_phi_mux_i_i_phi_fu_164_p4);

assign icmp_fu_266_p2 = ((tmp_62_fu_256_p4 != 63'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_278_p2 = (indvar_flatten_reg_149 + 7'd1);

assign j_fu_328_p2 = (j_i_mid2_fu_290_p3 + 7'd1);

assign j_i_cast1_fu_312_p1 = j_i_mid2_fu_290_p3;

assign j_i_mid2_fu_290_p3 = ((exitcond_i4_fu_284_p2[0:0] === 1'b1) ? 7'd0 : j_i_reg_171);

assign outrows_fu_334_p3 = ((icmp_reg_364[0:0] === 1'b1) ? input_shape_q0 : 64'd1);

assign tmp_62_fu_256_p4 = {{input_ndim_read[63:1]}};

assign tmp_7_fu_249_p2 = ($signed(input_ndim_read) + $signed(64'd18446744073709551615));

assign tmp_fu_243_p2 = ((input_ndim_read < 64'd3) ? 1'b1 : 1'b0);

assign tmp_i_cast_fu_323_p1 = tmp_i_fu_317_p2;

assign tmp_i_fu_317_p2 = (j_i_mid2_fu_290_p3 + i_i_mid2_fu_304_p3);

always @ (posedge ap_clk) begin
    output_array_addr_reg_398[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter1_reg[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter2_reg[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter3_reg[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter4_reg[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter5_reg[14:7] <= 8'b00000000;
    output_array_addr_reg_398_pp0_iter6_reg[14:7] <= 8'b00000000;
end

endmodule //k2c_dense_2
