#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002885f09f290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002885f09dba0 .scope module, "tb" "tb" 3 42;
 .timescale -12 -12;
L_000002885f0b0a80 .functor NOT 1, L_000002885f106840, C4<0>, C4<0>, C4<0>;
L_000002885f0b02a0 .functor XOR 1, L_000002885f105010, L_000002885f1050b0, C4<0>, C4<0>;
L_000002885f0afd60 .functor XOR 1, L_000002885f0b02a0, L_000002885f1051f0, C4<0>, C4<0>;
v000002885f105290_0 .net *"_ivl_10", 0 0, L_000002885f1051f0;  1 drivers
v000002885f104cf0_0 .net *"_ivl_12", 0 0, L_000002885f0afd60;  1 drivers
v000002885f1055b0_0 .net *"_ivl_2", 0 0, L_000002885f104c50;  1 drivers
v000002885f104e30_0 .net *"_ivl_4", 0 0, L_000002885f105010;  1 drivers
v000002885f104930_0 .net *"_ivl_6", 0 0, L_000002885f1050b0;  1 drivers
v000002885f105470_0 .net *"_ivl_8", 0 0, L_000002885f0b02a0;  1 drivers
v000002885f1049d0_0 .var "clk", 0 0;
v000002885f105150_0 .net "in", 0 0, v000002885f104d90_0;  1 drivers
v000002885f104a70_0 .net "out_dut", 0 0, L_000002885f0b0bd0;  1 drivers
v000002885f105330_0 .net "out_ref", 0 0, L_000002885f0b0700;  1 drivers
v000002885f104ed0_0 .var/2u "stats1", 159 0;
v000002885f104b10_0 .var/2u "strobe", 0 0;
v000002885f1053d0_0 .net "tb_match", 0 0, L_000002885f106840;  1 drivers
v000002885f105510_0 .net "tb_mismatch", 0 0, L_000002885f0b0a80;  1 drivers
v000002885f104f70_0 .net "wavedrom_enable", 0 0, v000002885f1056f0_0;  1 drivers
v000002885f104bb0_0 .net "wavedrom_title", 511 0, v000002885f105650_0;  1 drivers
L_000002885f104c50 .concat [ 1 0 0 0], L_000002885f0b0700;
L_000002885f105010 .concat [ 1 0 0 0], L_000002885f0b0700;
L_000002885f1050b0 .concat [ 1 0 0 0], L_000002885f0b0bd0;
L_000002885f1051f0 .concat [ 1 0 0 0], L_000002885f0b0700;
L_000002885f106840 .cmp/eeq 1, L_000002885f104c50, L_000002885f0afd60;
S_000002885f09dd30 .scope module, "good1" "RefModule" 3 81, 4 2 0, S_000002885f09dba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000002885f0b0700 .functor NOT 1, v000002885f104d90_0, C4<0>, C4<0>, C4<0>;
v000002885f09e4c0_0 .net "in", 0 0, v000002885f104d90_0;  alias, 1 drivers
v000002885ef8e010_0 .net "out", 0 0, L_000002885f0b0700;  alias, 1 drivers
S_000002885f0a5250 .scope module, "stim1" "stimulus_gen" 3 77, 3 6 0, S_000002885f09dba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000002885f073810_0 .net "clk", 0 0, v000002885f1049d0_0;  1 drivers
v000002885f104d90_0 .var "in", 0 0;
v000002885f1056f0_0 .var "wavedrom_enable", 0 0;
v000002885f105650_0 .var "wavedrom_title", 511 0;
E_000002885f0a3640/0 .event negedge, v000002885f073810_0;
E_000002885f0a3640/1 .event posedge, v000002885f073810_0;
E_000002885f0a3640 .event/or E_000002885f0a3640/0, E_000002885f0a3640/1;
E_000002885f0a3b80 .event posedge, v000002885f073810_0;
S_000002885f0a53e0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002885f0a5250;
 .timescale -12 -12;
v000002885f0a4950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002885f0a5570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002885f0a5250;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002885f0b1a00 .scope module, "top_module1" "TopModule" 3 85, 5 3 0, S_000002885f09dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000002885f0b0bd0 .functor NOT 1, v000002885f104d90_0, C4<0>, C4<0>, C4<0>;
v000002885f105790_0 .net "in", 0 0, v000002885f104d90_0;  alias, 1 drivers
v000002885f105830_0 .net "out", 0 0, L_000002885f0b0bd0;  alias, 1 drivers
S_000002885f0b1b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 91, 3 91 0, S_000002885f09dba0;
 .timescale -12 -12;
E_000002885f0a34c0 .event edge, v000002885f104b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002885f104b10_0;
    %nor/r;
    %assign/vec4 v000002885f104b10_0, 0;
    %wait E_000002885f0a34c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002885f0a5250;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002885f104d90_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002885f0a3b80;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002885f104d90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002885f0a5570;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002885f0a3640;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002885f104d90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002885f09dba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002885f1049d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002885f104b10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002885f09dba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002885f1049d0_0;
    %inv;
    %store/vec4 v000002885f1049d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002885f09dba0;
T_6 ;
    %vpi_call/w 3 69 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 70 "$dumpvars", 32'sb00000000000000000000000000000001, v000002885f073810_0, v000002885f105510_0, v000002885f105150_0, v000002885f105330_0, v000002885f104a70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002885f09dba0;
T_7 ;
    %load/vec4 v000002885f104ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 100 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002885f104ed0_0, 64, 32>, &PV<v000002885f104ed0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 103 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002885f104ed0_0, 128, 32>, &PV<v000002885f104ed0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 104 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 105 "$display", "Mismatches: %1d in %1d samples", &PV<v000002885f104ed0_0, 128, 32>, &PV<v000002885f104ed0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002885f09dba0;
T_8 ;
    %wait E_000002885f0a3640;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002885f104ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002885f104ed0_0, 4, 32;
    %load/vec4 v000002885f1053d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002885f104ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002885f104ed0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002885f104ed0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002885f104ed0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002885f105330_0;
    %load/vec4 v000002885f105330_0;
    %load/vec4 v000002885f104a70_0;
    %xor;
    %load/vec4 v000002885f105330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002885f104ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 120 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002885f104ed0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002885f104ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002885f104ed0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002885f09dba0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob005_notgate_test.sv";
    "dataset_code-complete-iccad2023/Prob005_notgate_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob005_notgate/Prob005_notgate_sample01.sv";
