============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Mon Nov 24 18:34:29 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(81)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
HDL-1007 : analyze verilog file ../../../RTL/audio_eq.v
HDL-1007 : analyze verilog file ../../../RTL/vocal_isolation.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 252 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 64 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 919 instances
RUN-0007 : 401 luts, 287 seqs, 128 mslices, 70 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1393 nets
RUN-1001 : 848 nets have 2 pins
RUN-1001 : 424 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     78      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     209     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  10   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 917 instances, 401 luts, 287 seqs, 198 slices, 25 macros(198 instances: 128 mslices 70 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 413476
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 917.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 235837, overlap = 0
PHY-3002 : Step(2): len = 173552, overlap = 0
PHY-3002 : Step(3): len = 110935, overlap = 0
PHY-3002 : Step(4): len = 84169.6, overlap = 0
PHY-3002 : Step(5): len = 66424.8, overlap = 0
PHY-3002 : Step(6): len = 56664.5, overlap = 0
PHY-3002 : Step(7): len = 45168.8, overlap = 2.5625
PHY-3002 : Step(8): len = 41936.3, overlap = 6.5
PHY-3002 : Step(9): len = 40304.2, overlap = 6.6875
PHY-3002 : Step(10): len = 37072.2, overlap = 10.9688
PHY-3002 : Step(11): len = 35241.4, overlap = 12.5625
PHY-3002 : Step(12): len = 32856.5, overlap = 14.5312
PHY-3002 : Step(13): len = 30750, overlap = 16.7812
PHY-3002 : Step(14): len = 30240.6, overlap = 17.2812
PHY-3002 : Step(15): len = 28584.5, overlap = 18.0312
PHY-3002 : Step(16): len = 27700.7, overlap = 18.9375
PHY-3002 : Step(17): len = 27936.4, overlap = 19.125
PHY-3002 : Step(18): len = 26629.9, overlap = 20.6562
PHY-3002 : Step(19): len = 27136.7, overlap = 20.7188
PHY-3002 : Step(20): len = 26233.5, overlap = 20.8438
PHY-3002 : Step(21): len = 27014.1, overlap = 20.8438
PHY-3002 : Step(22): len = 26685.5, overlap = 22.2188
PHY-3002 : Step(23): len = 25420.6, overlap = 22.375
PHY-3002 : Step(24): len = 25226, overlap = 20.2812
PHY-3002 : Step(25): len = 25498.8, overlap = 9.90625
PHY-3002 : Step(26): len = 24702.3, overlap = 12.2812
PHY-3002 : Step(27): len = 22550.3, overlap = 14.2188
PHY-3002 : Step(28): len = 20687.1, overlap = 18.375
PHY-3002 : Step(29): len = 19035.7, overlap = 18.1875
PHY-3002 : Step(30): len = 19070.6, overlap = 20.625
PHY-3002 : Step(31): len = 19070.6, overlap = 20.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73364e-05
PHY-3002 : Step(32): len = 18377.8, overlap = 49.2188
PHY-3002 : Step(33): len = 18782.2, overlap = 49.5625
PHY-3002 : Step(34): len = 19438, overlap = 44.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46728e-05
PHY-3002 : Step(35): len = 18201.2, overlap = 52.9375
PHY-3002 : Step(36): len = 18201.2, overlap = 52.9375
PHY-3002 : Step(37): len = 18107.3, overlap = 53.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.93456e-05
PHY-3002 : Step(38): len = 18695.3, overlap = 36.875
PHY-3002 : Step(39): len = 18695.3, overlap = 36.875
PHY-3002 : Step(40): len = 18214.9, overlap = 40
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138691
PHY-3002 : Step(41): len = 19191.7, overlap = 39.8125
PHY-3002 : Step(42): len = 19403.1, overlap = 39.3125
PHY-3002 : Step(43): len = 19752.7, overlap = 40.1562
PHY-3002 : Step(44): len = 20186.2, overlap = 40.125
PHY-3002 : Step(45): len = 20540.9, overlap = 40.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000277382
PHY-3002 : Step(46): len = 21051.5, overlap = 41.625
PHY-3002 : Step(47): len = 21248.7, overlap = 41.5938
PHY-3002 : Step(48): len = 20802.1, overlap = 40.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000554765
PHY-3002 : Step(49): len = 20250.7, overlap = 40.375
PHY-3002 : Step(50): len = 20293.3, overlap = 40.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00110953
PHY-3002 : Step(51): len = 20649, overlap = 39.9375
PHY-3002 : Step(52): len = 20682.3, overlap = 39.8438
PHY-3002 : Step(53): len = 20783.5, overlap = 39.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00221906
PHY-3002 : Step(54): len = 20853, overlap = 38.625
PHY-3002 : Step(55): len = 20876.4, overlap = 38.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00418979
PHY-3002 : Step(56): len = 21013.7, overlap = 37.6875
PHY-3002 : Step(57): len = 21251.5, overlap = 36.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00711269
PHY-3002 : Step(58): len = 21505.8, overlap = 36.125
PHY-3002 : Step(59): len = 21531.6, overlap = 36.0312
PHY-3002 : Step(60): len = 21460, overlap = 35.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0142254
PHY-3002 : Step(61): len = 21483.3, overlap = 35.9375
PHY-3002 : Step(62): len = 21483.3, overlap = 35.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17865e-05
PHY-3002 : Step(63): len = 21133.8, overlap = 71.9375
PHY-3002 : Step(64): len = 21236, overlap = 69.4688
PHY-3002 : Step(65): len = 21730.8, overlap = 62.7188
PHY-3002 : Step(66): len = 21957, overlap = 68
PHY-3002 : Step(67): len = 21700.4, overlap = 59.1562
PHY-3002 : Step(68): len = 21749.4, overlap = 58.6562
PHY-3002 : Step(69): len = 21486.6, overlap = 62.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35729e-05
PHY-3002 : Step(70): len = 21925.2, overlap = 62.2188
PHY-3002 : Step(71): len = 21925.2, overlap = 62.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71459e-05
PHY-3002 : Step(72): len = 23413.7, overlap = 55.5625
PHY-3002 : Step(73): len = 23664.6, overlap = 55.7812
PHY-3002 : Step(74): len = 23875.2, overlap = 53.9375
PHY-3002 : Step(75): len = 24024.4, overlap = 54.4375
PHY-3002 : Step(76): len = 24218.6, overlap = 46.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.42918e-05
PHY-3002 : Step(77): len = 25038.7, overlap = 44
PHY-3002 : Step(78): len = 25416.2, overlap = 35.9688
PHY-3002 : Step(79): len = 26089.6, overlap = 39
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000188584
PHY-3002 : Step(80): len = 26516, overlap = 42.25
PHY-3002 : Step(81): len = 27220.7, overlap = 43.75
PHY-3002 : Step(82): len = 27429.5, overlap = 41.5938
PHY-3002 : Step(83): len = 27548.2, overlap = 36.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000377167
PHY-3002 : Step(84): len = 28186.9, overlap = 37.375
PHY-3002 : Step(85): len = 28268.9, overlap = 37.5
PHY-3002 : Step(86): len = 28511.9, overlap = 36.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000754334
PHY-3002 : Step(87): len = 29953.1, overlap = 34.2812
PHY-3002 : Step(88): len = 31157.4, overlap = 35.3438
PHY-3002 : Step(89): len = 32051, overlap = 35.7812
PHY-3002 : Step(90): len = 31908.1, overlap = 36.0938
PHY-3002 : Step(91): len = 31623.8, overlap = 35.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00150867
PHY-3002 : Step(92): len = 32102.1, overlap = 35.3125
PHY-3002 : Step(93): len = 32212.8, overlap = 35.875
PHY-3002 : Step(94): len = 32733.7, overlap = 30.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00301734
PHY-3002 : Step(95): len = 33029.1, overlap = 29.9062
PHY-3002 : Step(96): len = 33452.9, overlap = 28.9062
PHY-3002 : Step(97): len = 34038.9, overlap = 25.5938
PHY-3002 : Step(98): len = 33676, overlap = 25.4375
PHY-3002 : Step(99): len = 33735.6, overlap = 25.9062
PHY-3002 : Step(100): len = 33731.1, overlap = 26.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00603467
PHY-3002 : Step(101): len = 33873.7, overlap = 26.9375
PHY-3002 : Step(102): len = 33964.3, overlap = 23.9062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0119924
PHY-3002 : Step(103): len = 34075.7, overlap = 23.625
PHY-3002 : Step(104): len = 34238.3, overlap = 23.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0239848
PHY-3002 : Step(105): len = 34275.4, overlap = 23.3438
PHY-3002 : Step(106): len = 34350.2, overlap = 24.9375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0479697
PHY-3002 : Step(107): len = 34370, overlap = 27
PHY-3002 : Step(108): len = 34370, overlap = 27
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0776149
PHY-3002 : Step(109): len = 34393.9, overlap = 26.8125
PHY-3002 : Step(110): len = 34393.9, overlap = 26.8125
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.125581
PHY-3002 : Step(111): len = 34452.4, overlap = 26.625
PHY-3002 : Step(112): len = 34455.8, overlap = 26.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 61.88 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1393.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38888, over cnt = 156(0%), over = 743, worst = 31
PHY-1001 : End global iterations;  0.055777s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 42.80, top5 = 21.78, top10 = 12.79, top15 = 8.71.
PHY-1001 : End incremental global routing;  0.104873s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (104.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 5102, tnet num: 1391, tinst num: 917, tnode num: 6358, tedge num: 9588.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.164259s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (104.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.283405s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (104.8%)

OPT-1001 : Current memory(MB): used = 164, reserve = 134, peak = 164.
OPT-1001 : End physical optimization;  0.292598s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (186.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 401 LUT to BLE ...
SYN-4008 : Packed 401 LUT and 166 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4005 : Packed 88 SEQ with LUT/SLICE
SYN-4006 : 158 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 434/665 primitive instances ...
PHY-3001 : End packing;  0.021957s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.3%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 457 instances
RUN-1001 : 212 mslices, 212 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 689 nets have 2 pins
RUN-1001 : 421 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 455 instances, 424 slices, 25 macros(198 instances: 128 mslices 70 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 34365, Over = 33.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.61389e-05
PHY-3002 : Step(113): len = 28810.6, overlap = 37.75
PHY-3002 : Step(114): len = 28951.8, overlap = 38.25
PHY-3002 : Step(115): len = 27990, overlap = 38.25
PHY-3002 : Step(116): len = 27676, overlap = 38.25
PHY-3002 : Step(117): len = 27464.4, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.22777e-05
PHY-3002 : Step(118): len = 29587.7, overlap = 35
PHY-3002 : Step(119): len = 30352.3, overlap = 34
PHY-3002 : Step(120): len = 31255.3, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000184555
PHY-3002 : Step(121): len = 32024.1, overlap = 31
PHY-3002 : Step(122): len = 32175.2, overlap = 31
PHY-3002 : Step(123): len = 32155.7, overlap = 29.25
PHY-3002 : Step(124): len = 31699.8, overlap = 33.25
PHY-3002 : Step(125): len = 31574.5, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061382s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (280.0%)

PHY-3001 : Trial Legalized: Len = 40595.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00082703
PHY-3002 : Step(126): len = 38472.8, overlap = 2
PHY-3002 : Step(127): len = 37154.5, overlap = 4.5
PHY-3002 : Step(128): len = 35734.2, overlap = 6.75
PHY-3002 : Step(129): len = 35079.5, overlap = 7.75
PHY-3002 : Step(130): len = 35054.2, overlap = 7.75
PHY-3002 : Step(131): len = 35007.9, overlap = 8.5
PHY-3002 : Step(132): len = 34914.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00165406
PHY-3002 : Step(133): len = 35078, overlap = 9.25
PHY-3002 : Step(134): len = 35099.2, overlap = 9
PHY-3002 : Step(135): len = 35119.1, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00330812
PHY-3002 : Step(136): len = 35167, overlap = 9
PHY-3002 : Step(137): len = 35195.6, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004179s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (373.9%)

PHY-3001 : Legalized: Len = 37740.6, Over = 0
PHY-3001 : End spreading;  0.003287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 37740.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/1231.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45520, over cnt = 150(0%), over = 259, worst = 5
PHY-1002 : len = 46968, over cnt = 69(0%), over = 96, worst = 4
PHY-1002 : len = 47464, over cnt = 42(0%), over = 62, worst = 4
PHY-1002 : len = 48152, over cnt = 8(0%), over = 13, worst = 2
PHY-1002 : len = 48280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.109640s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 23.69, top10 = 15.26, top15 = 10.59.
PHY-1001 : End incremental global routing;  0.164634s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (142.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4426, tnet num: 1229, tinst num: 455, tnode num: 5334, tedge num: 8703.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.141677s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.319724s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (122.2%)

OPT-1001 : Current memory(MB): used = 167, reserve = 137, peak = 167.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1073/1231.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 23.69, top10 = 15.26, top15 = 10.59.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.382939s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (114.2%)

RUN-1003 : finish command "place" in  3.744856s wall, 5.828125s user + 5.281250s system = 11.109375s CPU (296.7%)

RUN-1004 : used memory is 149 MB, reserved memory is 119 MB, peak memory is 168 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 457 instances
RUN-1001 : 212 mslices, 212 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1231 nets
RUN-1001 : 689 nets have 2 pins
RUN-1001 : 421 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4426, tnet num: 1229, tinst num: 455, tnode num: 5334, tedge num: 8703.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 212 mslices, 212 lslices, 26 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 408 clock pins, and constraint 905 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45032, over cnt = 154(0%), over = 259, worst = 6
PHY-1002 : len = 46192, over cnt = 84(0%), over = 120, worst = 5
PHY-1002 : len = 47144, over cnt = 32(0%), over = 49, worst = 4
PHY-1002 : len = 47880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100791s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (279.0%)

PHY-1001 : Congestion index: top1 = 34.53, top5 = 23.72, top10 = 15.14, top15 = 10.48.
PHY-1001 : End global routing;  0.151869s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (205.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 195, reserve = 165, peak = 209.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : Current memory(MB): used = 462, reserve = 438, peak = 462.
PHY-1001 : End build detailed router design. 2.612944s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.069256s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 494, reserve = 471, peak = 494.
PHY-1001 : End phase 1; 1.072816s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 164696, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 495, reserve = 471, peak = 495.
PHY-1001 : End initial routed; 0.928235s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (122.9%)

PHY-1001 : Current memory(MB): used = 495, reserve = 471, peak = 495.
PHY-1001 : End phase 2; 0.928287s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (122.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 164488, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.031311s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 164616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.015461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.104249s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (104.9%)

PHY-1001 : Current memory(MB): used = 507, reserve = 483, peak = 507.
PHY-1001 : End phase 3; 0.250994s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (99.6%)

PHY-1003 : Routed, final wirelength = 164616
PHY-1001 : Current memory(MB): used = 507, reserve = 483, peak = 507.
PHY-1001 : End export database. 0.006432s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (242.9%)

PHY-1001 : End detail routing;  5.038111s wall, 5.140625s user + 0.125000s system = 5.265625s CPU (104.5%)

RUN-1003 : finish command "route" in  5.408584s wall, 5.562500s user + 0.234375s system = 5.796875s CPU (107.2%)

RUN-1004 : used memory is 442 MB, reserved memory is 418 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        27
  #input                   13
  #output                  13
  #inout                    1

Utilization Statistics
#lut                      797   out of  19600    4.07%
#reg                      350   out of  19600    1.79%
#le                       830
  #lut only               480   out of    830   57.83%
  #reg only                33   out of    830    3.98%
  #lut&reg                317   out of    830   38.19%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       26   out of    188   13.83%
  #ireg                     4
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                            Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                                 146
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               lslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/clk_cnt_b[3]_syn_17.q0    46
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                  13
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                          0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                          0


Detailed IO Report

       Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
    aud_adcdat         INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
     aud_bclk          INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
      aud_lrc          INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
   sw_bass_down        INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
    sw_bass_up         INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
  sw_treble_down       INPUT        A11        LVCMOS25          N/A          PULLUP       NONE     
   sw_treble_up        INPUT        A12        LVCMOS25          N/A          PULLUP       NONE     
   sw_vocal_iso        INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
    switch_mute        INPUT        A14        LVCMOS25          N/A          PULLUP       NONE     
      sys_clk          INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
     volume[1]         INPUT        A13        LVCMOS25          N/A          PULLUP       IREG     
     volume[0]         INPUT        B12        LVCMOS25          N/A          PULLUP       IREG     
    aud_dacdat        OUTPUT         P6        LVCMOS25           8            NONE        OREG     
     aud_mclk         OUTPUT         N5        LVCMOS25           8            NONE        NONE     
      aud_scl         OUTPUT        R12        LVCMOS25           8            NONE        OREG     
      ilaclk          OUTPUT         T5        LVCMOS25           8            NONE        NONE     
        led           OUTPUT        H16        LVCMOS25           8            N/A         NONE     
   led_bass_down      OUTPUT        B15        LVCMOS25           8            NONE        NONE     
    led_bass_up       OUTPUT        B16        LVCMOS25           8            NONE        NONE     
     led_mute         OUTPUT        F16        LVCMOS25           8            NONE        NONE     
  led_treble_down     OUTPUT        C15        LVCMOS25           8            NONE        NONE     
   led_treble_up      OUTPUT        C16        LVCMOS25           8            NONE        NONE     
   led_vocal_iso      OUTPUT        B14        LVCMOS25           8            NONE        NONE     
    led_vol[1]        OUTPUT        E16        LVCMOS25           8            NONE        NONE     
    led_vol[0]        OUTPUT        E13        LVCMOS25           8            NONE        NONE     
      aud_sda          INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------+
|top                 |audio_speak     |830    |599     |198     |358     |0       |0       |
|  u_audio_eq        |audio_eq        |187    |109     |56      |72      |0       |0       |
|  u_es8388_ctrl     |es8388_ctrl     |338    |304     |32      |150     |0       |0       |
|    u_audio_receive |audio_receive   |89     |75      |12      |53      |0       |0       |
|    u_audio_send    |audio_send      |42     |42      |0       |26      |0       |0       |
|    u_es8388_config |es8388_config   |207    |187     |20      |71      |0       |0       |
|      u_i2c_dri     |i2c_dri         |127    |117     |10      |42      |0       |0       |
|      u_i2c_reg_cfg |i2c_reg_cfg     |80     |70      |10      |29      |0       |0       |
|  u_pll_clk         |clk_wiz_0       |1      |1       |0       |0       |0       |0       |
|  u_vocal_isolation |vocal_isolation |294    |180     |105     |120     |0       |0       |
+------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       661   
    #2          2       340   
    #3          3        65   
    #4          4        16   
    #5        5-10       78   
    #6        11-50      36   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.47            

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 162 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 617
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1231, pip num: 10379
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1412 valid insts, and 30556 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1003 : finish command "bitgen -bit ES8388.bit -unused_io_status pulldown" in  1.350511s wall, 12.468750s user + 0.109375s system = 12.578125s CPU (931.4%)

RUN-1004 : used memory is 444 MB, reserved memory is 423 MB, peak memory is 643 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251124_183429.log"
