<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xck26-sfvc784-2LV-c" LaunchTime="1640014118">
  <File Type="VDS-TIMINGSUMMARY" Name="kv260_phigent_heimdallr_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="kv260_phigent_heimdallr_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="kv260_phigent_heimdallr_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="kv260_phigent_heimdallr_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="kv260_phigent_heimdallr_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="kv260_phigent_heimdallr_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="kv260_phigent_heimdallr_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="kv260_phigent_heimdallr_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="kv260_phigent_heimdallr_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/kv260_phigent_heimdallr/kv260_phigent_heimdallr.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../hw_platform/prj/kv260_phigent_heimdallr.srcs/sources_1/bd/kv260_phigent_heimdallr/kv260_phigent_heimdallr.bd"/>
        <Attr Name="ImportTime" Val="1639841244"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/kv260_phigent_heimdallr_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../hw_platform/prj/kv260_phigent_heimdallr.srcs/sources_1/imports/hdl/kv260_phigent_heimdallr_wrapper.v"/>
        <Attr Name="ImportTime" Val="1639568722"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="kv260_phigent_heimdallr_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/xdc/pin.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../hw_platform/prj/kv260_phigent_heimdallr.srcs/constrs_1/imports/xdc/pin.xdc"/>
        <Attr Name="ImportTime" Val="1639489132"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_auto_us_1"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_s01_regslice_15"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_9"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_8"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_auto_us_2"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_10"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_6"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_4a56_vfb_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8a97_vfb_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8a97_r_sync_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_4a56_phy_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8a97_phy_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_11"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_PS_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_vcu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_s02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_axi_reg_slice_vmcu_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_xbar_7"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_4a56_rx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8a97_rx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_4a56_r_sync_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_proc_sys_reset_600MHz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_proc_sys_reset_300MHz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_proc_sys_reset_100MHz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_v_frmbuf_wr_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_axis_data_fifo_cap_1"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_v_frmbuf_wr_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_axis_subset_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_axis_subset_converter_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="kv260_phigent_heimdallr_axis_data_fifo_cap_0"/>
</GenRun>
