<div id="pf1db" class="pf w0 h0" data-page-no="1db"><div class="pc pc1db w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1db.png"/><div class="t m0 x28 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_PG field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y1a7 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y1a8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y2b4 ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x8b h7 y1aa ff2 fs4 fc0 sc0 ls0">PG</div><div class="t m0 x83 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">Plus-Side Gain</div><div class="t m0 x9 h1b y2a33 ff1 fsc fc0 sc0 ls0 ws0">28.3.10<span class="_ _b"> </span>ADC Minus-Side Gain Register (ADC<span class="ff7 ws24e">x</span>_MG)</div><div class="t m0 x9 hf y2841 ff3 fs5 fc0 sc0 ls0 ws0">The Minus-Side Gain Register (MG) contains the gain error correction for the minus-side</div><div class="t m0 x9 hf y2842 ff3 fs5 fc0 sc0 ls0 ws0">input in differential mode. This register is ignored in single-ended mode. MG, a 16-bit</div><div class="t m0 x9 hf y2843 ff3 fs5 fc0 sc0 ls0 ws0">real number in binary format, is the gain adjustment factor, with the radix point fixed</div><div class="t m0 x9 hf y2844 ff3 fs5 fc0 sc0 ls0 ws0">between ADMG15 and ADMG14. This register must be written by the user with the</div><div class="t m0 x9 hf y2845 ff3 fs5 fc0 sc0 ls0 ws0">value described in the calibration procedure. Otherwise, the gain error specifications may</div><div class="t m0 x9 hf y2a34 ff3 fs5 fc0 sc0 ls0 ws0">not be met.</div><div class="t m0 x9 h7 ya98 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + 30h offset = 4003_B030h</div><div class="t m0 x2c h1d y2a35 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y2a36 ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls20a v11">0<span class="ls0 ve">MG</span></span></div><div class="t m0 x89 h1d y2a37 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y2a38 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x1a h9 y2a39 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_MG field descriptions</span></div><div class="t m0 x12c h10 y2a3a ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x95 h7 y2a3b ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y2a3c ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2a3b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2a3c ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y2a3d ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x8b h7 y2a3e ff2 fs4 fc0 sc0 ls0">MG</div><div class="t m0 x83 h7 y2a3d ff2 fs4 fc0 sc0 ls0 ws0">Minus-Side Gain</div><div class="t m0 x9 h1b y2a3f ff1 fsc fc0 sc0 ls0 ws0">28.3.11<span class="_ _b"> </span>ADC Plus-Side General Calibration Value Register</div><div class="t m0 xf1 h1b y2a40 ff1 fsc fc0 sc0 ls0 ws24e">(ADC<span class="ff7">x</span>_CLPD)</div><div class="t m0 x9 hf y2a41 ff3 fs5 fc0 sc0 ls0 ws0">The Plus-Side General Calibration Value Registers (CLPx) contain calibration</div><div class="t m0 x9 hf y2a42 ff3 fs5 fc0 sc0 ls0 ws0">information that is generated by the calibration function. These registers contain seven</div><div class="t m0 x9 hf y1d9d ff3 fs5 fc0 sc0 ls0 ws0">calibration values of varying widths: CLP0[5:0], CLP1[6:0], CLP2[7:0], CLP3[8:0],</div><div class="t m0 x9 hf y1d9e ff3 fs5 fc0 sc0 ls0 ws0">CLP4[9:0], CLPS[5:0], and CLPD[5:0]. CLPx are automatically set when the self-</div><div class="t m0 x9 hf y2a43 ff3 fs5 fc0 sc0 ls0 ws0">calibration sequence is done, that is, CAL is cleared. If these registers are written by the</div><div class="t m0 x9 hf y2a44 ff3 fs5 fc0 sc0 ls0 ws0">user after calibration, the linearity error specifications may not be met.</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>475</div><a class="l" href="#pf1db" data-dest-detail='[475,"XYZ",null,331.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:405.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1db" data-dest-detail='[475,"XYZ",null,305.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:428.569000px;bottom:400.800000px;width:14.499000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
