Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Sat Feb 21 20:22:38 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     4 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1152 |          383 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             440 |          217 |
| Yes          | No                    | No                     |            2110 |          398 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1237 |          229 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                     Enable Signal                                                                    |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                               | ap_rst_n                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                   |                                                                                                                                                              |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                       |                                                                                                                                                              |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                             | ap_rst_n                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_enable_reg_pp0_iter2_i_1_n_0                       |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__1_n_0                                                                        | ap_rst_n                                                                                                                                                     |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                   | ap_rst_n                                                                                                                                                     |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/raddr[1]_i_1_n_0                                                                            | ap_rst_n                                                                                                                                                     |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__1_n_0                                                                      | ap_rst_n                                                                                                                                                     |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/dout_vld_reg[0]                                                                 | ap_rst_n                                                                                                                                                     |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/E[0]                                                                                       | ap_rst_n                                                                                                                                                     |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__4_n_0                                                                      | ap_rst_n                                                                                                                                                     |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                                                     | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4183_state16_i_1_n_0                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                                                 | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__3_n_0                                            | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/raddr_reg[3][0]                                                   | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8808_state16_i_1_n_0                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                          | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                           |                                                                                                                                                              |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred6434_state19_i_1_n_0                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/raddr[3]_i_1__0_n_0                                                      | ap_rst_n                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                   | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/num_data_cnt[4]_i_1__0_n_0                                               | ap_rst_n                                                                                                                                                     |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/mOutPtr[4]_i_1__0_n_0                                                    | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__3_n_0                                          | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__3_n_0                                     | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4340_state19_i_1_n_0                 |                4 |              5 |         1.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                        | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/full_n_reg[0]                                                     | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/full_n_reg_0[0]                                                                 | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/E[0]                                                              | ap_rst_n                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8242_state16_i_1_n_0                 |                4 |              5 |         1.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                            | ap_rst_n                                                                                                                                                     |                2 |              5 |         2.50 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4226_state16_i_1_n_0                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                         |                                                                                                                                                              |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/p_0_in_0[0]                                                              | ap_rst_n                                                                                                                                                     |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4126_state16_i_1_n_0                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push                                                          |                                                                                                                                                              |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                   | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                   |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                           | ap_rst_n                                                                                                                                                     |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_len_buf[5]_i_1_n_0                                                 | ap_rst_n                                                                                                                                                     |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                    | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                       |                1 |              6 |         6.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4113_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4092_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_len_buf[5]_i_1_n_0                                                | ap_rst_n                                                                                                                                                     |                2 |              6 |         3.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4035_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4361_state16_i_1_n_0                 |                4 |              6 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                          |                                                                                                                                                              |                1 |              6 |         6.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred5975_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4302_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8230_state16_i_1_n_0                 |                5 |              6 |         1.20 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred6624_state16_i_1_n_0                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4222_state16_i_1_n_0                 |                4 |              7 |         1.75 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8348_state19_i_1_n_0                 |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                       | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                            |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred6121_state19_i_1_n_0                 |                6 |              8 |         1.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4074_state16_i_1_n_0                 |                6 |              8 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/full_n_reg_2[0]                                                                           | ap_rst_n                                                                                                                                                     |                3 |              9 |         3.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8820_state16_i_1_n_0                 |                6 |              9 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                              | ap_rst_n                                                                                                                                                     |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                      | ap_rst_n                                                                                                                                                     |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_0                                                                             | ap_rst_n                                                                                                                                                     |                5 |             10 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[9]_i_1_n_0                                                                   | ap_rst_n                                                                                                                                                     |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/mOutPtr[9]_i_1_n_0                                                                        | ap_rst_n                                                                                                                                                     |                3 |             10 |         3.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8339_state16_i_1_n_0                 |                5 |             10 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/full_n_reg_0                                                                              | ap_rst_n                                                                                                                                                     |                3 |             11 |         3.67 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8583_state16_i_1_n_0                 |                5 |             11 |         2.20 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4508_state19_i_1_n_0                 |               10 |             12 |         1.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/full_n_reg_0                                                                              | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/grp_top_kernel_Pipeline_store_loop_fu_590_ap_start_reg_reg                                        |                3 |             12 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4566_state19_i_1_n_0                 |               10 |             12 |         1.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_0                                                                             | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/grp_top_kernel_Pipeline_load_loop_fu_291_ap_start_reg_reg                                          |                3 |             12 |         4.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4550_state19_i_1_n_0                 |                9 |             12 |         1.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4522_state19_i_1_n_0                 |               12 |             12 |         1.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4481_state19_i_1_n_0                 |               13 |             13 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[12]_i_1_n_0                                                                        | ap_rst_n                                                                                                                                                     |                3 |             13 |         4.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_loop_fu_590/flow_control_loop_pipe_sequential_init_U/v_fu_174                                     |                                                                                                                                                              |                3 |             13 |         4.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred6428_state16_i_1_n_0                 |                6 |             13 |         2.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[12]_i_1_n_0                                                                   | ap_rst_n                                                                                                                                                     |                3 |             13 |         4.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_loop_fu_291/flow_control_loop_pipe_sequential_init_U/v_fu_224                                      |                                                                                                                                                              |                3 |             13 |         4.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred4318_state19_i_1_n_0                 |               13 |             14 |         1.08 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8780_state19_i_1_n_0                 |               14 |             14 |         1.00 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8294_state16_i_1_n_0                 |                6 |             14 |         2.33 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8304_state19_i_1_n_0                 |               14 |             15 |         1.07 |
|  ap_clk      |                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_predicate_pred8544_state19_i_1_n_0                 |               14 |             16 |         1.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_enable_reg_pp0_iter16                      |                                                                                                                                                              |               24 |             24 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_enable_reg_pp0_iter15                      |                                                                                                                                                              |               24 |             24 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                           |                                                                                                                                                              |               25 |             32 |         1.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_out[31]_i_1_n_0                                                                                           | ap_rst_n                                                                                                                                                     |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_in[63]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                     |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_out[63]_i_1_n_0                                                                                           | ap_rst_n                                                                                                                                                     |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_in[31]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                     |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pop                                                                             | ap_rst_n                                                                                                                                                     |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/push                                                                            | ap_rst_n                                                                                                                                                     |                7 |             34 |         4.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                            | ap_rst_n                                                                                                                                                     |               12 |             53 |         4.42 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                             | ap_rst_n                                                                                                                                                     |               11 |             53 |         4.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/indvar_flatten_fu_380[0]_i_2_n_0              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/flow_control_loop_pipe_sequential_init_U/ap_loop_init |               11 |             57 |         5.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/pop                                                 | ap_rst_n                                                                                                                                                     |               13 |             58 |         4.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                |                                                                                                                                                              |                4 |             58 |        14.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                             | ap_rst_n                                                                                                                                                     |               16 |             59 |         3.69 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                              | ap_rst_n                                                                                                                                                     |               15 |             59 |         3.93 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/sel                                                                              |                                                                                                                                                              |                5 |             59 |        11.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/flow_control_loop_pipe_sequential_init_U/D[1] |                                                                                                                                                              |                5 |             59 |        11.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/E[0]                                                                                                 |                                                                                                                                                              |               18 |             60 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                  | ap_rst_n                                                                                                                                                     |               21 |             60 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                                                                  |                                                                                                                                                              |               15 |             60 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                        | ap_rst_n                                                                                                                                                     |               16 |             60 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                          |                                                                                                                                                              |               15 |             60 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                         |                                                                                                                                                              |               18 |             60 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                            |                                                                                                                                                              |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                             |                                                                                                                                                              |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_0                                                                             |                                                                                                                                                              |               17 |             71 |         4.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                   | ap_rst_n                                                                                                                                                     |               13 |             72 |         5.54 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                    | ap_rst_n                                                                                                                                                     |               13 |             72 |         5.54 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                        | ap_rst_n                                                                                                                                                     |               22 |             91 |         4.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                         | ap_rst_n                                                                                                                                                     |               18 |             91 |         5.06 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                                |                                                                                                                                                              |               39 |            116 |         2.97 |
|  ap_clk      |                                                                                                                                                      | ap_rst_n                                                                                                                                                     |               62 |            150 |         2.42 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/full_n_reg_0                                                                              |                                                                                                                                                              |              149 |            459 |         3.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                         |                                                                                                                                                              |               95 |            505 |         5.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                         |                                                                                                                                                              |               95 |            505 |         5.32 |
|  ap_clk      |                                                                                                                                                      |                                                                                                                                                              |              388 |           1203 |         3.10 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


