# compile vhdl design source files
vhdl xil_defaultlib  "../../../saklayici_generic_aktif_signal.srcs/sources_1/new/saklayici_generic_aktif_signal.vhd"
vhdl xil_defaultlib  "../../../saklayici_generic_aktif_signal.srcs/sim_1/new/tb_saklayici_generic_aktif_signal.vhd"
