#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Oct 11 09:30:11 2018
# Process ID: 10804
# Current directory: F:/ddr3_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10668 F:\ddr3_hdmi\ddr3_hdmi.xpr
# Log file: F:/ddr3_hdmi/vivado.log
# Journal file: F:/ddr3_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ddr3_hdmi/ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/software/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 933.988 ; gain = 180.781
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:31:38 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 09:31:38 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:31:39 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 09:31:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:31:39 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 09:31:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:31:39 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:31:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=12604)
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 969.082 ; gain = 27.539
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Thu Oct 11 09:33:26 2018] Launched synth_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:37:59 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 09:38:00 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:38:02 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 09:38:03 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:38:03 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 09:38:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:38:03 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:38:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.344 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=4736)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.344 ; gain = 15.586
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:40:54 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 09:40:55 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:40:57 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 09:40:58 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:40:58 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 09:40:58 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:40:58 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:40:58 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.688 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=4016)
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.688 ; gain = 6.344
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Thu Oct 11 09:44:36 2018] Launched impl_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ddr3_hdmi/ddr3_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Thu Oct 11 09:57:47 2018] Launched synth_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/synth_1/runme.log
[Thu Oct 11 09:57:47 2018] Launched impl_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:10:15 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Compiling module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 10:10:16 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:10:18 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:10:18 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:10:18 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 10:10:18 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:10:18 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:10:19 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.973 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=3148)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.973 ; gain = 9.230
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ddr3_hdmi/ddr3_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Thu Oct 11 10:18:56 2018] Launched synth_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/synth_1/runme.log
[Thu Oct 11 10:18:56 2018] Launched impl_1...
Run output will be captured here: F:/ddr3_hdmi/ddr3_hdmi.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:24:04 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Compiling module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 10:24:05 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:24:08 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:24:08 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:24:08 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 10:24:08 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:24:08 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:24:08 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.469 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=6776)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.469 ; gain = 9.496
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:26:29 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 10:26:29 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:26:32 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:26:32 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:26:32 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 10:26:32 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:26:32 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:26:32 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.953 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=10352)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.953 ; gain = 5.484
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'F:\software\modelsim\win64pe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/document/lib_model/modelsim.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Reading F:/software/modelsim/tcl/vsim/pref.tcl

# 10.6c

# do {tb_top_ddr3_hdmi_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:36:06 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v ../../../../ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/encode.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/hdmi/vga.v 
# -- Skipping module clk_wiz_1_clk_wiz
# -- Skipping module clk_wiz_1
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module cmd_fifo
# -- Skipping module rd_data_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module mig_7series_0_mig
# -- Skipping module mig_7series_0
# -- Skipping module buffer_fifo
# -- Skipping module A7_DDR3_CTRL
# -- Skipping module a7_rd_ctrl
# -- Skipping module a7_wr_ctrl
# -- Skipping module arbit
# -- Skipping module encode
# -- Skipping module hdmi_ctrl
# -- Skipping module hdmi_ddr3_buffer
# -- Skipping module par2ser
# -- Skipping module top_ddr3_hdmi_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module vga
# 
# Top level modules:
# 	top_ddr3_hdmi_ctrl
# End time: 10:36:07 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:36:09 on Oct 11,2018
# vlog -64 -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 10:36:09 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:36:09 on Oct 11,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1" "+incdir+F:/software/vivado/Vivado/2018.1/data/xilinx_vip/include" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Skipping module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 10:36:09 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:36:09 on Oct 11,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:36:09 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.613 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/modelsim'
Program launched (PID=12340)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.613 ; gain = 5.297
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_top_ddr3_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/buffer_fifo/sim/buffer_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A7_DDR3_CTRL
INFO: [VRFC 10-2458] undeclared symbol app_rd_data_end, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:156]
INFO: [VRFC 10-2458] undeclared symbol app_sr_active, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:163]
INFO: [VRFC 10-2458] undeclared symbol app_ref_ack, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:164]
INFO: [VRFC 10-2458] undeclared symbol app_zq_ack, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:165]
INFO: [VRFC 10-2458] undeclared symbol ui_clk_sync_rst, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/a7_rd_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a7_rd_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/a7_wr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a7_wr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/arbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ddr3_buffer
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v:96]
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/hdmi_ddr3_buffer.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ddr3_hdmi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/user_rd_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_rd_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_ddr3_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_ddr3_hdmi_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1004bbfa39104ad59ea40e76cf218fff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_ddr3_hdmi_behav xil_defaultlib.tb_top_ddr3_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c0 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c0 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port OCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T3 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T4 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TBYTEIN [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:67]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D5 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D6 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D7 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D8 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port OCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SHIFTIN1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SHIFTIN2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T1 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T2 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T3 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port T4 [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TBYTEIN [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port TCE [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/par2ser.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port par_dat [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/hdmi/hdmi_ctrl.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_sr_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:160]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_ref_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:161]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_zq_req [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ddr3/A7_DDR3_CTRL.v:162]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port rd_cmd_bl [F:/ddr3_hdmi/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi_ctrl.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=10,TRISTATE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=10,SERDES_M...
Compiling module xil_defaultlib.par2ser
Compiling module xil_defaultlib.hdmi_ctrl
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.buffer_fifo
Compiling module xil_defaultlib.hdmi_ddr3_buffer
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_1_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_1_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_1_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_1_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_1_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_1_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_1_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_1_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.arbit
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.cmd_fifo
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.wr_data_fifo
Compiling module xil_defaultlib.a7_wr_ctrl
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.rd_data_fifo
Compiling module xil_defaultlib.a7_rd_ctrl
Compiling module xil_defaultlib.A7_DDR3_CTRL
Compiling module xil_defaultlib.user_rd_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.top_ddr3_hdmi_ctrl
Compiling module xil_defaultlib.ddr3_model_default
WARNING: [XSIM 43-4333] File "F:/ddr3_hdmi/ddr3_hdmi.srcs/ddr3_model.sv" Line 716 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling module xil_defaultlib.tb_top_ddr3_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_ddr3_hdmi_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_top_ddr3_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_top_ddr3_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 11 10:40:35 2018. For additional details about this file, please refer to the WebTalk help file at F:/software/vivado/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 11 10:40:35 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1129.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ddr3_hdmi/ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_ddr3_hdmi_behav -key {Behavioral:sim_1:Functional:tb_top_ddr3_hdmi} -tclbatch {tb_top_ddr3_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 fs
source tb_top_ddr3_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: tb_top_ddr3_hdmi.top_ddr3_hdmi_ctrl_inst.A7_DDR3_CTRL_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_ddr3_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1149.117 ; gain = 33.598
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/hdmi_ctrl_inst}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/hdmi_ddr3_buffer_inst}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/hdmi_ddr3_buffer_inst/buffer_fifo_1}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/A7_DDR3_CTRL_inst/u_mig_7series_0}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/A7_DDR3_CTRL_inst/u_mig_7series_0}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top_ddr3_hdmi/top_ddr3_hdmi_ctrl_inst/user_rd_ctrl_inst}} 
run all
tb_top_ddr3_hdmi.ddr3_model_inst.reset at time 1945100.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task at time 2010814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 2323314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 3623314.0 ps INFO: Load Mode 3
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 3623314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 3623314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 4923314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 Burst Length =  8
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 Burst Order = Sequential
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 CAS Latency =           6
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 Write Recovery =           6
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 6223314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 7523314.0 ps INFO: ZQ        long = 1
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 7523314.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 9995100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 10103314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 11535100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 12903314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 12903314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 14203314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 15503314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 16803314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 18103314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 19403314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 20703314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 22003314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 23303314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 24603314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 25903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 27233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 28563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 29893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 31223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 32553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 33883314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 35213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 35355100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 36543314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 36543314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 37843314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 39143314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 39278314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39542236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39542236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39542236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39542236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39544736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39544736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39544736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39544736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39547236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39547236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39547236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39547236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39549736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39549736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39549736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39549736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39672236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39672236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39672236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39672236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39674736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39674736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39674736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39674736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39677236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39677236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39677236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39677236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39679736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39679736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39679736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39679736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39802236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39802236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39802236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39802236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39804736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39804736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39804736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39804736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39807236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39807236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39807236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39807236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39809736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39809736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39809736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39809736.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39932255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39932255.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39932255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39932255.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39934755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39934755.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39934755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39934755.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39937265.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39937265.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39939765.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39939765.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39942265.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 39942265.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40062323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40062323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40064823.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40064823.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40067323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40067323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40069823.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40069823.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40192382.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40192382.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40194882.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40194882.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40197382.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40197382.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40199892.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40199892.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40202392.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40202392.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40322450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40322450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40324950.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40324950.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40327450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40327450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40329950.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40329950.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40452509.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40452509.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40455009.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40455009.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40457519.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40457519.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40460019.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40460019.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40462519.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40462519.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40582577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40582577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40585077.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40585077.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40587577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40587577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40590077.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40590077.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40712636.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40712636.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40715136.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40715136.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40717636.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40717636.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40720146.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40720146.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40722646.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40722646.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40842998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40842998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40845498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40845498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40847998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40847998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40850498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40850498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 40935100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40972998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40972998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40975498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40975498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40977998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40977998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40980498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40980498.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 41008314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 41063314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 42363314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 44943314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 46243314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 47543314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 48843314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 48848314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 50173314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 50178314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 50195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 51473314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 51473314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 52773314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 54073314.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 55465100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 56653314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 56653314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 57953314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 59253314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 60553314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 61853314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 63153314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 64453314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 65753314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 67053314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 68353314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 69653314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 69658314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 70988314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 72493314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 72493314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 73793314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 75093314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 76393314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 77693314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 78993314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 80293314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 81593314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 82893314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 84193314.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 85575100.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 85575100.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85575100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 88053314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 88053314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 Burst Length =  8
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 Burst Order = Sequential
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 CAS Latency =           6
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 DLL Reset = Normal
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 Write Recovery =           6
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 89353314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 90653314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 91953314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 93253314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 93253314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 94553314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 95853314.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 97153314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 97158314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 98483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.main: at time 98488314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 98933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 98955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 100233314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 100233314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 101533314.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 102833314.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 104385100.0 ps
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 105413314.0 ps INFO: Precharge All
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 105413314.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 106810814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 106970814.0 ps INFO: Activate  bank 0 row 0000
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 107033314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_top_ddr3_hdmi.ddr3_model_inst.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 107085814.0 ps INFO: Precharge bank   0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 107110814.0 ps INFO: ZQ        long = 0
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 114220814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 121620814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 129020814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 136420814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 143820814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 151220814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 158620814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 166020814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 173420814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 180820814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 188220814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 195620814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 203020814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 210420814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 217820814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 225220814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 232620814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 240020814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 247420814.0 ps INFO: Refresh  
tb_top_ddr3_hdmi.ddr3_model_inst.cmd_task: at time 254820814.0 ps INFO: Refresh  
run: Time (s): cpu = 00:02:31 ; elapsed = 00:11:51 . Memory (MB): peak = 1164.516 ; gain = 6.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1166.680 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 11 10:59:25 2018...
