Analysis & Synthesis report for top
Mon Nov 01 15:13:23 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|processor:top_inst|add_sub:L7|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1
 17. Parameter Settings for User Entity Instance: processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|alu:alu_def
 19. Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|raminfr:ramUnit
 20. Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:pbSync
 21. Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:opSync
 22. Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:ASync
 23. Parameter Settings for Inferred Entity Instance: processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:restoreEdge"
 26. Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:saveEdge"
 27. Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:execEdge"
 28. Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:resetEdge"
 29. Port Connectivity Checks: "processor:top_inst|add_sub:L7"
 30. Port Connectivity Checks: "processor:top_inst|edge_detect:exeDelay"
 31. Port Connectivity Checks: "processor:top_inst|edge_detect:resetEdge"
 32. In-System Memory Content Editor Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 01 15:13:23 2021           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 218                                             ;
; Total pins                      ; 30                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 384                                             ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; ../../src/common.vhd                                               ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/common.vhd                                                                ;             ;
; ../../src/raminfr.vhd                                              ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd                                                               ;             ;
; ../../src/alu.vhd                                                  ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd                                                                   ;             ;
; ../../src/edge_detect.vhd                                          ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd                                                           ;             ;
; ../../src/bcd2seven_seg.vhd                                        ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd                                                         ;             ;
; ../../src/clock_synchronizer.vhd                                   ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd                                                    ;             ;
; ../../src/double_dabble.vhd                                        ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd                                                         ;             ;
; ../../src/add_sub.vhd                                              ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd                                                               ;             ;
; ../../src/rom/lab8rom.vhd                                          ; yes             ; User Wizard-Generated File                   ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd                                                           ;             ;
; ../../src/processor.vhd                                            ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd                                                             ;             ;
; ../../src/top.vhd                                                  ; yes             ; User VHDL File                               ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_sl64.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf                                             ;             ;
; db/altsyncram_pe73.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_pe73.tdf                                             ;             ;
; S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif              ; yes             ; Auto-Found Memory Initialization File        ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif                                                              ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;             ;
; db/lpm_divide_9am.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/lpm_divide_9am.tdf                                              ;             ;
; db/sign_div_unsign_fkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/sign_div_unsign_fkh.tdf                                         ;             ;
; db/alt_u_div_4te.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/alt_u_div_4te.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 187                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 303                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 34                       ;
;     -- 5 input functions                    ; 82                       ;
;     -- 4 input functions                    ; 64                       ;
;     -- <=3 input functions                  ; 122                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 218                      ;
;                                             ;                          ;
; I/O pins                                    ; 30                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 384                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 161                      ;
; Total fan-out                               ; 2176                     ;
; Average fan-out                             ; 3.61                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 303 (2)             ; 218 (0)                   ; 384               ; 1          ; 30   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |processor:top_inst|                                                                                                                 ; 202 (5)             ; 131 (5)                   ; 384               ; 1          ; 0    ; 0            ; |top|processor:top_inst                                                                                                                                                                                                                                                                                                                         ; processor                         ; work         ;
;       |add_sub:L7|                                                                                                                      ; 157 (15)            ; 85 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7                                                                                                                                                                                                                                                                                                              ; add_sub                           ; work         ;
;          |alu:alu_def|                                                                                                                  ; 100 (17)            ; 8 (8)                     ; 0                 ; 1          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|alu:alu_def                                                                                                                                                                                                                                                                                                  ; alu                               ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;                |lpm_divide_9am:auto_generated|                                                                                          ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                                                                                                                                                                                                                    ; lpm_divide_9am                    ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                                                         ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                        ; sign_div_unsign_fkh               ; work         ;
;                      |alt_u_div_4te:divider|                                                                                            ; 83 (83)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                                                                                                                                                                  ; alt_u_div_4te                     ; work         ;
;          |bcd2seven_seg:hexHund|                                                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|bcd2seven_seg:hexHund                                                                                                                                                                                                                                                                                        ; bcd2seven_seg                     ; work         ;
;          |bcd2seven_seg:hexOne|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne                                                                                                                                                                                                                                                                                         ; bcd2seven_seg                     ; work         ;
;          |bcd2seven_seg:hexTen|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen                                                                                                                                                                                                                                                                                         ; bcd2seven_seg                     ; work         ;
;          |clock_synchronizer:ASync|                                                                                                     ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|clock_synchronizer:ASync                                                                                                                                                                                                                                                                                     ; clock_synchronizer                ; work         ;
;          |clock_synchronizer:opSync|                                                                                                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|clock_synchronizer:opSync                                                                                                                                                                                                                                                                                    ; clock_synchronizer                ; work         ;
;          |clock_synchronizer:pbSync|                                                                                                    ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|clock_synchronizer:pbSync                                                                                                                                                                                                                                                                                    ; clock_synchronizer                ; work         ;
;          |double_dabble:hexOuts|                                                                                                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|double_dabble:hexOuts                                                                                                                                                                                                                                                                                        ; double_dabble                     ; work         ;
;          |edge_detect:execEdge|                                                                                                         ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|edge_detect:execEdge                                                                                                                                                                                                                                                                                         ; edge_detect                       ; work         ;
;          |edge_detect:resetEdge|                                                                                                        ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|edge_detect:resetEdge                                                                                                                                                                                                                                                                                        ; edge_detect                       ; work         ;
;          |edge_detect:restoreEdge|                                                                                                      ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|edge_detect:restoreEdge                                                                                                                                                                                                                                                                                      ; edge_detect                       ; work         ;
;          |edge_detect:saveEdge|                                                                                                         ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|edge_detect:saveEdge                                                                                                                                                                                                                                                                                         ; edge_detect                       ; work         ;
;          |raminfr:ramUnit|                                                                                                              ; 10 (10)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|add_sub:L7|raminfr:ramUnit                                                                                                                                                                                                                                                                                              ; raminfr                           ; work         ;
;       |edge_detect:exeDelay|                                                                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|edge_detect:exeDelay                                                                                                                                                                                                                                                                                                    ; edge_detect                       ; work         ;
;       |edge_detect:resetEdge|                                                                                                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|edge_detect:resetEdge                                                                                                                                                                                                                                                                                                   ; edge_detect                       ; work         ;
;       |lab8rom:rom1|                                                                                                                    ; 38 (0)              ; 37 (0)                    ; 384               ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1                                                                                                                                                                                                                                                                                                            ; lab8rom                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 38 (0)              ; 37 (0)                    ; 384               ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_sl64:auto_generated|                                                                                            ; 38 (0)              ; 37 (0)                    ; 384               ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated                                                                                                                                                                                                                                             ; altsyncram_sl64                   ; work         ;
;                |altsyncram_pe73:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1                                                                                                                                                                                                                 ; altsyncram_pe73                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 38 (21)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (65)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; Name                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 12           ; 32           ; 12           ; 384  ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|processor:top_inst|add_sub:L7|current_state                                                                                                                                        ;
+-------------------------------+-------------------------------+--------------------------+-------------------------+-------------------------------+--------------------------+-------------------------+
; Name                          ; current_state.write_save_wait ; current_state.write_save ; current_state.read_save ; current_state.write_work_wait ; current_state.write_work ; current_state.read_work ;
+-------------------------------+-------------------------------+--------------------------+-------------------------+-------------------------------+--------------------------+-------------------------+
; current_state.read_work       ; 0                             ; 0                        ; 0                       ; 0                             ; 0                        ; 0                       ;
; current_state.write_work      ; 0                             ; 0                        ; 0                       ; 0                             ; 1                        ; 1                       ;
; current_state.write_work_wait ; 0                             ; 0                        ; 0                       ; 1                             ; 0                        ; 1                       ;
; current_state.read_save       ; 0                             ; 0                        ; 1                       ; 0                             ; 0                        ; 1                       ;
; current_state.write_save      ; 0                             ; 1                        ; 0                       ; 0                             ; 0                        ; 1                       ;
; current_state.write_save_wait ; 1                             ; 0                        ; 0                       ; 0                             ; 0                        ; 1                       ;
+-------------------------------+-------------------------------+--------------------------+-------------------------+-------------------------------+--------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                                                 ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+
; processor:top_inst|add_sub:L7|out_12b[8..11]        ; Stuck at GND due to stuck port data_in                                             ;
; processor:top_inst|edge_detect:exeDelay|PrevDataIn1 ; Merged with processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[2] ;
; processor:top_inst|edge_detect:exeDelay|PrevDataIn2 ; Merged with processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[2] ;
; Total Number of Removed Registers = 6               ;                                                                                    ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 115   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|processor:top_inst|add_sub:L7|result_reg[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][6]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|processor:top_inst|add_sub:L7|alu:alu_def|result[3]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][0]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top|processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------+-----------------+
; Parameter Name                     ; Value                                                 ; Type            ;
+------------------------------------+-------------------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped         ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped         ;
; WIDTH_A                            ; 12                                                    ; Signed Integer  ;
; WIDTHAD_A                          ; 5                                                     ; Signed Integer  ;
; NUMWORDS_A                         ; 32                                                    ; Signed Integer  ;
; OUTDATA_REG_A                      ; CLOCK0                                                ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped         ;
; WIDTH_B                            ; 1                                                     ; Signed Integer  ;
; WIDTHAD_B                          ; 1                                                     ; Signed Integer  ;
; NUMWORDS_B                         ; 0                                                     ; Signed Integer  ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer  ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped         ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped         ;
; INIT_FILE                          ; S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer  ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_sl64                                       ; Untyped         ;
+------------------------------------+-------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|alu:alu_def ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|raminfr:ramUnit ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; addr_width     ; 1     ; Signed Integer                                                    ;
; data_width     ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:pbSync ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; bit_width      ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:opSync ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; bit_width      ; 2     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:top_inst|add_sub:L7|clock_synchronizer:ASync ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bit_width      ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 12                                                              ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 0                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:restoreEdge"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:saveEdge"                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:execEdge"                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|add_sub:L7|edge_detect:resetEdge"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; fallingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|add_sub:L7"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ledout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|edge_detect:exeDelay"                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:top_inst|edge_detect:resetEdge"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; 0              ; 8           ; 12    ; 32    ; Read/Write ; processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 131                         ;
;     CLR               ; 67                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 12                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 207                         ;
;     arith             ; 54                          ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 1                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 35                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 147                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 20                          ;
;     shared            ; 5                           ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 57                          ;
; stratixv_ram_block    ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 15.70                       ;
; Average LUT depth     ; 5.47                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 87                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 99                                       ;
;     normal            ; 99                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 25                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 103                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.44                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Nov 01 15:12:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 0 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/common.vhd
    Info (12022): Found design unit 1: common_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/common.vhd Line: 27
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/raminfr.vhd
    Info (12022): Found design unit 1: raminfr_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd Line: 41
    Info (12022): Found design unit 2: raminfr-behav File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd Line: 91
    Info (12023): Found entity 1: raminfr File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd Line: 73
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/alu.vhd
    Info (12022): Found design unit 1: alu_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 37
    Info (12022): Found design unit 2: alu-behav File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 86
    Info (12023): Found entity 1: alu File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 71
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/generic_adder_beh.vhd
    Info (12022): Found design unit 1: generic_adder_beh_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_adder_beh-beh File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_adder_beh File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/generic_subtractor_beh.vhd
    Info (12022): Found design unit 1: generic_subtractor_beh_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_subtractor_beh-beh File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_subtractor_beh File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd Line: 38
    Info (12022): Found design unit 2: edge_detect-behave File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd Line: 74
    Info (12023): Found entity 1: edge_detect File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd Line: 63
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/bcd2seven_seg.vhd
    Info (12022): Found design unit 1: bcd2seven_seg_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd Line: 5
    Info (12022): Found design unit 2: bcd2seven_seg-convert File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd Line: 51
    Info (12023): Found entity 1: bcd2seven_seg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd Line: 45
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/clock_synchronizer.vhd
    Info (12022): Found design unit 1: clock_synchronizer_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd Line: 37
    Info (12022): Found design unit 2: clock_synchronizer-behav File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd Line: 78
    Info (12023): Found entity 1: clock_synchronizer File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd Line: 65
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/double_dabble.vhd
    Info (12022): Found design unit 1: double_dabble_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd Line: 4
    Info (12022): Found design unit 2: double_dabble-beh File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd Line: 37
    Info (12023): Found entity 1: double_dabble File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd Line: 27
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 31
    Info (12022): Found design unit 2: add_sub-count File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 76
    Info (12023): Found entity 1: add_sub File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/rom/lab8rom.vhd
    Info (12022): Found design unit 1: lab8rom-SYN File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd Line: 52
    Info (12023): Found entity 1: lab8rom File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/processor.vhd
    Info (12022): Found design unit 1: processor_pkg File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 32
    Info (12022): Found design unit 2: processor-proc File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 78
    Info (12023): Found entity 1: processor File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/top.vhd
    Info (12022): Found design unit 1: top-arch File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 47
    Info (12023): Found entity 1: top File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 34
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:top_inst" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at processor.vhd(93): object "l7led" assigned a value but never read File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 93
Info (12128): Elaborating entity "edge_detect" for hierarchy "processor:top_inst|edge_detect:resetEdge" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 106
Info (12128): Elaborating entity "lab8rom" for hierarchy "processor:top_inst|lab8rom:rom1" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd Line: 59
Info (12133): Instantiated megafunction "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component" with the following parameter: File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl64.tdf
    Info (12023): Found entity 1: altsyncram_sl64 File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sl64" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pe73.tdf
    Info (12023): Found entity 1: altsyncram_pe73 File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_pe73.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pe73" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1" File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2" File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2" File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf Line: 35
Info (12133): Instantiated megafunction "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "939524096"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "add_sub" for hierarchy "processor:top_inst|add_sub:L7" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd Line: 144
Warning (10492): VHDL Process Statement warning at add_sub.vhd(364): signal "reset_edge" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 364
Warning (10492): VHDL Process Statement warning at add_sub.vhd(389): signal "reset_edge" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 389
Info (12128): Elaborating entity "alu" for hierarchy "processor:top_inst|add_sub:L7|alu:alu_def" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 115
Info (12128): Elaborating entity "raminfr" for hierarchy "processor:top_inst|add_sub:L7|raminfr:ramUnit" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 125
Info (12128): Elaborating entity "double_dabble" for hierarchy "processor:top_inst|add_sub:L7|double_dabble:hexOuts" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 139
Info (12128): Elaborating entity "bcd2seven_seg" for hierarchy "processor:top_inst|add_sub:L7|bcd2seven_seg:hexHund" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 148
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "processor:top_inst|add_sub:L7|clock_synchronizer:pbSync" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 167
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "processor:top_inst|add_sub:L7|clock_synchronizer:opSync" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 179
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "processor:top_inst|add_sub:L7|clock_synchronizer:ASync" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd Line: 243
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.11.01.15:13:04 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processor:top_inst|add_sub:L7|alu:alu_def|Div0" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 101
Info (12133): Instantiated megafunction "processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0" with the following parameter: File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/lpm_divide_9am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/alt_u_div_4te.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 38
    Warning (15610): No output dependent on input pin "KEY[2]" File: S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd Line: 38
Info (21057): Implemented 466 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 418 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Mon Nov 01 15:13:23 2021
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:38


