# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd" \
"../../../../FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd" \
"../../../../FinalNanoProcessor.srcs/sim_1/new/TB_Adder_3.vhd" \

# Do not sort compile order
nosort
