Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 11:09:40 -0000
Received: from icoremail.net (unknown [209.85.215.170])
	by mail-app4 (Coremail) with SMTP id cS_KCgDXv7pc4fNbgfPeAQ--.57293S3;
	Tue, 20 Nov 2018 18:26:37 +0800 (CST)
Received: from mail-pg1-f170.google.com (unknown [209.85.215.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnjUlb4fNbbpBdAA--.3893S3;
	Tue, 20 Nov 2018 18:26:35 +0800 (CST)
Received: by mail-pg1-f170.google.com with SMTP id 80so717829pge.4
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 02:26:35 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:subject:to:cc:references:from
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:dkim-signature:sender
         :precedence:list-id;
        bh=b8vpB+Yw9fs+DC+VhgumihtidglLQIb7zZUQb16xyFc=;
        b=C/h4YJqn8HIZDXJDJ0LpjrwDRMhW+LtcVV1VpfBtNI4vU1o6qqPO7FVc9XPxAH6kqo
         3K16Y8VyE7O0txeKRbOEuStNei5pujIs/8yM+7Vh5PQdo6hk54gE5/SOSRpqSNn8vFWc
         rOjsG2pT+73czotJJZCHdbAnhb9OhRmSunYkmUEHXHM4ZQ6YWV6zO9U51WyJW/rixqYn
         w7Cm+M7vAvGmOyqkZt5kk2bIPZQ48F67cud9cEv848G+5oXjbch+mJHrwVt3exYqOOyP
         gq2+9baEChzqK0BapsIXP7qewSOiJSrWhfogLERhJCNjItd9/4yfccDLzDroJsXGO3ta
         gKzg==
X-Gm-Message-State: AA+aEWbHooGzg0jDoLZmyjVilaHVfHYjxNYaXyw2cVWw476UMaktG16k
	bUbjpReALjcj3gGv8P0RJRzHtM5/cS0A2vFyWx3LKL4p82JeaOE=
X-Received: by 2002:a63:9402:: with SMTP id m2mr1325630pge.93.1542709594830;
        Tue, 20 Nov 2018 02:26:34 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp421767pju;
        Tue, 20 Nov 2018 02:26:34 -0800 (PST)
X-Google-Smtp-Source: AFSGD/W7D54+aWGW6zva6+uJJp5U5prlx5sllFKyiDwvaDWI7gMGGIT5isG+bGb1DYy5FBmzNFfL
X-Received: by 2002:a17:902:9b93:: with SMTP id y19mr1627517plp.336.1542709594089;
        Tue, 20 Nov 2018 02:26:34 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542709594; cv=none;
        d=google.com; s=arc-20160816;
        b=JMuBVGdCayJwAUSOzTkrUcjNZEt/kpHnzWGYdiNcFLTX37ktJqzCsaVNTKvEvH6zBI
         ubEAULqriToO22OoFieArGNI9HQhTjAwGdkklNILaxR8pvmZ5akCViB04yfohfwFbsiN
         QT9qSwIkv0XzRv4qT9zJw0s7CTTeU67RlmX+nSr93YGPJdWBDswEQt3WqFukDY7wxlPB
         D3MPEs3ft1bdixMB0mFwas+Zj4sOuxuGGqUjjqya1ykMs+uGW9CGw5S4T1Tk47jhXtiA
         R9y0WIK0yBBq7g42Hhu5duzQ2ExNnIRV2PLtG3Vk9Hc5ltX3FX8+wdENi7R+ykiEIafk
         dr5A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=b8vpB+Yw9fs+DC+VhgumihtidglLQIb7zZUQb16xyFc=;
        b=tSzJRS3JIdqj+yxwVmW75J7SmMXm5syotjyDgmirAA24xIceLZncI3rdL7O6KjjFQq
         TvZciC+6iiy0SIvfg6glSnQLJNIzB6ad5VREPVwCVspsB0iIk4coqsKC78gXe5Og0QbG
         yVB685QWwV8ca44loo++dHFziwJggmbdPXPk6W+hqp3kK5lkZ/dNNQkQz9EAKArUMTvW
         ffGS0sfKfAGhPIRFv2//V/PfcfJX8cV5eQagmIwiOZu8q5mMH8BJEhlLze60TDIvkyIL
         MWDlD8uNWCogio/snWQLIxqKbZS3BGmqs1ZqQA+mqzN8gTR6kIQ1a/wtqvqO+wM41QGW
         jpdQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=QaKcsDlB;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d69si41748058pga.184.2018.11.20.02.26.19;
        Tue, 20 Nov 2018 02:26:34 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727655AbeKTUyV (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 15:54:21 -0500
Received: from hqemgate14.nvidia.com ([216.228.121.143]:19573 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726398AbeKTUyU (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 15:54:20 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5bf3e1340000>; Tue, 20 Nov 2018 02:25:56 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 20 Nov 2018 02:25:56 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 20 Nov 2018 02:25:56 -0800
Received: from [10.26.11.164] (172.20.13.39) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 20 Nov
 2018 10:25:53 +0000
Subject: Re: [PATCH v1 2/4] ARM: tegra: Fix DRAM refresh-interval clobbering
 on resume from LP1 on Tegra30
To: Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
CC: <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-3-digetx@gmail.com>
 <4f61bf5f-0aa8-df6e-109b-194b08f3374e@nvidia.com>
 <cee4398b-edb8-4c9d-7830-6f52fffd6e1c@gmail.com>
From: Jon Hunter <jonathanh@nvidia.com>
Message-ID: <2b3bf920-b8e1-c8c5-11cd-5a7443eda521@nvidia.com>
Date: Tue, 20 Nov 2018 10:25:50 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <cee4398b-edb8-4c9d-7830-6f52fffd6e1c@gmail.com>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL106.nvidia.com (172.18.146.12) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1542709556; bh=b8vpB+Yw9fs+DC+VhgumihtidglLQIb7zZUQb16xyFc=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=QaKcsDlBmQdAZe1UM3HdjsIcip8GSYuJJbJhqK9ImxC3NK9FZ9aKX2tPDUKLSdIEL
         FzIsLJu2SVfI+i9+IZtavHbQx74jPBltwSuvuMFCmZFYbNhDJQPgjox56iq6ZwkqZZ
         Kfxe9yiHegC4Ky6lBqTdRAHyhh5kGP6xCTw8yQrweABBlPVeBfIfgpsKBAtsng+xxv
         fyRN8r5vsh5XCEgIszNzpXVocUyewv0tKUV1yf8p/g6Z3K/RWbG+iYSzPYZr1gGPqT
         ccu2/XFdekFQlKavqsC+ygjkhBEUj/EtSx9VkWXNq28q3y/a+9cMHrbeM/IrTr2D9e
         YdgOn7tkaHD2g==
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnjUlb4fNbbpBdAA--.3893S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Zr4rAr1ktFWftw1UZr4kCrg_yoW8Zry3pr
	W8u3WfKr4DXry7Gr4I9w4kZFyUC3sxXr48uF9Yq3yYya1kXF92kFyagFW5ZFykXr1v9w4I
	vFZ8Ja4UZ34qv37anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm2b7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r4DMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwI
	xGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8
	JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1V
	AFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVF
	xhVjvjDU0xZFpf9x07beyCJUUUUU=


On 19/11/2018 22:09, Dmitry Osipenko wrote:
> On 20.11.2018 0:34, Jon Hunter wrote:
>>
>> On 30/08/2018 19:54, Dmitry Osipenko wrote:
>>> The DRAM refresh-interval is getting erroneously set to "1" on exiting
>>> from memory self-refreshing mode. The clobbered interval causes the
>>> "refresh request overflow timeout" error raised by the External Memory
>>> Controller on exiting from LP1 on Tegra30.
>>>
>>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>>> ---
>>>  arch/arm/mach-tegra/sleep-tegra30.S | 2 --
>>>  1 file changed, 2 deletions(-)
>>>
>>> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
>>> index 801fe58978ae..99ac9c6dcf7c 100644
>>> --- a/arch/arm/mach-tegra/sleep-tegra30.S
>>> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
>>> @@ -29,7 +29,6 @@
>>>  #define EMC_CFG				0xc
>>>  #define EMC_ADR_CFG			0x10
>>>  #define EMC_TIMING_CONTROL		0x28
>>> -#define EMC_REFRESH			0x70
>>>  #define EMC_NOP				0xdc
>>>  #define EMC_SELF_REF			0xe0
>>>  #define EMC_MRW				0xe8
>>> @@ -459,7 +458,6 @@ emc_wait_auto_cal_onetime:
>>>  	cmp	r10, #TEGRA30
>>>  	streq	r1, [r0, #EMC_NOP]
>>>  	streq	r1, [r0, #EMC_NOP]
>>> -	streq	r1, [r0, #EMC_REFRESH]
>>>  
>>>  	emc_device_mask r1, r0
>>
>> This does look incorrect and it appears Tegra20 has the same bug.
> 
> Indeed.. somehow this doesn't cause any problems on T20. Maybe this affects only specific timing configurations and it's just a luck that "refresh overflow" isn't getting raised.
> 
>> However, looking at the EMC_REFRESH register it appears that bits 5:0
>> are the REFRESH_LO and bits 15:6 are the refresh interval. So this seems
>> to imply the interval is set to 0 and not 1. So maybe the commit message
>> needs to be fixed up.
> 
> Do you mean that EMC_REFRESH is a fractional value?

No the more I look at this, I just think it is a badly describe register
in the TRM. I think that your description is correct afterall.

Cheers
Jon


-- 
nvpublic
