PPA Report for dual_clock_reset_sync.v (Module: dual_clock_reset_sync)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 8
IO Count: 9
Cell Count: 36

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 304.96 MHz
Reg-to-Reg Critical Path Delay: 3.088 ns

POWER METRICS:
-------------
Total Power Consumption: 1.453 W
