$date
	Mon Oct 06 01:03:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f_o_ce $end
$var wire 32 " f_o_instr [31:0] $end
$var wire 32 # f_o_pc [31:0] $end
$var reg 1 $ f_clk $end
$var reg 1 % f_i_ce $end
$var reg 1 & f_i_change_pc $end
$var reg 32 ' f_i_pc [31:0] $end
$var reg 1 ( f_rst $end
$var integer 32 ) i [31:0] $end
$scope module f $end
$var wire 1 * f_clk $end
$var wire 1 + f_i_ack $end
$var wire 1 , f_i_ce $end
$var wire 1 - f_i_change_pc $end
$var wire 32 . f_i_instr [31:0] $end
$var wire 1 / f_i_last $end
$var wire 32 0 f_i_pc [31:0] $end
$var wire 1 1 f_rst $end
$var reg 1 2 f_o_ce $end
$var reg 32 3 f_o_instr [31:0] $end
$var reg 32 4 f_o_pc [31:0] $end
$var reg 1 5 f_o_syn $end
$scope module t $end
$var wire 1 * t_clk $end
$var wire 1 6 t_i_syn $end
$var wire 1 1 t_rst $end
$var integer 32 7 counter [31:0] $end
$var reg 1 8 t_o_ack $end
$var reg 32 9 t_o_instr [31:0] $end
$var reg 1 : t_o_last $end
$upscope $end
$upscope $end
$scope task display $end
$var integer 32 ; counter [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 < counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 <
bx ;
0:
b0 9
08
b0 7
06
05
b0 4
b0 3
02
01
bx 0
0/
b0 .
x-
x,
0+
0*
bx )
0(
bx '
x&
x%
0$
b0 #
b0 "
0!
$end
#5
1$
1*
#10
0$
0*
#15
15
16
b0 )
1%
1,
b111 ;
1(
11
1$
1*
#20
0$
0*
#25
18
1+
b1 7
b10000110000100000100000 9
b10000110000100000100000 .
b1 )
1$
1*
#30
0$
0*
#35
b10 7
b101001100010000000100001 9
b101001100010000000100001 .
12
1!
b100 4
b100 #
b10000110000100000100000 3
b10000110000100000100000 "
b10 )
1$
1*
#40
0$
0*
#45
b1000 4
b1000 #
b101001100010000000100001 3
b101001100010000000100001 "
b11 7
b1000010010011100000100010 9
b1000010010011100000100010 .
b11 )
1$
1*
#50
0$
0*
#55
b100 7
b1000100101000000100011 9
b1000100101000000100011 .
b1100 4
b1100 #
b1000010010011100000100010 3
b1000010010011100000100010 "
b100 )
1$
1*
#60
0$
0*
#65
b10000 4
b10000 #
b1000100101000000100011 3
b1000100101000000100011 "
b0 7
1:
1/
b10000010000010000000001100100 9
b10000010000010000000001100100 .
b101 )
1$
1*
#70
0$
0*
#75
08
0+
b1 7
0:
0/
b10000110000100000100000 9
b10000110000100000100000 .
05
06
b10100 4
b10100 #
b10000010000010000000001100100 3
b10000010000010000000001100100 "
b110 )
1$
1*
#80
0$
0*
#85
b0 4
b0 #
b0 3
b0 "
02
0!
0%
0,
b111 )
1$
1*
#90
0$
0*
#95
1$
1*
#100
0$
0*
#105
1$
1*
#110
0$
0*
#115
1$
1*
#120
0$
0*
#125
1$
1*
#130
0$
0*
#135
1$
1*
#140
0$
0*
#145
1$
1*
#150
0$
0*
#155
1$
1*
#160
0$
0*
#165
1$
1*
#170
0$
0*
#175
1$
1*
#180
0$
0*
#185
1$
1*
