Block Name			X	Y		#Block ID
---------------------------
gray_stencil$d_reg__U10$reg0		11	2		#r6
gray_stencil$d_reg__U11$reg0		10	2		#r7
gray_stencil$d_reg__U12$reg0		11	1		#r8
gray_stencil$d_reg__U13$reg0		10	1		#r9
gray_stencil$d_reg__U14$reg0		16	4		#r10
gray_stencil$d_reg__U15$reg0		20	6		#r11
gray_stencil$d_reg__U16$reg0		21	8		#r12
gray_stencil$d_reg__U17$reg0		21	10		#r13
gray_stencil$d_reg__U18$reg0		15	11		#r14
gray_stencil$d_reg__U19$reg0		12	11		#r15
gray_stencil$d_reg__U20$reg0		15	8		#r16
gray_stencil$d_reg__U21$reg0		14	8		#r17
gray_stencil$d_reg__U22$reg0		15	14		#r18
gray_stencil$d_reg__U23$reg0		18	14		#r19
gray_stencil$d_reg__U24$reg0		16	14		#r20
gray_stencil$d_reg__U25$reg0		15	15		#r21
gray_stencil$d_reg__U26$reg0		14	9		#r22
gray_stencil$d_reg__U27$reg0		10	9		#r23
gray_stencil$d_reg__U28$reg0		9	9		#r24
gray_stencil$d_reg__U29$reg0		10	10		#r25
gray_stencil$d_reg__U3$reg0		11	5		#r30
gray_stencil$d_reg__U30$reg0		11	10		#r31
gray_stencil$d_reg__U31$reg0		9	10		#r32
gray_stencil$d_reg__U32$reg0		10	4		#r33
gray_stencil$d_reg__U33$reg0		9	3		#r34
gray_stencil$d_reg__U34$reg0		11	3		#r35
gray_stencil$d_reg__U35$reg0		13	3		#r36
gray_stencil$d_reg__U36$reg0		13	1		#r37
gray_stencil$d_reg__U37$reg0		12	2		#r38
gray_stencil$d_reg__U38$reg0		12	5		#r39
gray_stencil$d_reg__U39$reg0		13	12		#r40
gray_stencil$d_reg__U4$reg0		9	5		#r41
gray_stencil$d_reg__U40$reg0		16	12		#r42
gray_stencil$d_reg__U41$reg0		17	13		#r43
gray_stencil$d_reg__U5$reg0		10	6		#r44
gray_stencil$d_reg__U6$reg0		11	6		#r45
gray_stencil$d_reg__U7$reg0		13	5		#r46
gray_stencil$d_reg__U8$reg0		13	4		#r47
gray_stencil$d_reg__U9$reg0		13	2		#r48
gray_stencil$ub_gray_stencil_bank_6_garnet		11	4		#m49
gray_stencil$ub_gray_stencil_bank_7_garnet		15	9		#m50
gray_stencil$ub_gray_stencil_bank_8_garnet		15	4		#m51
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	14		#m52
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		11	14		#m53
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		11	7		#m54
io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0$reg0		12	10		#r122
io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0		3	0		#I2
io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0$reg2		6	14		#r125
io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0		5	0		#I4
io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0$reg4		12	4		#r128
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I130
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		9	11		#r131
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		9	12		#r132
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8		10	13		#r133
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9		10	14		#r134
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0		2	0		#I140
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg14		14	12		#r141
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg15		14	13		#r142
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg16		16	13		#r143
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg17		15	13		#r144
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0		4	0		#I135
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg10		5	1		#r136
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg11		7	7		#r137
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg12		12	7		#r138
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg13		10	7		#r139
io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid$reg1		14	5		#r123
io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid		3	0		#i3
io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid$reg3		7	2		#r126
io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid		5	0		#i5
io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid$reg5		14	2		#r129
op_hcompute_blur_unnormalized_stencil$inner_compute$i2599_i2600_i651		16	14		#p88
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$_join_i2769_i1176		13	7		#p115
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$_join_i2657_i1176		13	5		#p93
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$_join_i2615_i1176		16	13		#p89
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$opN_1$_join_i2614_i412		17	12		#p87
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$_join_i2626_i2231		13	4		#p92
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_0$_join_i2620_i1905		12	4		#p91
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_1$_join_i2625_i412		13	2		#p90
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$_join_i2656_i1176		13	3		#p85
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_0$_join_i2634_i412		14	3		#p82
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_1$_join_i2641_i412		10	3		#p84
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$_join_i2655_i2231		13	8		#p80
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_0$_join_i2647_i412		9	8		#p79
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_1$_join_i2654_i412		13	10		#p78
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$_join_i2720_i2231		10	8		#p114
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$_join_i2688_i1176		10	9		#p113
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_0$_join_i2664_i412		8	9		#p110
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_1$_join_i2671_i412		12	9		#p112
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$_join_i2687_i2231		14	14		#p108
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_0$_join_i2679_i412		14	15		#p107
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_1$_join_i2686_i412		17	14		#p105
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$_join_i2719_i1176		12	8		#p103
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_0$_join_i2695_i412		14	7		#p100
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_1$_join_i2702_i412		12	10		#p102
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$_join_i2718_i2231		16	9		#p98
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_0$_join_i2710_i412		16	11		#p97
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_1$_join_i2717_i412		21	9		#p95
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$_join_i2768_i2152		10	6		#p76
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$_join_i2750_i1176		8	3		#p74
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_0$_join_i2728_i412		16	3		#p72
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_1$_join_i2733_i412		8	1		#p73
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$_join_i2749_i2231		9	3		#p70
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_0$_join_i2741_i412		9	2		#p69
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_1$_join_i2748_i412		12	3		#p67
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$_join_i2761_i1176		13	6		#p65
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$opN_1$_join_i2760_i412		12	6		#p64
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_1$_join_i2766_i412		10	5		#p75
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_11_1060_1064_i2637_i1096		10	2		#p83
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_15_1060_1067_i2650_i1096		14	10		#p77
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_17_1070_1071_i2660_i1096		8	10		#p109
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_19_1060_1073_i2667_i1096		13	9		#p111
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_21_1054_1075_i2675_i1096		16	15		#p106
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_23_1070_1077_i2682_i1096		17	15		#p104
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_25_1070_1080_i2691_i1096		14	9		#p99
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_27_1054_1082_i2698_i1096		16	10		#p101
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_29_1060_1084_i2706_i1096		14	11		#p96
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_31_1070_1086_i2713_i1096		22	9		#p94
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_33_1060_1088_i2724_i1096		17	4		#p71
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_37_1060_1091_i2737_i1096		9	1		#p68
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_39_1060_1093_i2744_i1096		12	2		#p66
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_3_1054_1055_i2610_i1096		18	12		#p86
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_43_1054_1095_i2756_i1096		12	5		#p63
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_9_1060_1061_i2630_i1096		14	2		#p81
op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$_join_i2944_i412		10	12		#p28
op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$opN_0$_join_i2940_i412		12	12		#p27
op_hcompute_gray_stencil$inner_compute$lshr_416_417_418_i2946_i212		10	11		#p29
op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_409_410_i2936_i1096		16	12		#p26
op_hcompute_hw_output_stencil$inner_compute$mult_middle_1343_1344_1345_i2973_i1258		12	14		#p121
op_hcompute_hw_output_stencil_1$inner_compute$mult_middle_1360_1361_1362_i2979_i1258		13	14		#p124
op_hcompute_hw_output_stencil_1_port_controller_garnet		7	3		#m55
op_hcompute_hw_output_stencil_2$inner_compute$mult_middle_1377_1378_1379_i2985_i1258		12	7		#p127
op_hcompute_hw_output_stencil_2_port_controller_garnet		15	2		#m56
op_hcompute_hw_output_stencil_port_controller_garnet		15	5		#m57
op_hcompute_ratio_stencil$inner_compute$mul_sharpen_stencil_1_reciprocal_stencil_1_1334_i2991_i1096		14	13		#p120
op_hcompute_reciprocal_stencil$inner_compute$add_951n1_952_i2999_i2231		12	11		#p59
op_hcompute_reciprocal_stencil$inner_compute$i3006_i3007_i292		12	13		#p60
op_hcompute_reciprocal_stencil$inner_compute$rom_rom_div_lookupa0_garnet		11	13		#m61
op_hcompute_reciprocal_stencil$inner_compute$umax_gray_stencil_1_949_950$max_mux_i2997_i812		13	11		#p58
op_hcompute_sharpen_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_1306_1307_i3024_i212		17	13		#p116
op_hcompute_sharpen_stencil$inner_compute$smax_1312_1313_1314$max_mux_i3029_i1301		20	15		#p118
op_hcompute_sharpen_stencil$inner_compute$sub_1305_1309_1310_i3025_i1864		18	15		#p117
reciprocal_stencil$ub_reciprocal_stencil_BANK_0_garnet		15	13		#m62
sharpen_stencil$d_reg__U46$reg0		20	13		#r119
