Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 15:26:19 2018
| Host         : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.671        0.000                      0                   62        0.177        0.000                      0                   62        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.671        0.000                      0                   62        0.177        0.000                      0                   62        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.900ns (24.566%)  route 2.764ns (75.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.627     8.875    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.495    14.917    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y143        FDRE (Setup_fdre_C_R)       -0.524    14.546    ddrive/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.900ns (24.566%)  route 2.764ns (75.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.627     8.875    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.495    14.917    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y143        FDRE (Setup_fdre_C_R)       -0.524    14.546    ddrive/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.900ns (24.566%)  route 2.764ns (75.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.627     8.875    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.495    14.917    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y143        FDRE (Setup_fdre_C_R)       -0.524    14.546    ddrive/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.900ns (24.566%)  route 2.764ns (75.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.627     8.875    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.495    14.917    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y143        FDRE (Setup_fdre_C_R)       -0.524    14.546    ddrive/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.900ns (25.502%)  route 2.629ns (74.498%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.493     8.740    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.494    14.916    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y142        FDRE (Setup_fdre_C_R)       -0.524    14.545    ddrive/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.900ns (25.502%)  route 2.629ns (74.498%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.493     8.740    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.494    14.916    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y142        FDRE (Setup_fdre_C_R)       -0.524    14.545    ddrive/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.900ns (25.502%)  route 2.629ns (74.498%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 f  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.967     7.922    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X52Y142        LUT5 (Prop_lut5_I3_O)        0.326     8.248 r  ddrive/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.493     8.740    ddrive/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.494    14.916    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y142        FDRE (Setup_fdre_C_R)       -0.524    14.545    ddrive/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.900ns (24.796%)  route 2.730ns (75.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 r  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.976     7.930    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I5_O)        0.326     8.256 r  ddrive/myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.585     8.841    ddrive/myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.279    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X53Y143        FDRE (Setup_fdre_C_R)       -0.429    14.725    ddrive/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.900ns (24.796%)  route 2.730ns (75.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 r  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.976     7.930    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I5_O)        0.326     8.256 r  ddrive/myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.585     8.841    ddrive/myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.279    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X53Y143        FDRE (Setup_fdre_C_R)       -0.429    14.725    ddrive/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 ddrive/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.900ns (24.796%)  route 2.730ns (75.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  ddrive/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           1.169     6.836    ddrive/myvgatimer/xy/x__0[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.118     6.954 r  ddrive/myvgatimer/xy/x[9]_i_5/O
                         net (fo=3, routed)           0.976     7.930    ddrive/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I5_O)        0.326     8.256 r  ddrive/myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.585     8.841    ddrive/myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.279    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X53Y143        FDRE (Setup_fdre_C_R)       -0.429    14.725    ddrive/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.132     1.750    ddrive/myvgatimer/xy/y[1]
    SLICE_X50Y142        LUT5 (Prop_lut5_I3_O)        0.048     1.798 r  ddrive/myvgatimer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    ddrive/myvgatimer/xy/p_0_in__1[4]
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X50Y142        FDRE (Hold_fdre_C_D)         0.131     1.621    ddrive/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.132     1.750    ddrive/myvgatimer/xy/y[1]
    SLICE_X50Y142        LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  ddrive/myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    ddrive/myvgatimer/xy/p_0_in__1[3]
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X50Y142        FDRE (Hold_fdre_C_D)         0.120     1.610    ddrive/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.136     1.754    ddrive/myvgatimer/xy/y[1]
    SLICE_X50Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  ddrive/myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    ddrive/myvgatimer/xy/p_0_in__1[5]
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X50Y142        FDRE (Hold_fdre_C_D)         0.121     1.611    ddrive/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.552%)  route 0.137ns (42.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/x_reg[5]/Q
                         net (fo=7, routed)           0.137     1.756    ddrive/myvgatimer/xy/x__0[5]
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  ddrive/myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    ddrive/myvgatimer/xy/p_0_in__0[5]
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.092     1.569    ddrive/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ddrive/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4, routed)           0.115     1.720    ddrive/myvgatimer/xy/x__0[3]
    SLICE_X53Y143        LUT5 (Prop_lut5_I4_O)        0.104     1.824 r  ddrive/myvgatimer/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ddrive/myvgatimer/xy/p_0_in__0[4]
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X53Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.102     1.579    ddrive/myvgatimer/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.478    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  ddrive/myvgatimer/xy/y_reg[7]/Q
                         net (fo=6, routed)           0.138     1.765    ddrive/myvgatimer/xy/y[7]
    SLICE_X50Y143        LUT5 (Prop_lut5_I3_O)        0.103     1.868 r  ddrive/myvgatimer/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     1.868    ddrive/myvgatimer/xy/p_0_in__1[9]
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.994    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y143        FDRE (Hold_fdre_C_D)         0.131     1.609    ddrive/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.478    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  ddrive/myvgatimer/xy/y_reg[7]/Q
                         net (fo=6, routed)           0.138     1.765    ddrive/myvgatimer/xy/y[7]
    SLICE_X50Y143        LUT4 (Prop_lut4_I0_O)        0.099     1.864 r  ddrive/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.864    ddrive/myvgatimer/xy/p_0_in__1[8]
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.994    ddrive/myvgatimer/xy/CLK
    SLICE_X50Y143        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y143        FDRE (Hold_fdre_C_D)         0.121     1.599    ddrive/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.201     1.819    ddrive/myvgatimer/xy/y[1]
    SLICE_X51Y142        LUT3 (Prop_lut3_I1_O)        0.042     1.861 r  ddrive/myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ddrive/myvgatimer/xy/p_0_in__1[2]
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.107     1.584    ddrive/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.959%)  route 0.206ns (52.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/x_reg[7]/Q
                         net (fo=7, routed)           0.206     1.825    ddrive/myvgatimer/xy/x__0[7]
    SLICE_X52Y143        LUT5 (Prop_lut5_I3_O)        0.049     1.874 r  ddrive/myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.874    ddrive/myvgatimer/xy/p_0_in__0[8]
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X52Y143        FDRE                                         r  ddrive/myvgatimer/xy/x_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.107     1.584    ddrive/myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ddrive/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddrive/myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ddrive/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.201     1.819    ddrive/myvgatimer/xy/y[1]
    SLICE_X51Y142        LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  ddrive/myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    ddrive/myvgatimer/xy/p_0_in__1[1]
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    ddrive/myvgatimer/xy/CLK
    SLICE_X51Y142        FDRE                                         r  ddrive/myvgatimer/xy/y_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.091     1.568    ddrive/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y143   ddrive/myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y143   ddrive/myvgatimer/xy/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y143   ddrive/myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y143   ddrive/myvgatimer/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y142   ddrive/myvgatimer/xy/y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y142   ddrive/myvgatimer/xy/y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y142   ddrive/myvgatimer/xy/y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y142   ddrive/myvgatimer/xy/y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y142   ddrive/myvgatimer/xy/y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y142   ddrive/myvgatimer/xy/y_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y145   ddrive/myvgatimer/clk_count_reg[1]/C



