
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/tlul/rtl/tlul_assert.sv Cov: 85% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Protocol checker for TL-UL ports using assertions. Supports interface-widths</pre>
<pre style="margin:0; padding:0 ">// up to 64bit.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module tlul_assert #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter EndpointType = "Device" // can be either "Host" or "Device"</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // tile link ports</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input tlul_pkg::tl_h2d_t h2d,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input tlul_pkg::tl_d2h_t d2h</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`ifndef VERILATOR</pre>
<pre style="margin:0; padding:0 ">`ifndef SYNTHESIS</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`ifdef UVM</pre>
<pre style="margin:0; padding:0 ">  import uvm_pkg::*;</pre>
<pre style="margin:0; padding:0 ">`endif</pre>
<pre style="margin:0; padding:0 ">  import tlul_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  import top_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // check requests and responses //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // There are up to 2**TL_AIW possible source-IDs. Below array "pend_req" has one entry</pre>
<pre style="margin:0; padding:0 ">  // for each source-ID. Each entry has the following fields:</pre>
<pre style="margin:0; padding:0 ">  //  - pend   : is set to 1 to indicate up to 1 pending request for the source ID</pre>
<pre style="margin:0; padding:0 ">  //  - opcode : "Get" requires "AccessAckData" response, "Put*" require "AccessAck"</pre>
<pre style="margin:0; padding:0 ">  //  - size   : d_size of response must match a_size of request</pre>
<pre style="margin:0; padding:0 ">  //  - mask   : is used to allow X for bytes whose mask bit is 0</pre>
<pre style="margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="margin:0; padding:0 ">    bit                         pend; // set to 1 to indicate a pending request</pre>
<pre style="margin:0; padding:0 ">    tl_a_op_e                   opcode;</pre>
<pre style="margin:0; padding:0 ">    logic [top_pkg::TL_SZW-1:0] size;</pre>
<pre style="margin:0; padding:0 ">    logic [top_pkg::TL_DBW-1:0] mask;</pre>
<pre style="margin:0; padding:0 ">  } pend_req_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  pend_req_t [2**TL_AIW-1:0] pend_req;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  bit disable_sva;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic [7:0]  a_mask, d_mask;</pre>
<pre style="margin:0; padding:0 ">  logic [63:0] a_data, d_data;</pre>
<pre style="margin:0; padding:0 ">  assign a_mask = 8'(h2d.a_mask);</pre>
<pre style="margin:0; padding:0 ">  assign a_data = 64'(h2d.a_data);</pre>
<pre style="margin:0; padding:0 ">  assign d_mask = 8'(pend_req[d2h.d_source].mask);</pre>
<pre style="margin:0; padding:0 ">  assign d_data = 64'(d2h.d_data);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // keep track of pending requests //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // use negedge clk to avoid possible race conditions</pre>
<pre style="margin:0; padding:0 ">  always_ff @(negedge clk_i or negedge rst_ni) begin</pre>
<pre style="margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="margin:0; padding:0 ">      pend_req <= '0;</pre>
<pre style="margin:0; padding:0 ">    end else begin</pre>
<pre style="margin:0; padding:0 ">      if (h2d.a_valid) begin</pre>
<pre style="margin:0; padding:0 ">        // store each request in pend_req array (we use blocking statements below so</pre>
<pre style="margin:0; padding:0 ">        // that we can handle the case where request and response for the same</pre>
<pre style="margin:0; padding:0 ">        // source-ID happen in the same cycle)</pre>
<pre style="margin:0; padding:0 ">        if (d2h.a_ready) begin</pre>
<pre style="margin:0; padding:0 ">          pend_req[h2d.a_source].pend    <= 1;</pre>
<pre style="margin:0; padding:0 ">          pend_req[h2d.a_source].opcode  <= h2d.a_opcode;</pre>
<pre style="margin:0; padding:0 ">          pend_req[h2d.a_source].size    <= h2d.a_size;</pre>
<pre style="margin:0; padding:0 ">          pend_req[h2d.a_source].mask    <= h2d.a_mask;</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end // h2d.a_valid</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      if (d2h.d_valid) begin</pre>
<pre style="margin:0; padding:0 ">        // update pend_req array</pre>
<pre style="margin:0; padding:0 ">        if (h2d.d_ready) begin</pre>
<pre style="margin:0; padding:0 ">          pend_req[d2h.d_source].pend <= 0;</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end //d2h.d_valid</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // define sequences for request checks //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  sequence h2d_pre_S;</pre>
<pre style="margin:0; padding:0 ">    h2d.a_valid;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_opcode: only 3 opcodes are legal for requests</pre>
<pre style="margin:0; padding:0 ">  sequence legalAOpcode_S;</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode === PutFullData) ||</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode === Get) ||</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode === PutPartialData);</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_param is reserved</pre>
<pre style="margin:0; padding:0 ">  sequence legalAParam_S;</pre>
<pre style="margin:0; padding:0 ">    h2d.a_param === '0;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_size: Size shouldn't be greater than the bus width in TL-UL (not in TL-UH)</pre>
<pre style="margin:0; padding:0 ">  //         This assertion can be covered by below</pre>
<pre style="margin:0; padding:0 ">  //         (a_size must less than or equal to ones of a_mask)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_size: 2**a_size must greater than or equal to $countones(a_mask) for PutPartial and Get</pre>
<pre style="margin:0; padding:0 ">  sequence sizeGTEMask_S;</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode == PutFullData) || ((1 << h2d.a_size) >= $countones(h2d.a_mask));</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_size: 2**a_size must equal to $countones(a_mask) for PutFull</pre>
<pre style="margin:0; padding:0 ">  sequence sizeMatchesMask_S;</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode inside {PutPartialData, Get}) ||</pre>
<pre style="margin:0; padding:0 ">    ((1 << h2d.a_size) === $countones(h2d.a_mask));</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_source: there should be no more than one pending request per each source ID</pre>
<pre style="margin:0; padding:0 ">  sequence pendingReqPerSrc_S;</pre>
<pre style="margin:0; padding:0 ">    pend_req[h2d.a_source].pend == 0;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_address must be aligned to a_size: a_address & ((1 << a_size) - 1) == 0</pre>
<pre style="margin:0; padding:0 ">  sequence addrSizeAligned_S;</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_address & ((1 << h2d.a_size)-1)) == '0;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_mask must be contiguous for Get and PutFullData requests</pre>
<pre style="margin:0; padding:0 ">  //    the spec talks about "naturally aligned". Does this mean that bit [0] of</pre>
<pre style="margin:0; padding:0 ">  //    mask is always 1? If that's true, then below code could be much simpler.</pre>
<pre style="margin:0; padding:0 ">  //    However, the spec shows a timing diagram where bit 0 of mask is 0.</pre>
<pre style="margin:0; padding:0 ">  sequence contigMask_pre_S;</pre>
<pre style="margin:0; padding:0 ">    h2d.a_opcode != PutPartialData;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  sequence contigMask_S;</pre>
<pre style="margin:0; padding:0 ">    $countones(h2d.a_mask ^ {h2d.a_mask[$bits(h2d.a_mask)-2:0], 1'b0}) <= 2;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_data must be known for opcode == Put*(depending on mask bits)</pre>
<pre style="margin:0; padding:0 ">  sequence aDataKnown_pre_S;</pre>
<pre style="margin:0; padding:0 ">    (h2d.a_opcode != Get);</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  sequence aDataKnown_S;</pre>
<pre style="margin:0; padding:0 ">    // no check if this lane mask is inactive</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[0]) || (a_mask[0] && !$isunknown(a_data[8*0 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[1]) || (a_mask[1] && !$isunknown(a_data[8*1 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[2]) || (a_mask[2] && !$isunknown(a_data[8*2 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[3]) || (a_mask[3] && !$isunknown(a_data[8*3 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[4]) || (a_mask[4] && !$isunknown(a_data[8*4 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[5]) || (a_mask[5] && !$isunknown(a_data[8*5 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[6]) || (a_mask[6] && !$isunknown(a_data[8*6 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!a_mask[7]) || (a_mask[7] && !$isunknown(a_data[8*7 +: 8])));</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // define sequences for request checks //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  sequence d2h_pre_S;</pre>
<pre style="margin:0; padding:0 ">    d2h.d_valid;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // d_opcode: if request was Get, then response must be AccessAckData</pre>
<pre style="margin:0; padding:0 ">  sequence respOpcode_S;</pre>
<pre style="margin:0; padding:0 ">    d2h.d_opcode === ((pend_req[d2h.d_source].opcode == Get) ? AccessAckData : AccessAck);</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // d_param is reserved</pre>
<pre style="margin:0; padding:0 ">  sequence legalDParam_S;</pre>
<pre style="margin:0; padding:0 ">    d2h.d_param === '0;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // d_size must equal the a_size of the corresponding request</pre>
<pre style="margin:0; padding:0 ">  sequence respSzEqReqSz_S;</pre>
<pre style="margin:0; padding:0 ">    d2h.d_size === pend_req[d2h.d_source].size;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // d_source: each response should have a pending request using same source ID</pre>
<pre style="margin:0; padding:0 ">  sequence respMustHaveReq_S;</pre>
<pre style="margin:0; padding:0 ">    pend_req[d2h.d_source].pend;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// d_data must be known for AccessAckData (depending on mask bits)</pre>
<pre style="margin:0; padding:0 ">  sequence dDataKnown_pre_S;</pre>
<pre style="margin:0; padding:0 ">    d2h.d_opcode == AccessAckData;</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  sequence dDataKnown_S;</pre>
<pre style="margin:0; padding:0 ">    // no check if this lane mask is inactive</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[0]) || (d_mask[0] && !$isunknown(d_data[8*0 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[1]) || (d_mask[1] && !$isunknown(d_data[8*1 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[2]) || (d_mask[2] && !$isunknown(d_data[8*2 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[3]) || (d_mask[3] && !$isunknown(d_data[8*3 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[4]) || (d_mask[4] && !$isunknown(d_data[8*4 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[5]) || (d_mask[5] && !$isunknown(d_data[8*5 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[6]) || (d_mask[6] && !$isunknown(d_data[8*6 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 ">    ((!d_mask[7]) || (d_mask[7] && !$isunknown(d_data[8*7 +: 8])));</pre>
<pre style="margin:0; padding:0 ">  endsequence</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // assemble properties and check //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // note: use negedge clk to avoid possible race conditions</pre>
<pre style="margin:0; padding:0 ">  // in this case all signals coming from the device side have an assumed property</pre>
<pre style="margin:0; padding:0 ">  if (EndpointType == "Host") begin : gen_host</pre>
<pre style="margin:0; padding:0 ">    // h2d</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(legalAOpcode_A,     h2d_pre_S |-> legalAOpcode_S,     !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(legalAParam_A,      h2d_pre_S |-> legalAParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(sizeGTEMask_A,      h2d_pre_S |-> sizeGTEMask_S,      !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(sizeMatchesMask_A,  h2d_pre_S |-> sizeMatchesMask_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(pendingReqPerSrc_A, h2d_pre_S |-> pendingReqPerSrc_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(addrSizeAligned_A,  h2d_pre_S |-> addrSizeAligned_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(contigMask_A,       h2d_pre_S and contigMask_pre_S |-> contigMask_S,</pre>
<pre style="margin:0; padding:0 ">          !clk_i, !rst_ni || disable_sva)</pre>
<pre id="id223" style="background-color: #FFB6C1; margin:0; padding:0 ">    `ASSERT(aDataKnown_A,       h2d_pre_S and aDataKnown_pre_S |-> aDataKnown_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    // d2h</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(respOpcode_M,       d2h_pre_S |-> respOpcode_S,       !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(legalDParam_M,      d2h_pre_S |-> legalDParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(respSzEqReqSz_M,    d2h_pre_S |-> respSzEqReqSz_S,    !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(respMustHaveReq_M,  d2h_pre_S |-> respMustHaveReq_S,  !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(dDataKnown_M,       d2h_pre_S and dDataKnown_pre_S |-> dDataKnown_S,</pre>
<pre style="margin:0; padding:0 ">          !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">  // in this case all signals coming from the host side have an assumed property</pre>
<pre style="margin:0; padding:0 ">  end else if (EndpointType == "Device") begin : gen_device</pre>
<pre style="margin:0; padding:0 ">    // h2d</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(legalAOpcode_M,      h2d_pre_S |-> legalAOpcode_S,     !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(legalAParam_M,       h2d_pre_S |-> legalAParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(sizeGTEMask_M,       h2d_pre_S |-> sizeGTEMask_S,      !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(sizeMatchesMask_M,   h2d_pre_S |-> sizeMatchesMask_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(pendingReqPerSrc_M,  h2d_pre_S |-> pendingReqPerSrc_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(addrSizeAligned_M,   h2d_pre_S |-> addrSizeAligned_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(contigMask_M,        h2d_pre_S and contigMask_pre_S |-> contigMask_S,</pre>
<pre style="margin:0; padding:0 ">          !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">    `ASSUME(aDataKnown_M,        h2d_pre_S and aDataKnown_pre_S |-> aDataKnown_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    // d2h</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(respOpcode_A,        d2h_pre_S |-> respOpcode_S,       !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(legalDParam_A,       d2h_pre_S |-> legalDParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(respSzEqReqSz_A,     d2h_pre_S |-> respSzEqReqSz_S,    !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(respMustHaveReq_A,   d2h_pre_S |-> respMustHaveReq_S,  !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(dDataKnown_A,        d2h_pre_S and dDataKnown_pre_S |-> dDataKnown_S,</pre>
<pre style="margin:0; padding:0 ">          !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_unknown</pre>
<pre style="margin:0; padding:0 ">    initial begin : p_unknonw</pre>
<pre style="margin:0; padding:0 ">      `ASSERT_I(unknownConfig_A, 0 == 1)</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  initial begin : p_dbw</pre>
<pre style="margin:0; padding:0 ">    // widths up to 64bit / 8 Byte are supported</pre>
<pre style="margin:0; padding:0 ">    `ASSERT_I(TlDbw_A, TL_DBW <= 8);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // make sure all "pending" bits are 0 at the end of the sim</pre>
<pre style="margin:0; padding:0 ">  for (genvar ii = 0; ii < 2**TL_AIW; ii++) begin : gen_assert_final</pre>
<pre style="margin:0; padding:0 ">    `ASSERT_FINAL(noOutstandingReqsAtEndOfSim_A, (pend_req[ii].pend == 0))</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // additional checks for X values //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_* should be known when a_valid == 1 (a_opcode and a_param are already covered above)</pre>
<pre style="margin:0; padding:0 ">  // This also covers ASSERT_KNOWN of a_valid</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN_IF(aKnown_A, {h2d.a_size, h2d.a_source, h2d.a_address, h2d.a_mask, h2d.a_user},</pre>
<pre style="margin:0; padding:0 ">    h2d.a_valid)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // d_* should be known when d_valid == 1 (d_opcode, d_param, d_size already covered above)</pre>
<pre style="margin:0; padding:0 ">  // This also covers ASSERT_KNOWN of d_valid</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN_IF(dKnown_A, {d2h.d_source, d2h.d_sink, d2h.d_error, d2h.d_user}, d2h.d_valid)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //  make sure ready is not X after reset</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(aReadyKnown_A, d2h.a_ready)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(dReadyKnown_A, h2d.d_ready)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ifdef UVM</pre>
<pre style="margin:0; padding:0 ">    initial forever begin</pre>
<pre style="margin:0; padding:0 ">      bit tlul_assert_en;</pre>
<pre style="margin:0; padding:0 ">      uvm_config_db#(bit)::wait_modified(null, "%m", "tlul_assert_en");</pre>
<pre style="margin:0; padding:0 ">      if (!uvm_config_db#(bit)::get(null, "%m", "tlul_assert_en", tlul_assert_en)) begin</pre>
<pre style="margin:0; padding:0 ">        `uvm_fatal("tlul_assert", "Can't find tlul_assert_en")</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">      disable_sva = !tlul_assert_en;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  `endif</pre>
<pre style="margin:0; padding:0 ">`endif</pre>
<pre style="margin:0; padding:0 ">`endif</pre>
<pre style="margin:0; padding:0 ">endmodule : tlul_assert</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
