#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 03 16:27:08 2015
# Process ID: 8712
# Log file: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/vivado.log
# Journal file: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/edit_zed_hdmi_out.xpr
INFO: [Project 1-313] Project file moved from 'C:/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/ip_projects' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-229] Project 'edit_zed_hdmi_out.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/zed_hdmi_out_v2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/interfaces'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sim_1
ipx::open_ipxact_file {C:\Users\Lukas\Documents\MQP\ZedTests\2014_1\avnet_zed_hdmi_core\zed_hdmi_out_v2\component.xml}
ipx::unload_core c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/zed_hdmi_out_v2/component.xml
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/edit_zed_hdmi_out.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 109650399 -regid "211080808_0_0_662" -xml C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/edit..."
    (file "C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/edit_zed_hdmi_out.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 03 16:31:54 2015...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 736.297 ; gain = 0.000
open_project C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_block.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_block_gnd_0
top_block_vcc_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.547 ; gain = 117.250
open_bd_design {C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_76M
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - gnd
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vcc
Adding component instance block -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_block> from BD file <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 889.281 ; gain = 35.734
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_block_gnd_0 top_block_vcc_0}]
Upgrading 'C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-1972] Upgraded top_block_gnd_0 from Constant 1.0 to Constant 1.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_gnd_0/top_block_gnd_0.upgrade_log'.
INFO: [BD 41-1350] The pin 'const' has been renamed to 'dout' on the upgraded version of the cell '/zed_hdmi_display/gnd'
INFO: [IP_Flow 19-1972] Upgraded top_block_vcc_0 from Constant 1.0 to Constant 1.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_vcc_0/top_block_vcc_0.upgrade_log'.
INFO: [BD 41-1350] The pin 'const' has been renamed to 'dout' on the upgraded version of the cell '/zed_hdmi_display/vcc'
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets zed_hdmi_display/v_rgb2ycrcb_0_video_out] [get_bd_intf_nets zed_hdmi_display/v_cresample_0_video_out] [get_bd_cells zed_hdmi_display/v_cresample_0]
connect_bd_intf_net [get_bd_intf_pins zed_hdmi_display/v_rgb2ycrcb_0/video_out] [get_bd_intf_pins zed_hdmi_display/v_axi4s_vid_out_0/video_in]
save_bd_design
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-913] /zed_hdmi_display/v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:3.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_rgb2ycrcb_0 video_out-TDATA field count: 3.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_rgb2ycrcb_0 video_out-TDATA sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_U(16:8), rows_0_cols_0_V(24:16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /zed_hdmi_display/v_axi4s_vid_out_0/video_in(2) and /zed_hdmi_display/v_rgb2ycrcb_0/video_out(3)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/v_axi4s_vid_out_0/s_axis_video_tdata'(16) to net 'v_rgb2ycrcb_0_video_out_TDATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_block_axi_iic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_axis_subset_converter_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_gnd_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_v_axi4s_vid_out_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_vcc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
INFO: [BD 41-1662] The design 'top_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/v_axi4s_vid_out_0/s_axis_video_tdata'(16) to net 'v_rgb2ycrcb_0_video_out_TDATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_gnd_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_vcc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
[Thu Sep 03 16:37:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 16:37:26 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1049.188 ; gain = 155.871
reset_run synth_1
validate_bd_design -force
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-913] /zed_hdmi_display/v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:3.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_rgb2ycrcb_0 video_out-TDATA field count: 3.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_rgb2ycrcb_0 video_out-TDATA sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_U(16:8), rows_0_cols_0_V(24:16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /zed_hdmi_display/v_axi4s_vid_out_0/video_in(2) and /zed_hdmi_display/v_rgb2ycrcb_0/video_out(3)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.188 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC PROPAGATED] [get_bd_cells zed_hdmi_display/v_axi4s_vid_out_0]
endgroup
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.008 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'top_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/zed_hdmi_out_0/video_data'(16) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_gnd_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_v_axi4s_vid_out_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_vcc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
INFO: [BD 41-1662] The design 'top_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/zed_hdmi_out_0/video_data'(16) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_gnd_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_vcc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
[Thu Sep 03 16:42:09 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 16:42:09 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.285 ; gain = 5.277
validate_bd_design -force
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.301 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'top_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/zed_hdmi_out_0/video_data'(16) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_gnd_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_vcc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_block_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'top_block_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
INFO: [BD 41-1662] The design 'top_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zed_hdmi_display/zed_hdmi_out_0/video_data'(16) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.vhd
VHDL Output written to : C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block_wrapper.vhd
Wrote  : <C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/top_block.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_rst_processing_system7_0_76M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_axis_subset_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_gnd_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'top_block_proc_sys_reset_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_axi4s_vid_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_vcc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'top_block_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Block Design Tcl file C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hw_handoff/top_block_bd.tcl
Generated Hardware Definition File C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/hdl/top_block.hwdef
[Thu Sep 03 16:55:48 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 16:55:48 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.723 ; gain = 20.422
open_run impl_1
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
INFO: [Common 17-344] 'get_clocks' was cancelled [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1836.664 ; gain = 11.902
open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1842.906 ; gain = 685.453
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 03 18:19:21 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 18:19:21 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 03 21:30:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 21:30:39 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
reset_run synth_1
get_pins -hierarchical */inst/mmcm_adv_inst
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
get_pins -hierarchical */inst/mmcm_adv_inst
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
launch_runs impl_1
[Thu Sep 03 21:32:12 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 21:32:12 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
get_pins -hierarchical */inst/mmcm_adv_inst
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1857.402 ; gain = 14.496
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.391 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 52 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1928.770 ; gain = 85.863
get_pins -hierarchical */inst/mmcm_adv_inst
WARNING: [Vivado 12-508] No pins matched '*/inst/mmcm_adv_inst'.
get_pins -hierarchical clk_wiz_0/inst/mmcm_adv_inst/clk_out1
WARNING: [Vivado 12-508] No pins matched 'clk_wiz_0/inst/mmcm_adv_inst/clk_out1'.
get_pins -hierarchical clk_wiz_0/*
top_block_i/clk_wiz_0/clk_in1 top_block_i/clk_wiz_0/clk_out1
get_pins -hierarchical */mmcm/*
WARNING: [Vivado 12-508] No pins matched '*/mmcm/*'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 03 21:44:10 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 21:44:10 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
close_design
report_clocks
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2051.105 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.105 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 52 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2059.484 ; gain = 8.379
report_clocks
Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Sep 03 21:55:34 2015
| Host         : Lukas-laptop running 64-bit Service Pack 1  (build 7601)
| Command      : report_clocks
| Design       : top_block_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  V: Virtual
  I: Inverted

Clock                             Period(ns)  Waveform(ns)    Attributes  Sources
clk_fpga_1                        7.000       {0.000 3.500}   P           {top_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]}
clk_fpga_0                        12.999      {0.000 6.499}   P           {top_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]}
clk_fpga_2                        10.000      {0.000 5.000}   P           {top_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]}
top_block_i/clk_wiz_0/U0/clk_in1  10.000      {0.000 5.000}   P           {top_block_i/clk_wiz_0/U0/clk_in1}
clkfbout_top_block_clk_wiz_0_0    40.000      {0.000 20.000}  P,G         {top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT}
clk_out1_top_block_clk_wiz_0_0    6.734       {0.000 3.367}   P,G         {top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0}


====================================================
Generated Clocks
====================================================

Generated Clock   : clkfbout_top_block_clk_wiz_0_0
Master Source     : top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Master Clock      : top_block_i/clk_wiz_0/U0/clk_in1
Edges             : {1 2 3}
Edge Shifts(ns)   : {0.000 15.000 30.000}
Generated Sources : {top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT}

Generated Clock   : clk_out1_top_block_clk_wiz_0_0
Master Source     : top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Master Clock      : top_block_i/clk_wiz_0/U0/clk_in1
Edges             : {1 2 3}
Edge Shifts(ns)   : {0.000 -1.633 -3.266}
Generated Sources : {top_block_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0}

close_design
reset_run synth_1
launch_runs impl_1
[Thu Sep 03 21:56:45 2015] Launched synth_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/synth_1/runme.log
[Thu Sep 03 21:56:45 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and top_block_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.srcs/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2092.578 ; gain = 0.906
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_early.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper.xdc]
Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/Lukas/Documents/MQP/ZedTests/2014_1/avnet_zed_hdmi_core/ip_projects/.Xil/Vivado-8712-Lukas-laptop/dcp/top_block_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.402 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 46 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2093.402 ; gain = 1.730
ERROR: [#UNDEF] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 03 22:07:17 2015] Launched impl_1...
Run output will be captured here: C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/runme.log
file mkdir C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk
file copy -force C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.runs/impl_1/top_block_wrapper.sysdef C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk/top_block_wrapper.hdf

launch_sdk -workspace C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk -hwspec C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk/top_block_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk -hwspec C:/Users/Lukas/Documents/MQP/ZedTests/2014_1/hdmi_test/hdmi_test.sdk/top_block_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 03 22:43:54 2015...
