Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Jun 19 15:57:38 2019
| Host              : joe-ubu-vm running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file sensors96b_wrapper_timing_summary_routed.rpt -pb sensors96b_wrapper_timing_summary_routed.pb -rpx sensors96b_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : sensors96b_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.281        0.000                      0                15738        0.011        0.000                      0                15738        3.498        0.000                       0                  5866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.281        0.000                      0                15738        0.011        0.000                      0                15738        3.498        0.000                       0                  5866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 5.189ns (69.576%)  route 2.269ns (30.424%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 11.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.152     5.945 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/O[5]
                         net (fo=3, routed)           0.470     6.415    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/A[11]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     6.656 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.656    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     6.754 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.754    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.647     7.401 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     7.401    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_MULTIPLIER.U<12>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.059     7.460 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     7.460    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.699     8.159 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.159    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.141     8.300 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.115     9.415    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_n_94
    SLICE_X17Y32         FDRE                                         r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.523    11.690    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg[12]__0/C
                         clock pessimism              0.155    11.845    
                         clock uncertainty           -0.176    11.669    
    SLICE_X17Y32         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.696    sensors96b_i/vadd_0/inst/bound4_reg_503_reg[12]__0
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 5.190ns (70.183%)  route 2.205ns (29.817%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 11.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     5.946 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/O[7]
                         net (fo=3, routed)           0.576     6.522    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/A[13]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_A2_DATA[13])
                                                      0.241     6.763 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     6.763    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.098     6.861 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     6.861    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.647     7.508 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     7.508    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_MULTIPLIER.U<14>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     7.567 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     7.567    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     8.266 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.266    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     8.407 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.945     9.352    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_n_92
    SLICE_X17Y32         FDRE                                         r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.523    11.690    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg[14]__0/C
                         clock pessimism              0.155    11.845    
                         clock uncertainty           -0.176    11.669    
    SLICE_X17Y32         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.696    sensors96b_i/vadd_0/inst/bound4_reg_503_reg[14]__0
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 5.990ns (81.154%)  route 1.391ns (18.846%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.815ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.739ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.750     1.957    sensors96b_i/vadd_0/inst/bound_fu_246_p2/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     2.220 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.220    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     2.312 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.312    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     3.049 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.049    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.108 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.108    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.807 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.807    sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.966 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.008    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/PCIN[47]
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     4.706 f  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.706    sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.847 r  sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.588     5.435    sensors96b_i/vadd_0/inst/p_0_in[35]
    SLICE_X5Y40          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     5.533 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15/O
                         net (fo=1, routed)           0.026     5.559    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_15_n_1
    SLICE_X5Y40          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.765 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.793    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_2_n_1
    SLICE_X5Y41          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.816 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.844    sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0_i_1_n_1
    SLICE_X5Y42          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.867 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.895    sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_2_n_1
    SLICE_X5Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.048 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2_i_1/O[7]
                         net (fo=3, routed)           0.635     6.683    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[12]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.195     6.878 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     6.878    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.092     6.970 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     6.970    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_U[41])
                                                      0.737     7.707 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     7.707    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_MULTIPLIER.U<41>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.059     7.766 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     7.766    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_M_DATA.U_DATA<41>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.699     8.465 f  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.465    sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.624 r  sensors96b_i/vadd_0/inst/bound4_fu_259_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.640    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     9.338 r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     9.338    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.545    11.712    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/CLK
    DSP48E2_X1Y17        DSP_OUTPUT                                   r  sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.155    11.867    
                         clock uncertainty           -0.176    11.691    
    DSP48E2_X1Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010    11.701    sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/vadd_control_s_axi_U/int_a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/tmp_reg_482_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.070ns (40.698%)  route 0.102ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.508ns (routing 0.739ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.815ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.508     1.675    sensors96b_i/vadd_0/inst/vadd_control_s_axi_U/ap_clk
    SLICE_X13Y40         FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_control_s_axi_U/int_a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.745 r  sensors96b_i/vadd_0/inst/vadd_control_s_axi_U/int_a_reg[24]/Q
                         net (fo=3, routed)           0.102     1.847    sensors96b_i/vadd_0/inst/a[24]
    SLICE_X14Y40         FDRE                                         r  sensors96b_i/vadd_0/inst/tmp_reg_482_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.731     1.938    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X14Y40         FDRE                                         r  sensors96b_i/vadd_0/inst/tmp_reg_482_reg[22]/C
                         clock pessimism             -0.155     1.783    
    SLICE_X14Y40         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     1.836    sensors96b_i/vadd_0/inst/tmp_reg_482_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sensors96b_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.071ns (32.569%)  route 0.147ns (67.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.505ns (routing 0.739ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.815ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.505     1.672    sensors96b_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X7Y23          FDRE                                         r  sensors96b_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.743 r  sensors96b_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1077]/Q
                         net (fo=1, routed)           0.147     1.890    sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIG0
    SLICE_X4Y21          RAMD32                                       r  sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.744     1.951    sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X4Y21          RAMD32                                       r  sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMG/CLK
                         clock pessimism             -0.155     1.796    
    SLICE_X4Y21          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.878    sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMG
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.072ns (35.821%)  route 0.129ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.477ns (routing 0.739ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.815ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.477     1.644    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y31          FDRE                                         r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.716 r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.129     1.845    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X1Y31          SRLC32E                                      r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.729     1.936    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y31          SRLC32E                                      r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.155     1.781    
    SLICE_X1Y31          SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.052     1.833    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/tmp_8_reg_600_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.558%)  route 0.145ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.512ns (routing 0.739ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.815ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.512     1.679    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X10Y5          FDRE                                         r  sensors96b_i/vadd_0/inst/tmp_8_reg_600_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.749 r  sensors96b_i/vadd_0/inst/tmp_8_reg_600_reg[24]/Q
                         net (fo=2, routed)           0.145     1.894    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/tmp_8_reg_600_reg[31][24]
    RAMB18_X1Y2          RAMB18E2                                     r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.861     2.068    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y2          RAMB18E2                                     r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.158     1.910    
    RAMB18_X1Y2          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.029     1.881    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.512ns (routing 0.739ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.815ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.512     1.679    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X10Y6          FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.749 r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[22]/Q
                         net (fo=1, routed)           0.114     1.863    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata_n_19
    SLICE_X8Y8           FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.743     1.950    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X8Y8           FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]/C
                         clock pessimism             -0.155     1.795    
    SLICE_X8Y8           FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.850    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.539ns (routing 0.739ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.815ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.539     1.706    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X19Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.775 r  sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[10]/Q
                         net (fo=1, routed)           0.108     1.883    sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg_n_1_[10]
    SLICE_X20Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.764     1.971    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X20Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[10]/C
                         clock pessimism             -0.155     1.816    
    SLICE_X20Y25         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.869    sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/indvar_flatten_next_reg_568_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/indvar_flatten_reg_188_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.070ns (36.458%)  route 0.122ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.518ns (routing 0.739ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.815ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.518     1.685    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X15Y31         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten_next_reg_568_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.755 r  sensors96b_i/vadd_0/inst/indvar_flatten_next_reg_568_reg[21]/Q
                         net (fo=1, routed)           0.122     1.877    sensors96b_i/vadd_0/inst/indvar_flatten_next_reg_568_reg_n_1_[21]
    SLICE_X17Y31         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten_reg_188_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.757     1.964    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten_reg_188_reg[21]/C
                         clock pessimism             -0.155     1.809    
    SLICE_X17Y31         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     1.862    sensors96b_i/vadd_0/inst/indvar_flatten_reg_188_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.073ns (41.954%)  route 0.101ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.478ns (routing 0.739ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.815ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.478     1.645    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y31          FDRE                                         r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.718 r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.101     1.819    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[76][29]
    SLICE_X0Y32          FDRE                                         r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.697     1.904    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y32          FDRE                                         r  sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.155     1.749    
    SLICE_X0Y32          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.804    sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.069ns (38.122%)  route 0.112ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.539ns (routing 0.739ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.815ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.539     1.706    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X19Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.775 r  sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg[13]/Q
                         net (fo=1, routed)           0.112     1.887    sensors96b_i/vadd_0/inst/indvar_flatten_next1_reg_573_reg_n_1_[13]
    SLICE_X20Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.764     1.971    sensors96b_i/vadd_0/inst/ap_clk
    SLICE_X20Y25         FDRE                                         r  sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[13]/C
                         clock pessimism             -0.155     1.816    
    SLICE_X20Y25         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.871    sensors96b_i/vadd_0/inst/indvar_flatten2_reg_177_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.326%)  route 0.108ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.521ns (routing 0.739ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.815ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.521     1.688    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X13Y15         FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.758 r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_reg[9]/Q
                         net (fo=3, routed)           0.108     1.866    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_reg_n_1_[9]
    SLICE_X12Y15         FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    sensors96b_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  sensors96b_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6000, routed)        1.743     1.950    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X12Y15         FDRE                                         r  sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_buf_reg[9]/C
                         clock pessimism             -0.155     1.795    
    SLICE_X12Y15         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.850    sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/start_addr_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y2   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y2   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y0   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y0   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X14Y10  sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X9Y28   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X9Y28   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][0]_srl32__0/CLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y26   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][0]_srl32__3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y30   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y30   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y30   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][10]_srl32__0/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      sensors96b_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y10  sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y10  sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y28   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X9Y28   sensors96b_i/vadd_0/inst/vadd_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][0]_srl32/CLK



