
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401248 <.init>:
  401248:	stp	x29, x30, [sp, #-16]!
  40124c:	mov	x29, sp
  401250:	bl	4015b0 <printf@plt+0x60>
  401254:	ldp	x29, x30, [sp], #16
  401258:	ret

Disassembly of section .plt:

0000000000401260 <_Znam@plt-0x20>:
  401260:	stp	x16, x30, [sp, #-16]!
  401264:	adrp	x16, 429000 <_ZdlPvm@@Base+0x188c0>
  401268:	ldr	x17, [x16, #4088]
  40126c:	add	x16, x16, #0xff8
  401270:	br	x17
  401274:	nop
  401278:	nop
  40127c:	nop

0000000000401280 <_Znam@plt>:
  401280:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16]
  401288:	add	x16, x16, #0x0
  40128c:	br	x17

0000000000401290 <fputs@plt>:
  401290:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #8]
  401298:	add	x16, x16, #0x8
  40129c:	br	x17

00000000004012a0 <memcpy@plt>:
  4012a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #16]
  4012a8:	add	x16, x16, #0x10
  4012ac:	br	x17

00000000004012b0 <puts@plt>:
  4012b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #24]
  4012b8:	add	x16, x16, #0x18
  4012bc:	br	x17

00000000004012c0 <__ctype_toupper_loc@plt>:
  4012c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #32]
  4012c8:	add	x16, x16, #0x20
  4012cc:	br	x17

00000000004012d0 <ungetc@plt>:
  4012d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #40]
  4012d8:	add	x16, x16, #0x28
  4012dc:	br	x17

00000000004012e0 <strlen@plt>:
  4012e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #48]
  4012e8:	add	x16, x16, #0x30
  4012ec:	br	x17

00000000004012f0 <fprintf@plt>:
  4012f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #56]
  4012f8:	add	x16, x16, #0x38
  4012fc:	br	x17

0000000000401300 <putc@plt>:
  401300:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #64]
  401308:	add	x16, x16, #0x40
  40130c:	br	x17

0000000000401310 <fclose@plt>:
  401310:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #72]
  401318:	add	x16, x16, #0x48
  40131c:	br	x17

0000000000401320 <memcmp@plt>:
  401320:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #80]
  401328:	add	x16, x16, #0x50
  40132c:	br	x17

0000000000401330 <free@plt>:
  401330:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #88]
  401338:	add	x16, x16, #0x58
  40133c:	br	x17

0000000000401340 <strchr@plt>:
  401340:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #96]
  401348:	add	x16, x16, #0x60
  40134c:	br	x17

0000000000401350 <_exit@plt>:
  401350:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #104]
  401358:	add	x16, x16, #0x68
  40135c:	br	x17

0000000000401360 <strerror@plt>:
  401360:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #112]
  401368:	add	x16, x16, #0x70
  40136c:	br	x17

0000000000401370 <strcpy@plt>:
  401370:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #120]
  401378:	add	x16, x16, #0x78
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #128]
  401388:	add	x16, x16, #0x80
  40138c:	br	x17

0000000000401390 <__libc_start_main@plt>:
  401390:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #136]
  401398:	add	x16, x16, #0x88
  40139c:	br	x17

00000000004013a0 <memchr@plt>:
  4013a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #144]
  4013a8:	add	x16, x16, #0x90
  4013ac:	br	x17

00000000004013b0 <getc@plt>:
  4013b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #152]
  4013b8:	add	x16, x16, #0x98
  4013bc:	br	x17

00000000004013c0 <strncmp@plt>:
  4013c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #160]
  4013c8:	add	x16, x16, #0xa0
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #168]
  4013d8:	add	x16, x16, #0xa8
  4013dc:	br	x17

00000000004013e0 <__ctype_b_loc@plt>:
  4013e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #176]
  4013e8:	add	x16, x16, #0xb0
  4013ec:	br	x17

00000000004013f0 <__isoc99_sscanf@plt>:
  4013f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #184]
  4013f8:	add	x16, x16, #0xb8
  4013fc:	br	x17

0000000000401400 <__cxa_atexit@plt>:
  401400:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #192]
  401408:	add	x16, x16, #0xc0
  40140c:	br	x17

0000000000401410 <fflush@plt>:
  401410:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #200]
  401418:	add	x16, x16, #0xc8
  40141c:	br	x17

0000000000401420 <_ZdaPv@plt>:
  401420:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #208]
  401428:	add	x16, x16, #0xd0
  40142c:	br	x17

0000000000401430 <__errno_location@plt>:
  401430:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #216]
  401438:	add	x16, x16, #0xd8
  40143c:	br	x17

0000000000401440 <__ctype_tolower_loc@plt>:
  401440:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #224]
  401448:	add	x16, x16, #0xe0
  40144c:	br	x17

0000000000401450 <fopen@plt>:
  401450:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #232]
  401458:	add	x16, x16, #0xe8
  40145c:	br	x17

0000000000401460 <__cxa_throw_bad_array_new_length@plt>:
  401460:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #240]
  401468:	add	x16, x16, #0xf0
  40146c:	br	x17

0000000000401470 <strcmp@plt>:
  401470:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #248]
  401478:	add	x16, x16, #0xf8
  40147c:	br	x17

0000000000401480 <write@plt>:
  401480:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #256]
  401488:	add	x16, x16, #0x100
  40148c:	br	x17

0000000000401490 <malloc@plt>:
  401490:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #264]
  401498:	add	x16, x16, #0x108
  40149c:	br	x17

00000000004014a0 <abort@plt>:
  4014a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #272]
  4014a8:	add	x16, x16, #0x110
  4014ac:	br	x17

00000000004014b0 <getenv@plt>:
  4014b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #280]
  4014b8:	add	x16, x16, #0x118
  4014bc:	br	x17

00000000004014c0 <__gxx_personality_v0@plt>:
  4014c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #288]
  4014c8:	add	x16, x16, #0x120
  4014cc:	br	x17

00000000004014d0 <exit@plt>:
  4014d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #296]
  4014d8:	add	x16, x16, #0x128
  4014dc:	br	x17

00000000004014e0 <fwrite@plt>:
  4014e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #304]
  4014e8:	add	x16, x16, #0x130
  4014ec:	br	x17

00000000004014f0 <_Unwind_Resume@plt>:
  4014f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #312]
  4014f8:	add	x16, x16, #0x138
  4014fc:	br	x17

0000000000401500 <ferror@plt>:
  401500:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #320]
  401508:	add	x16, x16, #0x140
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #328]
  401518:	add	x16, x16, #0x148
  40151c:	br	x17

0000000000401520 <__cxa_pure_virtual@plt>:
  401520:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #336]
  401528:	add	x16, x16, #0x150
  40152c:	br	x17

0000000000401530 <setbuf@plt>:
  401530:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #344]
  401538:	add	x16, x16, #0x158
  40153c:	br	x17

0000000000401540 <_ZdaPvm@plt>:
  401540:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #352]
  401548:	add	x16, x16, #0x160
  40154c:	br	x17

0000000000401550 <printf@plt>:
  401550:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #360]
  401558:	add	x16, x16, #0x168
  40155c:	br	x17

Disassembly of section .text:

0000000000401560 <_Znwm@@Base-0xf170>:
  401560:	mov	x29, #0x0                   	// #0
  401564:	mov	x30, #0x0                   	// #0
  401568:	mov	x5, x0
  40156c:	ldr	x1, [sp]
  401570:	add	x2, sp, #0x8
  401574:	mov	x6, sp
  401578:	movz	x0, #0x0, lsl #48
  40157c:	movk	x0, #0x0, lsl #32
  401580:	movk	x0, #0x40, lsl #16
  401584:	movk	x0, #0x53fc
  401588:	movz	x3, #0x0, lsl #48
  40158c:	movk	x3, #0x0, lsl #32
  401590:	movk	x3, #0x41, lsl #16
  401594:	movk	x3, #0x1310
  401598:	movz	x4, #0x0, lsl #48
  40159c:	movk	x4, #0x0, lsl #32
  4015a0:	movk	x4, #0x41, lsl #16
  4015a4:	movk	x4, #0x1390
  4015a8:	bl	401390 <__libc_start_main@plt>
  4015ac:	bl	4014a0 <abort@plt>
  4015b0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x188c0>
  4015b4:	ldr	x0, [x0, #4064]
  4015b8:	cbz	x0, 4015c0 <printf@plt+0x70>
  4015bc:	b	401510 <__gmon_start__@plt>
  4015c0:	ret
  4015c4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4015c8:	add	x0, x0, #0x1b0
  4015cc:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4015d0:	add	x1, x1, #0x1b0
  4015d4:	cmp	x0, x1
  4015d8:	b.eq	40160c <printf@plt+0xbc>  // b.none
  4015dc:	stp	x29, x30, [sp, #-32]!
  4015e0:	mov	x29, sp
  4015e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4015e8:	ldr	x0, [x0, #944]
  4015ec:	str	x0, [sp, #24]
  4015f0:	mov	x1, x0
  4015f4:	cbz	x1, 401604 <printf@plt+0xb4>
  4015f8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4015fc:	add	x0, x0, #0x1b0
  401600:	blr	x1
  401604:	ldp	x29, x30, [sp], #32
  401608:	ret
  40160c:	ret
  401610:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401614:	add	x0, x0, #0x1b0
  401618:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40161c:	add	x1, x1, #0x1b0
  401620:	sub	x0, x0, x1
  401624:	lsr	x1, x0, #63
  401628:	add	x0, x1, x0, asr #3
  40162c:	cmp	xzr, x0, asr #1
  401630:	b.eq	401668 <printf@plt+0x118>  // b.none
  401634:	stp	x29, x30, [sp, #-32]!
  401638:	mov	x29, sp
  40163c:	asr	x1, x0, #1
  401640:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401644:	ldr	x0, [x0, #952]
  401648:	str	x0, [sp, #24]
  40164c:	mov	x2, x0
  401650:	cbz	x2, 401660 <printf@plt+0x110>
  401654:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401658:	add	x0, x0, #0x1b0
  40165c:	blr	x2
  401660:	ldp	x29, x30, [sp], #32
  401664:	ret
  401668:	ret
  40166c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401670:	ldrb	w0, [x0, #456]
  401674:	cbnz	w0, 401698 <printf@plt+0x148>
  401678:	stp	x29, x30, [sp, #-16]!
  40167c:	mov	x29, sp
  401680:	bl	4015c4 <printf@plt+0x74>
  401684:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401688:	mov	w1, #0x1                   	// #1
  40168c:	strb	w1, [x0, #456]
  401690:	ldp	x29, x30, [sp], #16
  401694:	ret
  401698:	ret
  40169c:	stp	x29, x30, [sp, #-16]!
  4016a0:	mov	x29, sp
  4016a4:	bl	401610 <printf@plt+0xc0>
  4016a8:	ldp	x29, x30, [sp], #16
  4016ac:	ret
  4016b0:	stp	x29, x30, [sp, #-16]!
  4016b4:	mov	x29, sp
  4016b8:	str	x1, [x0]
  4016bc:	str	wzr, [x0, #8]
  4016c0:	add	x0, x0, #0x10
  4016c4:	bl	410880 <_ZdlPvm@@Base+0x140>
  4016c8:	ldp	x29, x30, [sp], #16
  4016cc:	ret
  4016d0:	stp	x29, x30, [sp, #-32]!
  4016d4:	mov	x29, sp
  4016d8:	stp	x19, x20, [sp, #16]
  4016dc:	mov	x19, x0
  4016e0:	ands	w20, w1, #0xff
  4016e4:	b.eq	401720 <printf@plt+0x1d0>  // b.none
  4016e8:	ldr	w1, [x0, #24]
  4016ec:	ldr	w0, [x0, #28]
  4016f0:	cmp	w1, w0
  4016f4:	b.ge	40175c <printf@plt+0x20c>  // b.tcont
  4016f8:	ldr	x2, [x19, #16]
  4016fc:	ldr	w0, [x19, #24]
  401700:	add	w3, w0, #0x1
  401704:	str	w3, [x19, #24]
  401708:	strb	w20, [x2, w0, sxtw]
  40170c:	cmp	w20, #0xa
  401710:	b.eq	401768 <printf@plt+0x218>  // b.none
  401714:	ldp	x19, x20, [sp, #16]
  401718:	ldp	x29, x30, [sp], #32
  40171c:	ret
  401720:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401724:	add	x1, x1, #0x3c0
  401728:	mov	w0, #0x32                  	// #50
  40172c:	bl	40eb6c <printf@plt+0xd61c>
  401730:	ldr	w0, [x19, #24]
  401734:	ldr	w1, [x19, #28]
  401738:	cmp	w0, w1
  40173c:	b.ge	401754 <printf@plt+0x204>  // b.tcont
  401740:	ldr	x1, [x19, #16]
  401744:	add	w2, w0, #0x1
  401748:	str	w2, [x19, #24]
  40174c:	strb	wzr, [x1, w0, sxtw]
  401750:	b	401714 <printf@plt+0x1c4>
  401754:	add	x0, x19, #0x10
  401758:	b	401760 <printf@plt+0x210>
  40175c:	add	x0, x19, #0x10
  401760:	bl	410b88 <_ZdlPvm@@Base+0x448>
  401764:	b	4016f8 <printf@plt+0x1a8>
  401768:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40176c:	ldr	w0, [x1, #252]
  401770:	sub	w0, w0, #0x1
  401774:	str	w0, [x1, #252]
  401778:	b	401714 <printf@plt+0x1c4>
  40177c:	stp	x29, x30, [sp, #-64]!
  401780:	mov	x29, sp
  401784:	stp	x19, x20, [sp, #16]
  401788:	stp	x21, x22, [sp, #32]
  40178c:	mov	x19, x0
  401790:	ldr	w1, [x0, #24]
  401794:	cbnz	w1, 4017ec <printf@plt+0x29c>
  401798:	str	x23, [sp, #48]
  40179c:	mov	w22, #0x1                   	// #1
  4017a0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4017a4:	add	x21, x1, #0x70
  4017a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4017ac:	add	x23, x0, #0x400
  4017b0:	ldr	w1, [x19, #8]
  4017b4:	sub	w0, w1, #0x9
  4017b8:	cmp	w1, #0x5
  4017bc:	b.eq	401ad0 <printf@plt+0x580>  // b.none
  4017c0:	b.hi	401884 <printf@plt+0x334>  // b.pmore
  4017c4:	cmp	w1, #0x2
  4017c8:	b.eq	401aa8 <printf@plt+0x558>  // b.none
  4017cc:	b.ls	401838 <printf@plt+0x2e8>  // b.plast
  4017d0:	cmp	w1, #0x3
  4017d4:	b.eq	401abc <printf@plt+0x56c>  // b.none
  4017d8:	mov	w0, #0x1                   	// #1
  4017dc:	str	w0, [x19, #8]
  4017e0:	mov	w20, #0x45                  	// #69
  4017e4:	ldr	x23, [sp, #48]
  4017e8:	b	4018a0 <printf@plt+0x350>
  4017ec:	subs	w21, w1, #0x1
  4017f0:	b.mi	401824 <printf@plt+0x2d4>  // b.first
  4017f4:	ldr	x0, [x19, #16]
  4017f8:	ldrb	w20, [x0, w21, sxtw]
  4017fc:	mov	w1, w21
  401800:	add	x0, x19, #0x10
  401804:	bl	410f94 <_ZdlPvm@@Base+0x854>
  401808:	cmp	w20, #0xa
  40180c:	b.ne	4018a0 <printf@plt+0x350>  // b.any
  401810:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401814:	ldr	w0, [x1, #252]
  401818:	add	w0, w0, #0x1
  40181c:	str	w0, [x1, #252]
  401820:	b	4018a0 <printf@plt+0x350>
  401824:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401828:	add	x1, x1, #0x3e0
  40182c:	mov	w0, #0x62                  	// #98
  401830:	bl	40eb6c <printf@plt+0xd61c>
  401834:	b	4017f4 <printf@plt+0x2a4>
  401838:	cbz	w1, 4018d8 <printf@plt+0x388>
  40183c:	cmp	w1, #0x1
  401840:	b.ne	4017b8 <printf@plt+0x268>  // b.any
  401844:	ldr	x0, [x19]
  401848:	bl	4013b0 <getc@plt>
  40184c:	mov	w20, w0
  401850:	cmp	w0, #0x5c
  401854:	b.eq	401a18 <printf@plt+0x4c8>  // b.none
  401858:	cmn	w20, #0x1
  40185c:	b.eq	401a7c <printf@plt+0x52c>  // b.none
  401860:	cmp	w20, #0xa
  401864:	b.eq	401a8c <printf@plt+0x53c>  // b.none
  401868:	cbnz	w20, 401b14 <printf@plt+0x5c4>
  40186c:	mov	x3, x21
  401870:	mov	x2, x21
  401874:	mov	x1, x21
  401878:	mov	x0, x23
  40187c:	bl	40f540 <printf@plt+0xdff0>
  401880:	b	4017b0 <printf@plt+0x260>
  401884:	cmp	w1, #0x8
  401888:	b.eq	401af8 <printf@plt+0x5a8>  // b.none
  40188c:	b.ls	4018b4 <printf@plt+0x364>  // b.plast
  401890:	cmp	w0, #0x1
  401894:	b.hi	4017b8 <printf@plt+0x268>  // b.pmore
  401898:	mov	w20, #0xffffffff            	// #-1
  40189c:	ldr	x23, [sp, #48]
  4018a0:	mov	w0, w20
  4018a4:	ldp	x19, x20, [sp, #16]
  4018a8:	ldp	x21, x22, [sp, #32]
  4018ac:	ldp	x29, x30, [sp], #64
  4018b0:	ret
  4018b4:	cmp	w1, #0x6
  4018b8:	b.eq	401ae4 <printf@plt+0x594>  // b.none
  4018bc:	cmp	w1, #0x7
  4018c0:	b.ne	4017b8 <printf@plt+0x268>  // b.any
  4018c4:	mov	w0, #0x8                   	// #8
  4018c8:	str	w0, [x19, #8]
  4018cc:	mov	w20, #0x33                  	// #51
  4018d0:	ldr	x23, [sp, #48]
  4018d4:	b	4018a0 <printf@plt+0x350>
  4018d8:	ldr	x0, [x19]
  4018dc:	bl	4013b0 <getc@plt>
  4018e0:	mov	w20, w0
  4018e4:	cmp	w0, #0x2e
  4018e8:	b.eq	40191c <printf@plt+0x3cc>  // b.none
  4018ec:	cmn	w0, #0x1
  4018f0:	b.eq	4019f0 <printf@plt+0x4a0>  // b.none
  4018f4:	cmp	w0, #0xa
  4018f8:	b.eq	401a00 <printf@plt+0x4b0>  // b.none
  4018fc:	str	w22, [x19, #8]
  401900:	cbnz	w0, 401b0c <printf@plt+0x5bc>
  401904:	mov	x3, x21
  401908:	mov	x2, x21
  40190c:	mov	x1, x21
  401910:	mov	x0, x23
  401914:	bl	40f540 <printf@plt+0xdff0>
  401918:	b	4017b0 <printf@plt+0x260>
  40191c:	ldr	x0, [x19]
  401920:	bl	4013b0 <getc@plt>
  401924:	cmp	w0, #0x54
  401928:	b.eq	401944 <printf@plt+0x3f4>  // b.none
  40192c:	cmn	w0, #0x1
  401930:	b.ne	4019e4 <printf@plt+0x494>  // b.any
  401934:	mov	w0, #0x1                   	// #1
  401938:	str	w0, [x19, #8]
  40193c:	ldr	x23, [sp, #48]
  401940:	b	4018a0 <printf@plt+0x350>
  401944:	ldr	x0, [x19]
  401948:	bl	4013b0 <getc@plt>
  40194c:	cmp	w0, #0x45
  401950:	b.ne	4019c0 <printf@plt+0x470>  // b.any
  401954:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401958:	ldr	w0, [x0, #464]
  40195c:	cbnz	w0, 401988 <printf@plt+0x438>
  401960:	ldr	x0, [x19]
  401964:	bl	4013b0 <getc@plt>
  401968:	mov	w21, w0
  40196c:	cmn	w0, #0x1
  401970:	b.ne	40199c <printf@plt+0x44c>  // b.any
  401974:	mov	w0, #0x9                   	// #9
  401978:	str	w0, [x19, #8]
  40197c:	mov	w20, #0xffffffff            	// #-1
  401980:	ldr	x23, [sp, #48]
  401984:	b	4018a0 <printf@plt+0x350>
  401988:	mov	w0, #0x9                   	// #9
  40198c:	str	w0, [x19, #8]
  401990:	mov	w20, #0xffffffff            	// #-1
  401994:	ldr	x23, [sp, #48]
  401998:	b	4018a0 <printf@plt+0x350>
  40199c:	ldr	x1, [x19]
  4019a0:	bl	4012d0 <ungetc@plt>
  4019a4:	cmp	w21, #0x20
  4019a8:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  4019ac:	b.eq	401974 <printf@plt+0x424>  // b.none
  4019b0:	mov	w0, #0x3                   	// #3
  4019b4:	str	w0, [x19, #8]
  4019b8:	ldr	x23, [sp, #48]
  4019bc:	b	4018a0 <printf@plt+0x350>
  4019c0:	cmn	w0, #0x1
  4019c4:	b.ne	4019d8 <printf@plt+0x488>  // b.any
  4019c8:	mov	w0, #0x2                   	// #2
  4019cc:	str	w0, [x19, #8]
  4019d0:	ldr	x23, [sp, #48]
  4019d4:	b	4018a0 <printf@plt+0x350>
  4019d8:	ldr	x1, [x19]
  4019dc:	bl	4012d0 <ungetc@plt>
  4019e0:	b	4019c8 <printf@plt+0x478>
  4019e4:	ldr	x1, [x19]
  4019e8:	bl	4012d0 <ungetc@plt>
  4019ec:	b	401934 <printf@plt+0x3e4>
  4019f0:	mov	w0, #0xa                   	// #10
  4019f4:	str	w0, [x19, #8]
  4019f8:	ldr	x23, [sp, #48]
  4019fc:	b	4018a0 <printf@plt+0x350>
  401a00:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401a04:	ldr	w0, [x1, #252]
  401a08:	add	w0, w0, #0x1
  401a0c:	str	w0, [x1, #252]
  401a10:	ldr	x23, [sp, #48]
  401a14:	b	4018a0 <printf@plt+0x350>
  401a18:	ldr	x0, [x19]
  401a1c:	bl	4013b0 <getc@plt>
  401a20:	cmp	w0, #0xa
  401a24:	b.eq	401a40 <printf@plt+0x4f0>  // b.none
  401a28:	cmp	w0, #0x61
  401a2c:	b.eq	401a50 <printf@plt+0x500>  // b.none
  401a30:	cmn	w0, #0x1
  401a34:	b.ne	401a5c <printf@plt+0x50c>  // b.any
  401a38:	ldr	x23, [sp, #48]
  401a3c:	b	4018a0 <printf@plt+0x350>
  401a40:	ldr	x0, [x19]
  401a44:	bl	4013b0 <getc@plt>
  401a48:	mov	w20, w0
  401a4c:	b	401858 <printf@plt+0x308>
  401a50:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	w1, [x1, #464]
  401a58:	cbnz	w1, 401a6c <printf@plt+0x51c>
  401a5c:	ldr	x1, [x19]
  401a60:	bl	4012d0 <ungetc@plt>
  401a64:	ldr	x23, [sp, #48]
  401a68:	b	4018a0 <printf@plt+0x350>
  401a6c:	mov	w0, #0x5                   	// #5
  401a70:	str	w0, [x19, #8]
  401a74:	ldr	x23, [sp, #48]
  401a78:	b	4018a0 <printf@plt+0x350>
  401a7c:	mov	w0, #0xa                   	// #10
  401a80:	str	w0, [x19, #8]
  401a84:	ldr	x23, [sp, #48]
  401a88:	b	4018a0 <printf@plt+0x350>
  401a8c:	str	wzr, [x19, #8]
  401a90:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401a94:	ldr	w0, [x1, #252]
  401a98:	add	w0, w0, #0x1
  401a9c:	str	w0, [x1, #252]
  401aa0:	ldr	x23, [sp, #48]
  401aa4:	b	4018a0 <printf@plt+0x350>
  401aa8:	mov	w0, #0x1                   	// #1
  401aac:	str	w0, [x19, #8]
  401ab0:	mov	w20, #0x54                  	// #84
  401ab4:	ldr	x23, [sp, #48]
  401ab8:	b	4018a0 <printf@plt+0x350>
  401abc:	mov	w0, #0x4                   	// #4
  401ac0:	str	w0, [x19, #8]
  401ac4:	mov	w20, #0x54                  	// #84
  401ac8:	ldr	x23, [sp, #48]
  401acc:	b	4018a0 <printf@plt+0x350>
  401ad0:	mov	w0, #0x6                   	// #6
  401ad4:	str	w0, [x19, #8]
  401ad8:	mov	w20, #0x2a                  	// #42
  401adc:	ldr	x23, [sp, #48]
  401ae0:	b	4018a0 <printf@plt+0x350>
  401ae4:	mov	w0, #0x7                   	// #7
  401ae8:	str	w0, [x19, #8]
  401aec:	mov	w20, #0x28                  	// #40
  401af0:	ldr	x23, [sp, #48]
  401af4:	b	4018a0 <printf@plt+0x350>
  401af8:	mov	w0, #0x1                   	// #1
  401afc:	str	w0, [x19, #8]
  401b00:	mov	w20, #0x61                  	// #97
  401b04:	ldr	x23, [sp, #48]
  401b08:	b	4018a0 <printf@plt+0x350>
  401b0c:	ldr	x23, [sp, #48]
  401b10:	b	4018a0 <printf@plt+0x350>
  401b14:	ldr	x23, [sp, #48]
  401b18:	b	4018a0 <printf@plt+0x350>
  401b1c:	str	wzr, [x0]
  401b20:	str	wzr, [x0, #4]
  401b24:	mov	w1, #0x9                   	// #9
  401b28:	strb	w1, [x0, #10]
  401b2c:	mov	w1, #0x2e                  	// #46
  401b30:	strb	w1, [x0, #11]
  401b34:	strb	wzr, [x0, #9]
  401b38:	strb	wzr, [x0, #8]
  401b3c:	ret
  401b40:	ldrb	w3, [x0]
  401b44:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  401b48:	add	x2, x2, #0x458
  401b4c:	ldrb	w5, [x1]
  401b50:	ldrb	w4, [x2, w3, sxtw]
  401b54:	ldrb	w2, [x2, w5, sxtw]
  401b58:	cmp	w4, w2
  401b5c:	b.ne	401b94 <printf@plt+0x644>  // b.any
  401b60:	mov	x2, #0x1                   	// #1
  401b64:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  401b68:	add	x4, x4, #0x458
  401b6c:	cbz	w3, 401b9c <printf@plt+0x64c>
  401b70:	ldrb	w3, [x0, x2]
  401b74:	ldrb	w5, [x1, x2]
  401b78:	ldrb	w5, [x4, w5, sxtw]
  401b7c:	add	x2, x2, #0x1
  401b80:	ldrb	w6, [x4, w3, sxtw]
  401b84:	cmp	w6, w5
  401b88:	b.eq	401b6c <printf@plt+0x61c>  // b.none
  401b8c:	mov	w0, #0x0                   	// #0
  401b90:	b	401ba0 <printf@plt+0x650>
  401b94:	mov	w0, #0x0                   	// #0
  401b98:	b	401ba0 <printf@plt+0x650>
  401b9c:	mov	w0, #0x1                   	// #1
  401ba0:	ret
  401ba4:	stp	x29, x30, [sp, #-128]!
  401ba8:	mov	x29, sp
  401bac:	stp	x19, x20, [sp, #16]
  401bb0:	stp	x21, x22, [sp, #32]
  401bb4:	stp	x23, x24, [sp, #48]
  401bb8:	stp	x25, x26, [sp, #64]
  401bbc:	mov	x20, x0
  401bc0:	mov	x0, #0xc                   	// #12
  401bc4:	bl	4106d0 <_Znwm@@Base>
  401bc8:	mov	x21, x0
  401bcc:	bl	401b1c <printf@plt+0x5cc>
  401bd0:	add	x0, sp, #0x50
  401bd4:	bl	410880 <_ZdlPvm@@Base+0x140>
  401bd8:	mov	w22, #0x0                   	// #0
  401bdc:	b	401c34 <printf@plt+0x6e4>
  401be0:	cmn	w0, #0x1
  401be4:	b.eq	401c40 <printf@plt+0x6f0>  // b.none
  401be8:	cmp	w0, #0xa
  401bec:	b.eq	401c94 <printf@plt+0x744>  // b.none
  401bf0:	cmp	w0, #0x28
  401bf4:	b.eq	401cf4 <printf@plt+0x7a4>  // b.none
  401bf8:	cmp	w0, #0x29
  401bfc:	b.eq	401cfc <printf@plt+0x7ac>  // b.none
  401c00:	cmp	w0, #0x3b
  401c04:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  401c08:	b.eq	401d04 <printf@plt+0x7b4>  // b.none
  401c0c:	and	w19, w0, #0xff
  401c10:	ldr	w1, [sp, #92]
  401c14:	ldr	w0, [sp, #88]
  401c18:	cmp	w1, w0
  401c1c:	b.le	401d58 <printf@plt+0x808>
  401c20:	ldr	w1, [sp, #88]
  401c24:	add	w2, w1, #0x1
  401c28:	str	w2, [sp, #88]
  401c2c:	ldr	x2, [sp, #80]
  401c30:	strb	w19, [x2, w1, sxtw]
  401c34:	mov	x0, x20
  401c38:	bl	40177c <printf@plt+0x22c>
  401c3c:	b	401be0 <printf@plt+0x690>
  401c40:	ldr	w19, [sp, #88]
  401c44:	sxtw	x22, w19
  401c48:	sub	x22, x22, #0x1
  401c4c:	adrp	x23, 411000 <_ZdlPvm@@Base+0x8c0>
  401c50:	add	x23, x23, #0x3e0
  401c54:	mov	w24, #0x62                  	// #98
  401c58:	b	401c70 <printf@plt+0x720>
  401c5c:	ldr	x0, [sp, #80]
  401c60:	ldrb	w1, [x0, x22]
  401c64:	mov	x0, x20
  401c68:	bl	4016d0 <printf@plt+0x180>
  401c6c:	sub	x22, x22, #0x1
  401c70:	subs	w19, w19, #0x1
  401c74:	b.mi	402404 <printf@plt+0xeb4>  // b.first
  401c78:	ldr	w0, [sp, #88]
  401c7c:	cmp	w0, w19
  401c80:	b.gt	401c5c <printf@plt+0x70c>
  401c84:	mov	x1, x23
  401c88:	mov	w0, w24
  401c8c:	bl	40eb6c <printf@plt+0xd61c>
  401c90:	b	401c5c <printf@plt+0x70c>
  401c94:	mov	w1, #0xa                   	// #10
  401c98:	mov	x0, x20
  401c9c:	bl	4016d0 <printf@plt+0x180>
  401ca0:	ldr	w19, [sp, #88]
  401ca4:	sxtw	x22, w19
  401ca8:	sub	x22, x22, #0x1
  401cac:	adrp	x23, 411000 <_ZdlPvm@@Base+0x8c0>
  401cb0:	add	x23, x23, #0x3e0
  401cb4:	mov	w24, #0x62                  	// #98
  401cb8:	b	401cd0 <printf@plt+0x780>
  401cbc:	ldr	x0, [sp, #80]
  401cc0:	ldrb	w1, [x0, x22]
  401cc4:	mov	x0, x20
  401cc8:	bl	4016d0 <printf@plt+0x180>
  401ccc:	sub	x22, x22, #0x1
  401cd0:	subs	w19, w19, #0x1
  401cd4:	b.mi	402404 <printf@plt+0xeb4>  // b.first
  401cd8:	ldr	w0, [sp, #88]
  401cdc:	cmp	w0, w19
  401ce0:	b.gt	401cbc <printf@plt+0x76c>
  401ce4:	mov	x1, x23
  401ce8:	mov	w0, w24
  401cec:	bl	40eb6c <printf@plt+0xd61c>
  401cf0:	b	401cbc <printf@plt+0x76c>
  401cf4:	add	w22, w22, #0x1
  401cf8:	b	401c0c <printf@plt+0x6bc>
  401cfc:	sub	w22, w22, #0x1
  401d00:	b	401c0c <printf@plt+0x6bc>
  401d04:	ldr	w1, [sp, #92]
  401d08:	ldr	w0, [sp, #88]
  401d0c:	cmp	w1, w0
  401d10:	b.le	401d4c <printf@plt+0x7fc>
  401d14:	ldr	w0, [sp, #88]
  401d18:	add	w1, w0, #0x1
  401d1c:	str	w1, [sp, #88]
  401d20:	ldr	x1, [sp, #80]
  401d24:	strb	wzr, [x1, w0, sxtw]
  401d28:	ldr	w0, [sp, #88]
  401d2c:	cbz	w0, 402404 <printf@plt+0xeb4>
  401d30:	cmp	w0, #0x0
  401d34:	b.gt	401d64 <printf@plt+0x814>
  401d38:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401d3c:	add	x1, x1, #0x3e0
  401d40:	mov	w0, #0x62                  	// #98
  401d44:	bl	40eb6c <printf@plt+0xd61c>
  401d48:	b	401d64 <printf@plt+0x814>
  401d4c:	add	x0, sp, #0x50
  401d50:	bl	410b88 <_ZdlPvm@@Base+0x448>
  401d54:	b	401d14 <printf@plt+0x7c4>
  401d58:	add	x0, sp, #0x50
  401d5c:	bl	410b88 <_ZdlPvm@@Base+0x448>
  401d60:	b	401c20 <printf@plt+0x6d0>
  401d64:	ldr	x23, [sp, #80]
  401d68:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  401d6c:	add	x20, x20, #0xf68
  401d70:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  401d74:	add	x22, x22, #0x968
  401d78:	adrp	x24, 411000 <_ZdlPvm@@Base+0x8c0>
  401d7c:	add	x24, x24, #0x848
  401d80:	b	401dc8 <printf@plt+0x878>
  401d84:	mov	x23, x19
  401d88:	b	401dc8 <printf@plt+0x878>
  401d8c:	mov	x23, x25
  401d90:	b	401dc8 <printf@plt+0x878>
  401d94:	mov	x23, x19
  401d98:	b	401dc8 <printf@plt+0x878>
  401d9c:	mov	x23, x19
  401da0:	b	401dc8 <printf@plt+0x878>
  401da4:	mov	x23, x19
  401da8:	b	401dc8 <printf@plt+0x878>
  401dac:	mov	x23, x19
  401db0:	b	401dc8 <printf@plt+0x878>
  401db4:	mov	x23, x19
  401db8:	b	401dc8 <printf@plt+0x878>
  401dbc:	mov	x23, x19
  401dc0:	b	401dc8 <printf@plt+0x878>
  401dc4:	add	x23, x23, #0x1
  401dc8:	ldrb	w1, [x23]
  401dcc:	ldrb	w0, [x20, w1, sxtw]
  401dd0:	cmp	w0, #0x0
  401dd4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  401dd8:	b.ne	401dc4 <printf@plt+0x874>  // b.any
  401ddc:	cbz	w1, 402404 <printf@plt+0xeb4>
  401de0:	cbz	w0, 401ea0 <printf@plt+0x950>
  401de4:	mov	x19, x23
  401de8:	ldrb	w1, [x19, #1]!
  401dec:	ldrb	w0, [x20, w1, sxtw]
  401df0:	cbnz	w0, 401de8 <printf@plt+0x898>
  401df4:	cmp	w1, #0x28
  401df8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401dfc:	b.ne	401ea8 <printf@plt+0x958>  // b.any
  401e00:	ldrb	w0, [x19]
  401e04:	ldrb	w1, [x22, w0, sxtw]
  401e08:	cbz	w1, 401e18 <printf@plt+0x8c8>
  401e0c:	ldrb	w0, [x19, #1]!
  401e10:	ldrb	w1, [x22, w0, sxtw]
  401e14:	cbnz	w1, 401e0c <printf@plt+0x8bc>
  401e18:	cmp	w0, #0x28
  401e1c:	b.eq	401eb0 <printf@plt+0x960>  // b.none
  401e20:	ldrb	w0, [x23]
  401e24:	cbz	w0, 401dbc <printf@plt+0x86c>
  401e28:	mov	x1, x24
  401e2c:	mov	x0, x23
  401e30:	bl	401b40 <printf@plt+0x5f0>
  401e34:	cbnz	w0, 401f44 <printf@plt+0x9f4>
  401e38:	mov	x26, #0x0                   	// #0
  401e3c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401e40:	add	x1, x1, #0x4b0
  401e44:	mov	x0, x23
  401e48:	bl	401b40 <printf@plt+0x5f0>
  401e4c:	cbz	w0, 401ff8 <printf@plt+0xaa8>
  401e50:	cbz	x26, 401fa0 <printf@plt+0xa50>
  401e54:	add	x2, x21, #0x4
  401e58:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401e5c:	add	x1, x1, #0x4f8
  401e60:	mov	x0, x26
  401e64:	bl	4013f0 <__isoc99_sscanf@plt>
  401e68:	cmp	w0, #0x1
  401e6c:	b.ne	401fc0 <printf@plt+0xa70>  // b.any
  401e70:	ldr	w0, [x21, #4]
  401e74:	mov	x23, x19
  401e78:	cmp	w0, #0x0
  401e7c:	b.gt	401dc8 <printf@plt+0x878>
  401e80:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401e84:	add	x1, x1, #0x70
  401e88:	mov	x3, x1
  401e8c:	mov	x2, x1
  401e90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401e94:	add	x0, x0, #0x518
  401e98:	bl	40f540 <printf@plt+0xdff0>
  401e9c:	b	401ff0 <printf@plt+0xaa0>
  401ea0:	mov	x19, x23
  401ea4:	b	401df4 <printf@plt+0x8a4>
  401ea8:	strb	wzr, [x19], #1
  401eac:	b	401e00 <printf@plt+0x8b0>
  401eb0:	mov	x26, x19
  401eb4:	strb	wzr, [x26], #1
  401eb8:	ldrb	w0, [x19, #1]
  401ebc:	cmp	w0, #0x29
  401ec0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401ec4:	b.eq	401f10 <printf@plt+0x9c0>  // b.none
  401ec8:	mov	x25, x26
  401ecc:	ldrb	w0, [x25, #1]!
  401ed0:	cmp	w0, #0x29
  401ed4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401ed8:	b.ne	401ecc <printf@plt+0x97c>  // b.any
  401edc:	cbz	w0, 401f18 <printf@plt+0x9c8>
  401ee0:	strb	wzr, [x25], #1
  401ee4:	ldrb	w0, [x23]
  401ee8:	cbnz	w0, 4023ec <printf@plt+0xe9c>
  401eec:	mov	x23, x25
  401ef0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401ef4:	add	x1, x1, #0x70
  401ef8:	mov	x3, x1
  401efc:	mov	x2, x1
  401f00:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401f04:	add	x0, x0, #0x430
  401f08:	bl	40f540 <printf@plt+0xdff0>
  401f0c:	b	401dc8 <printf@plt+0x878>
  401f10:	mov	x25, x26
  401f14:	b	401edc <printf@plt+0x98c>
  401f18:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401f1c:	add	x1, x1, #0x70
  401f20:	mov	x3, x1
  401f24:	mov	x2, x1
  401f28:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401f2c:	add	x0, x0, #0x420
  401f30:	bl	40f540 <printf@plt+0xdff0>
  401f34:	ldrb	w0, [x23]
  401f38:	cbnz	w0, 4023ec <printf@plt+0xe9c>
  401f3c:	mov	x23, x25
  401f40:	b	401ef0 <printf@plt+0x9a0>
  401f44:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401f48:	add	x1, x1, #0x70
  401f4c:	mov	x3, x1
  401f50:	mov	x2, x1
  401f54:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401f58:	add	x0, x0, #0x448
  401f5c:	bl	40f540 <printf@plt+0xdff0>
  401f60:	b	401d84 <printf@plt+0x834>
  401f64:	ldrb	w0, [x19, #1]
  401f68:	cbz	w0, 401f74 <printf@plt+0xa24>
  401f6c:	ldrb	w1, [x19, #2]
  401f70:	cbz	w1, 401f94 <printf@plt+0xa44>
  401f74:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401f78:	add	x1, x1, #0x70
  401f7c:	mov	x3, x1
  401f80:	mov	x2, x1
  401f84:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401f88:	add	x0, x0, #0x478
  401f8c:	bl	40f540 <printf@plt+0xdff0>
  401f90:	b	401d8c <printf@plt+0x83c>
  401f94:	strb	w0, [x21, #10]
  401f98:	mov	x23, x25
  401f9c:	b	401dc8 <printf@plt+0x878>
  401fa0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401fa4:	add	x1, x1, #0x70
  401fa8:	mov	x3, x1
  401fac:	mov	x2, x1
  401fb0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401fb4:	add	x0, x0, #0x4c0
  401fb8:	bl	40f540 <printf@plt+0xdff0>
  401fbc:	b	401d94 <printf@plt+0x844>
  401fc0:	mov	x1, x26
  401fc4:	add	x0, sp, #0x60
  401fc8:	bl	40f08c <printf@plt+0xdb3c>
  401fcc:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  401fd0:	add	x2, x2, #0x70
  401fd4:	mov	x3, x2
  401fd8:	add	x1, sp, #0x60
  401fdc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  401fe0:	add	x0, x0, #0x500
  401fe4:	bl	40f540 <printf@plt+0xdff0>
  401fe8:	mov	x23, x19
  401fec:	b	401dc8 <printf@plt+0x878>
  401ff0:	str	wzr, [x21, #4]
  401ff4:	b	401dc8 <printf@plt+0x878>
  401ff8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  401ffc:	add	x1, x1, #0x538
  402000:	mov	x0, x23
  402004:	bl	401b40 <printf@plt+0x5f0>
  402008:	cbz	w0, 40207c <printf@plt+0xb2c>
  40200c:	cbz	x26, 402048 <printf@plt+0xaf8>
  402010:	ldrb	w0, [x26]
  402014:	cbz	w0, 402028 <printf@plt+0xad8>
  402018:	ldrb	w1, [x26, #1]
  40201c:	cbz	w1, 402028 <printf@plt+0xad8>
  402020:	ldrb	w1, [x26, #2]
  402024:	cbz	w1, 402068 <printf@plt+0xb18>
  402028:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40202c:	add	x1, x1, #0x70
  402030:	mov	x3, x1
  402034:	mov	x2, x1
  402038:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  40203c:	add	x0, x0, #0x570
  402040:	bl	40f540 <printf@plt+0xdff0>
  402044:	b	401da4 <printf@plt+0x854>
  402048:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40204c:	add	x1, x1, #0x70
  402050:	mov	x3, x1
  402054:	mov	x2, x1
  402058:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  40205c:	add	x0, x0, #0x540
  402060:	bl	40f540 <printf@plt+0xdff0>
  402064:	b	401d9c <printf@plt+0x84c>
  402068:	strb	w0, [x21, #8]
  40206c:	ldrb	w0, [x26, #1]
  402070:	strb	w0, [x21, #9]
  402074:	mov	x23, x19
  402078:	b	401dc8 <printf@plt+0x878>
  40207c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402080:	add	x1, x1, #0x5a8
  402084:	mov	x0, x23
  402088:	bl	401b40 <printf@plt+0x5f0>
  40208c:	cbz	w0, 4020b4 <printf@plt+0xb64>
  402090:	cbz	x26, 402100 <printf@plt+0xbb0>
  402094:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402098:	add	x1, x1, #0x70
  40209c:	mov	x3, x1
  4020a0:	mov	x2, x1
  4020a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4020a8:	add	x0, x0, #0x5c0
  4020ac:	bl	40f540 <printf@plt+0xdff0>
  4020b0:	b	402100 <printf@plt+0xbb0>
  4020b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4020b8:	add	x1, x1, #0x5b0
  4020bc:	mov	x0, x23
  4020c0:	bl	401b40 <printf@plt+0x5f0>
  4020c4:	cbnz	w0, 402090 <printf@plt+0xb40>
  4020c8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4020cc:	add	x1, x1, #0x5b8
  4020d0:	mov	x0, x23
  4020d4:	bl	401b40 <printf@plt+0x5f0>
  4020d8:	cbz	w0, 402128 <printf@plt+0xbd8>
  4020dc:	cbz	x26, 402114 <printf@plt+0xbc4>
  4020e0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4020e4:	add	x1, x1, #0x70
  4020e8:	mov	x3, x1
  4020ec:	mov	x2, x1
  4020f0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4020f4:	add	x0, x0, #0x5f0
  4020f8:	bl	40f540 <printf@plt+0xdff0>
  4020fc:	b	402114 <printf@plt+0xbc4>
  402100:	ldr	w0, [x21]
  402104:	orr	w0, w0, #0x1
  402108:	str	w0, [x21]
  40210c:	mov	x23, x19
  402110:	b	401dc8 <printf@plt+0x878>
  402114:	ldr	w0, [x21]
  402118:	orr	w0, w0, #0x2
  40211c:	str	w0, [x21]
  402120:	mov	x23, x19
  402124:	b	401dc8 <printf@plt+0x878>
  402128:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40212c:	add	x1, x1, #0x620
  402130:	mov	x0, x23
  402134:	bl	401b40 <printf@plt+0x5f0>
  402138:	cbz	w0, 402160 <printf@plt+0xc10>
  40213c:	cbz	x26, 4021ac <printf@plt+0xc5c>
  402140:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402144:	add	x1, x1, #0x70
  402148:	mov	x3, x1
  40214c:	mov	x2, x1
  402150:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  402154:	add	x0, x0, #0x640
  402158:	bl	40f540 <printf@plt+0xdff0>
  40215c:	b	4021ac <printf@plt+0xc5c>
  402160:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402164:	add	x1, x1, #0x628
  402168:	mov	x0, x23
  40216c:	bl	401b40 <printf@plt+0x5f0>
  402170:	cbnz	w0, 40213c <printf@plt+0xbec>
  402174:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402178:	add	x1, x1, #0x630
  40217c:	mov	x0, x23
  402180:	bl	401b40 <printf@plt+0x5f0>
  402184:	cbz	w0, 4021c0 <printf@plt+0xc70>
  402188:	cbz	x26, 40220c <printf@plt+0xcbc>
  40218c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402190:	add	x1, x1, #0x70
  402194:	mov	x3, x1
  402198:	mov	x2, x1
  40219c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4021a0:	add	x0, x0, #0x680
  4021a4:	bl	40f540 <printf@plt+0xdff0>
  4021a8:	b	40220c <printf@plt+0xcbc>
  4021ac:	ldr	w0, [x21]
  4021b0:	orr	w0, w0, #0x4
  4021b4:	str	w0, [x21]
  4021b8:	mov	x23, x19
  4021bc:	b	401dc8 <printf@plt+0x878>
  4021c0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4021c4:	add	x1, x1, #0x668
  4021c8:	mov	x0, x23
  4021cc:	bl	401b40 <printf@plt+0x5f0>
  4021d0:	cbnz	w0, 402188 <printf@plt+0xc38>
  4021d4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4021d8:	add	x1, x1, #0x678
  4021dc:	mov	x0, x23
  4021e0:	bl	401b40 <printf@plt+0x5f0>
  4021e4:	cbz	w0, 402234 <printf@plt+0xce4>
  4021e8:	cbz	x26, 402220 <printf@plt+0xcd0>
  4021ec:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4021f0:	add	x1, x1, #0x70
  4021f4:	mov	x3, x1
  4021f8:	mov	x2, x1
  4021fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  402200:	add	x0, x0, #0x6b0
  402204:	bl	40f540 <printf@plt+0xdff0>
  402208:	b	402220 <printf@plt+0xcd0>
  40220c:	ldr	w0, [x21]
  402210:	orr	w0, w0, #0x10
  402214:	str	w0, [x21]
  402218:	mov	x23, x19
  40221c:	b	401dc8 <printf@plt+0x878>
  402220:	ldr	w0, [x21]
  402224:	orr	w0, w0, #0x8
  402228:	str	w0, [x21]
  40222c:	mov	x23, x19
  402230:	b	401dc8 <printf@plt+0x878>
  402234:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402238:	add	x1, x1, #0x6e0
  40223c:	mov	x0, x23
  402240:	bl	401b40 <printf@plt+0x5f0>
  402244:	cbz	w0, 40227c <printf@plt+0xd2c>
  402248:	cbz	x26, 402268 <printf@plt+0xd18>
  40224c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402250:	add	x1, x1, #0x70
  402254:	mov	x3, x1
  402258:	mov	x2, x1
  40225c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  402260:	add	x0, x0, #0x6e8
  402264:	bl	40f540 <printf@plt+0xdff0>
  402268:	ldr	w0, [x21]
  40226c:	orr	w0, w0, #0x20
  402270:	str	w0, [x21]
  402274:	mov	x23, x19
  402278:	b	401dc8 <printf@plt+0x878>
  40227c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402280:	add	x1, x1, #0x718
  402284:	mov	x0, x23
  402288:	bl	401b40 <printf@plt+0x5f0>
  40228c:	cbz	w0, 4022c4 <printf@plt+0xd74>
  402290:	cbz	x26, 4022b0 <printf@plt+0xd60>
  402294:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402298:	add	x1, x1, #0x70
  40229c:	mov	x3, x1
  4022a0:	mov	x2, x1
  4022a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4022a8:	add	x0, x0, #0x728
  4022ac:	bl	40f540 <printf@plt+0xdff0>
  4022b0:	ldr	w0, [x21]
  4022b4:	orr	w0, w0, #0x40
  4022b8:	str	w0, [x21]
  4022bc:	mov	x23, x19
  4022c0:	b	401dc8 <printf@plt+0x878>
  4022c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4022c8:	add	x1, x1, #0x758
  4022cc:	mov	x0, x23
  4022d0:	bl	401b40 <printf@plt+0x5f0>
  4022d4:	cbz	w0, 40230c <printf@plt+0xdbc>
  4022d8:	cbz	x26, 4022f8 <printf@plt+0xda8>
  4022dc:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4022e0:	add	x1, x1, #0x70
  4022e4:	mov	x3, x1
  4022e8:	mov	x2, x1
  4022ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4022f0:	add	x0, x0, #0x760
  4022f4:	bl	40f540 <printf@plt+0xdff0>
  4022f8:	ldr	w0, [x21]
  4022fc:	orr	w0, w0, #0x80
  402300:	str	w0, [x21]
  402304:	mov	x23, x19
  402308:	b	401dc8 <printf@plt+0x878>
  40230c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402310:	add	x1, x1, #0x790
  402314:	mov	x0, x23
  402318:	bl	401b40 <printf@plt+0x5f0>
  40231c:	cbz	w0, 402380 <printf@plt+0xe30>
  402320:	cbz	x26, 402354 <printf@plt+0xe04>
  402324:	ldrb	w0, [x26]
  402328:	cbz	w0, 402334 <printf@plt+0xde4>
  40232c:	ldrb	w1, [x26, #1]
  402330:	cbz	w1, 402374 <printf@plt+0xe24>
  402334:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402338:	add	x1, x1, #0x70
  40233c:	mov	x3, x1
  402340:	mov	x2, x1
  402344:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  402348:	add	x0, x0, #0x7d8
  40234c:	bl	40f540 <printf@plt+0xdff0>
  402350:	b	401db4 <printf@plt+0x864>
  402354:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  402358:	add	x1, x1, #0x70
  40235c:	mov	x3, x1
  402360:	mov	x2, x1
  402364:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  402368:	add	x0, x0, #0x7a0
  40236c:	bl	40f540 <printf@plt+0xdff0>
  402370:	b	401dac <printf@plt+0x85c>
  402374:	strb	w0, [x21, #11]
  402378:	mov	x23, x19
  40237c:	b	401dc8 <printf@plt+0x878>
  402380:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402384:	add	x1, x1, #0x818
  402388:	mov	x0, x23
  40238c:	bl	401b40 <printf@plt+0x5f0>
  402390:	cbz	w0, 4023a8 <printf@plt+0xe58>
  402394:	ldr	w0, [x21]
  402398:	orr	w0, w0, #0x80000000
  40239c:	str	w0, [x21]
  4023a0:	mov	x23, x19
  4023a4:	b	401dc8 <printf@plt+0x878>
  4023a8:	mov	x1, x23
  4023ac:	add	x0, sp, #0x70
  4023b0:	bl	40f08c <printf@plt+0xdb3c>
  4023b4:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4023b8:	add	x2, x2, #0x70
  4023bc:	mov	x3, x2
  4023c0:	add	x1, sp, #0x70
  4023c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4023c8:	add	x0, x0, #0x828
  4023cc:	bl	40f540 <printf@plt+0xdff0>
  4023d0:	mov	x23, x19
  4023d4:	b	401dc8 <printf@plt+0x878>
  4023d8:	mov	x19, x0
  4023dc:	add	x0, sp, #0x50
  4023e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4023e4:	mov	x0, x19
  4023e8:	bl	4014f0 <_Unwind_Resume@plt>
  4023ec:	mov	x1, x24
  4023f0:	mov	x0, x23
  4023f4:	bl	401b40 <printf@plt+0x5f0>
  4023f8:	cbnz	w0, 401f64 <printf@plt+0xa14>
  4023fc:	mov	x19, x25
  402400:	b	401e3c <printf@plt+0x8ec>
  402404:	add	x0, sp, #0x50
  402408:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40240c:	mov	x0, x21
  402410:	ldp	x19, x20, [sp, #16]
  402414:	ldp	x21, x22, [sp, #32]
  402418:	ldp	x23, x24, [sp, #48]
  40241c:	ldp	x25, x26, [sp, #64]
  402420:	ldp	x29, x30, [sp], #128
  402424:	ret
  402428:	stp	x29, x30, [sp, #-32]!
  40242c:	mov	x29, sp
  402430:	stp	x19, x20, [sp, #16]
  402434:	mov	x19, x0
  402438:	add	x20, x0, #0x8
  40243c:	mov	x0, x20
  402440:	bl	410880 <_ZdlPvm@@Base+0x140>
  402444:	add	x0, x19, #0x18
  402448:	bl	410880 <_ZdlPvm@@Base+0x140>
  40244c:	str	wzr, [x19, #40]
  402450:	strb	wzr, [x19, #44]
  402454:	strb	wzr, [x19, #45]
  402458:	strh	wzr, [x19, #6]
  40245c:	strh	wzr, [x19, #4]
  402460:	strh	wzr, [x19, #2]
  402464:	strh	wzr, [x19]
  402468:	ldp	x19, x20, [sp, #16]
  40246c:	ldp	x29, x30, [sp], #32
  402470:	ret
  402474:	mov	x19, x0
  402478:	mov	x0, x20
  40247c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  402480:	mov	x0, x19
  402484:	bl	4014f0 <_Unwind_Resume@plt>
  402488:	stp	x29, x30, [sp, #-32]!
  40248c:	mov	x29, sp
  402490:	str	x19, [sp, #16]
  402494:	mov	x19, x0
  402498:	add	x0, x0, #0x18
  40249c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4024a0:	add	x0, x19, #0x8
  4024a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4024a8:	ldr	x19, [sp, #16]
  4024ac:	ldp	x29, x30, [sp], #32
  4024b0:	ret
  4024b4:	stp	x29, x30, [sp, #-32]!
  4024b8:	mov	x29, sp
  4024bc:	str	x19, [sp, #16]
  4024c0:	mov	x19, x0
  4024c4:	bl	402428 <printf@plt+0xed8>
  4024c8:	str	wzr, [x19, #48]
  4024cc:	ldr	x19, [sp, #16]
  4024d0:	ldp	x29, x30, [sp], #32
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	mov	x29, sp
  4024e0:	stp	x19, x20, [sp, #16]
  4024e4:	mov	x19, x0
  4024e8:	mov	w20, w1
  4024ec:	bl	402428 <printf@plt+0xed8>
  4024f0:	str	w20, [x19, #48]
  4024f4:	ldp	x19, x20, [sp, #16]
  4024f8:	ldp	x29, x30, [sp], #32
  4024fc:	ret
  402500:	stp	x29, x30, [sp, #-32]!
  402504:	mov	x29, sp
  402508:	stp	x19, x20, [sp, #16]
  40250c:	mov	x19, x0
  402510:	ldr	w0, [x0, #48]
  402514:	cmp	w0, #0x4
  402518:	b.eq	402620 <printf@plt+0x10d0>  // b.none
  40251c:	b.ls	402548 <printf@plt+0xff8>  // b.plast
  402520:	cmp	w0, #0x7
  402524:	b.eq	402648 <printf@plt+0x10f8>  // b.none
  402528:	b.ls	402588 <printf@plt+0x1038>  // b.plast
  40252c:	cmp	w0, #0x8
  402530:	b.ne	40265c <printf@plt+0x110c>  // b.any
  402534:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402538:	ldr	x1, [x0, #448]
  40253c:	mov	w0, #0x3d                  	// #61
  402540:	bl	401300 <putc@plt>
  402544:	b	4025bc <printf@plt+0x106c>
  402548:	cmp	w0, #0x2
  40254c:	b.eq	40260c <printf@plt+0x10bc>  // b.none
  402550:	b.ls	402568 <printf@plt+0x1018>  // b.plast
  402554:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402558:	ldr	x1, [x0, #448]
  40255c:	mov	w0, #0x6e                  	// #110
  402560:	bl	401300 <putc@plt>
  402564:	b	4025bc <printf@plt+0x106c>
  402568:	cbz	w0, 4025ac <printf@plt+0x105c>
  40256c:	cmp	w0, #0x1
  402570:	b.ne	40265c <printf@plt+0x110c>  // b.any
  402574:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402578:	ldr	x1, [x0, #448]
  40257c:	mov	w0, #0x63                  	// #99
  402580:	bl	401300 <putc@plt>
  402584:	b	4025bc <printf@plt+0x106c>
  402588:	cmp	w0, #0x5
  40258c:	b.eq	402634 <printf@plt+0x10e4>  // b.none
  402590:	cmp	w0, #0x6
  402594:	b.ne	40265c <printf@plt+0x110c>  // b.any
  402598:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40259c:	ldr	x1, [x0, #448]
  4025a0:	mov	w0, #0x5e                  	// #94
  4025a4:	bl	401300 <putc@plt>
  4025a8:	b	4025bc <printf@plt+0x106c>
  4025ac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4025b0:	ldr	x1, [x0, #448]
  4025b4:	mov	w0, #0x6c                  	// #108
  4025b8:	bl	401300 <putc@plt>
  4025bc:	ldrsh	w0, [x19, #2]
  4025c0:	cbnz	w0, 402670 <printf@plt+0x1120>
  4025c4:	ldrsh	w0, [x19, #6]
  4025c8:	cbnz	w0, 4026d4 <printf@plt+0x1184>
  4025cc:	ldr	w0, [x19, #16]
  4025d0:	cbnz	w0, 402738 <printf@plt+0x11e8>
  4025d4:	ldr	w0, [x19, #32]
  4025d8:	cbnz	w0, 402764 <printf@plt+0x1214>
  4025dc:	ldr	w0, [x19, #40]
  4025e0:	cmp	w0, #0x1
  4025e4:	b.eq	402790 <printf@plt+0x1240>  // b.none
  4025e8:	cmp	w0, #0x2
  4025ec:	b.eq	4027a4 <printf@plt+0x1254>  // b.none
  4025f0:	ldrb	w0, [x19, #44]
  4025f4:	cbnz	w0, 4027b8 <printf@plt+0x1268>
  4025f8:	ldrb	w0, [x19, #45]
  4025fc:	cbnz	w0, 4027cc <printf@plt+0x127c>
  402600:	ldp	x19, x20, [sp, #16]
  402604:	ldp	x29, x30, [sp], #32
  402608:	ret
  40260c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402610:	ldr	x1, [x0, #448]
  402614:	mov	w0, #0x72                  	// #114
  402618:	bl	401300 <putc@plt>
  40261c:	b	4025bc <printf@plt+0x106c>
  402620:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402624:	ldr	x1, [x0, #448]
  402628:	mov	w0, #0x61                  	// #97
  40262c:	bl	401300 <putc@plt>
  402630:	b	4025bc <printf@plt+0x106c>
  402634:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402638:	ldr	x1, [x0, #448]
  40263c:	mov	w0, #0x73                  	// #115
  402640:	bl	401300 <putc@plt>
  402644:	b	4025bc <printf@plt+0x106c>
  402648:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40264c:	ldr	x1, [x0, #448]
  402650:	mov	w0, #0x5f                  	// #95
  402654:	bl	401300 <putc@plt>
  402658:	b	4025bc <printf@plt+0x106c>
  40265c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402660:	add	x1, x1, #0x3c0
  402664:	mov	w0, #0x241                 	// #577
  402668:	bl	40eb6c <printf@plt+0xd61c>
  40266c:	b	4025bc <printf@plt+0x106c>
  402670:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402674:	ldr	x1, [x0, #448]
  402678:	mov	w0, #0x70                  	// #112
  40267c:	bl	401300 <putc@plt>
  402680:	ldrsh	w0, [x19]
  402684:	cmp	w0, #0x0
  402688:	b.gt	4026ac <printf@plt+0x115c>
  40268c:	tbnz	w0, #31, 4026c0 <printf@plt+0x1170>
  402690:	ldrsh	w2, [x19, #2]
  402694:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  402698:	add	x1, x1, #0x850
  40269c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4026a0:	ldr	x0, [x0, #448]
  4026a4:	bl	4012f0 <fprintf@plt>
  4026a8:	b	4025c4 <printf@plt+0x1074>
  4026ac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4026b0:	ldr	x1, [x0, #448]
  4026b4:	mov	w0, #0x2b                  	// #43
  4026b8:	bl	401300 <putc@plt>
  4026bc:	b	402690 <printf@plt+0x1140>
  4026c0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4026c4:	ldr	x1, [x0, #448]
  4026c8:	mov	w0, #0x2d                  	// #45
  4026cc:	bl	401300 <putc@plt>
  4026d0:	b	402690 <printf@plt+0x1140>
  4026d4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4026d8:	ldr	x1, [x0, #448]
  4026dc:	mov	w0, #0x76                  	// #118
  4026e0:	bl	401300 <putc@plt>
  4026e4:	ldrsh	w0, [x19, #4]
  4026e8:	cmp	w0, #0x0
  4026ec:	b.gt	402710 <printf@plt+0x11c0>
  4026f0:	tbnz	w0, #31, 402724 <printf@plt+0x11d4>
  4026f4:	ldrsh	w2, [x19, #6]
  4026f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4026fc:	add	x1, x1, #0x850
  402700:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402704:	ldr	x0, [x0, #448]
  402708:	bl	4012f0 <fprintf@plt>
  40270c:	b	4025cc <printf@plt+0x107c>
  402710:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402714:	ldr	x1, [x0, #448]
  402718:	mov	w0, #0x2b                  	// #43
  40271c:	bl	401300 <putc@plt>
  402720:	b	4026f4 <printf@plt+0x11a4>
  402724:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402728:	ldr	x1, [x0, #448]
  40272c:	mov	w0, #0x2d                  	// #45
  402730:	bl	401300 <putc@plt>
  402734:	b	4026f4 <printf@plt+0x11a4>
  402738:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40273c:	ldr	x1, [x20, #448]
  402740:	mov	w0, #0x66                  	// #102
  402744:	bl	401300 <putc@plt>
  402748:	ldr	x1, [x20, #448]
  40274c:	add	x0, x19, #0x8
  402750:	bl	4111dc <_ZdlPvm@@Base+0xa9c>
  402754:	ldr	x1, [x20, #448]
  402758:	mov	w0, #0x20                  	// #32
  40275c:	bl	401300 <putc@plt>
  402760:	b	4025d4 <printf@plt+0x1084>
  402764:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  402768:	ldr	x1, [x20, #448]
  40276c:	mov	w0, #0x6d                  	// #109
  402770:	bl	401300 <putc@plt>
  402774:	ldr	x1, [x20, #448]
  402778:	add	x0, x19, #0x18
  40277c:	bl	4111dc <_ZdlPvm@@Base+0xa9c>
  402780:	ldr	x1, [x20, #448]
  402784:	mov	w0, #0x20                  	// #32
  402788:	bl	401300 <putc@plt>
  40278c:	b	4025dc <printf@plt+0x108c>
  402790:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  402794:	ldr	x1, [x0, #448]
  402798:	mov	w0, #0x74                  	// #116
  40279c:	bl	401300 <putc@plt>
  4027a0:	b	4025f0 <printf@plt+0x10a0>
  4027a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4027a8:	ldr	x1, [x0, #448]
  4027ac:	mov	w0, #0x64                  	// #100
  4027b0:	bl	401300 <putc@plt>
  4027b4:	b	4025f0 <printf@plt+0x10a0>
  4027b8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4027bc:	ldr	x1, [x0, #448]
  4027c0:	mov	w0, #0x7a                  	// #122
  4027c4:	bl	401300 <putc@plt>
  4027c8:	b	4025f8 <printf@plt+0x10a8>
  4027cc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4027d0:	ldr	x1, [x0, #448]
  4027d4:	mov	w0, #0x75                  	// #117
  4027d8:	bl	401300 <putc@plt>
  4027dc:	b	402600 <printf@plt+0x10b0>
  4027e0:	stp	x29, x30, [sp, #-96]!
  4027e4:	mov	x29, sp
  4027e8:	stp	x19, x20, [sp, #16]
  4027ec:	stp	x21, x22, [sp, #32]
  4027f0:	stp	x23, x24, [sp, #48]
  4027f4:	stp	x25, x26, [sp, #64]
  4027f8:	mov	x21, x0
  4027fc:	str	w1, [x0]
  402800:	str	w2, [x0, #4]
  402804:	mov	x0, #0x0                   	// #0
  402808:	cmp	w2, #0x1
  40280c:	b.le	40281c <printf@plt+0x12cc>
  402810:	sub	w0, w2, #0x1
  402814:	sbfiz	x0, x0, #2, #32
  402818:	bl	401280 <_Znam@plt>
  40281c:	str	x0, [x21, #8]
  402820:	ldr	w4, [x21, #4]
  402824:	sub	w2, w4, #0x1
  402828:	cmp	w2, #0x0
  40282c:	b.le	402848 <printf@plt+0x12f8>
  402830:	mov	x1, #0x0                   	// #0
  402834:	mov	w3, #0xffffffff            	// #-1
  402838:	str	w3, [x0, x1, lsl #2]
  40283c:	add	x1, x1, #0x1
  402840:	cmp	w2, w1
  402844:	b.gt	402838 <printf@plt+0x12e8>
  402848:	sxtw	x23, w4
  40284c:	sbfiz	x22, x4, #4, #32
  402850:	add	x22, x22, #0x8
  402854:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  402858:	cmp	x23, x0
  40285c:	csinv	x22, x22, xzr, ls  // ls = plast
  402860:	mov	x0, x22
  402864:	bl	401280 <_Znam@plt>
  402868:	mov	x25, x0
  40286c:	mov	x24, x0
  402870:	str	x23, [x24], #8
  402874:	subs	x23, x23, #0x1
  402878:	b.mi	4028a0 <printf@plt+0x1350>  // b.first
  40287c:	mov	x19, x23
  402880:	mov	x20, x24
  402884:	b	402894 <printf@plt+0x1344>
  402888:	add	x20, x20, #0x10
  40288c:	subs	x19, x19, #0x1
  402890:	b.mi	4028a0 <printf@plt+0x1350>  // b.first
  402894:	mov	x0, x20
  402898:	bl	410880 <_ZdlPvm@@Base+0x140>
  40289c:	b	402888 <printf@plt+0x1338>
  4028a0:	str	x24, [x21, #16]
  4028a4:	ldrsw	x0, [x21, #4]
  4028a8:	bl	401280 <_Znam@plt>
  4028ac:	str	x0, [x21, #24]
  4028b0:	ldrsw	x0, [x21, #4]
  4028b4:	bl	401280 <_Znam@plt>
  4028b8:	str	x0, [x21, #32]
  4028bc:	ldr	w2, [x21, #4]
  4028c0:	cmp	w2, #0x0
  4028c4:	b.le	4028e4 <printf@plt+0x1394>
  4028c8:	ldr	x3, [x21, #24]
  4028cc:	mov	x1, #0x0                   	// #0
  4028d0:	strb	wzr, [x3, x1]
  4028d4:	strb	wzr, [x0, x1]
  4028d8:	add	x1, x1, #0x1
  4028dc:	cmp	w2, w1
  4028e0:	b.gt	4028d0 <printf@plt+0x1380>
  4028e4:	ldrsw	x0, [x21]
  4028e8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4028ec:	cmp	x0, x1
  4028f0:	b.hi	40292c <printf@plt+0x13dc>  // b.pmore
  4028f4:	lsl	x0, x0, #3
  4028f8:	bl	401280 <_Znam@plt>
  4028fc:	str	x0, [x21, #40]
  402900:	ldr	w1, [x21]
  402904:	cmp	w1, #0x0
  402908:	b.le	4029a8 <printf@plt+0x1458>
  40290c:	stp	x27, x28, [sp, #80]
  402910:	mov	x24, #0x0                   	// #0
  402914:	mov	x26, #0x9249                	// #37449
  402918:	movk	x26, #0x4924, lsl #16
  40291c:	movk	x26, #0x2492, lsl #32
  402920:	movk	x26, #0x249, lsl #48
  402924:	mov	x25, #0xffffffffffffffff    	// #-1
  402928:	b	402964 <printf@plt+0x1414>
  40292c:	stp	x27, x28, [sp, #80]
  402930:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  402934:	add	x20, x20, #0x38
  402938:	subs	x19, x19, #0x1
  40293c:	b.mi	40294c <printf@plt+0x13fc>  // b.first
  402940:	mov	x0, x20
  402944:	bl	4024b4 <printf@plt+0xf64>
  402948:	b	402934 <printf@plt+0x13e4>
  40294c:	ldr	x0, [x21, #40]
  402950:	str	x27, [x0, x24, lsl #3]
  402954:	ldr	w1, [x21]
  402958:	add	x24, x24, #0x1
  40295c:	cmp	w1, w24
  402960:	b.le	4029a4 <printf@plt+0x1454>
  402964:	ldrsw	x23, [x21, #4]
  402968:	lsl	x22, x23, #3
  40296c:	sub	x22, x22, x23
  402970:	lsl	x22, x22, #3
  402974:	add	x22, x22, #0x8
  402978:	cmp	x23, x26
  40297c:	csel	x22, x22, x25, ls  // ls = plast
  402980:	mov	x0, x22
  402984:	bl	401280 <_Znam@plt>
  402988:	mov	x28, x0
  40298c:	mov	x27, x0
  402990:	str	x23, [x27], #8
  402994:	subs	x19, x23, #0x1
  402998:	b.mi	40294c <printf@plt+0x13fc>  // b.first
  40299c:	mov	x20, x27
  4029a0:	b	402940 <printf@plt+0x13f0>
  4029a4:	ldp	x27, x28, [sp, #80]
  4029a8:	sxtw	x0, w1
  4029ac:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4029b0:	cmp	x2, w1, sxtw
  4029b4:	b.cc	4029d8 <printf@plt+0x1488>  // b.lo, b.ul, b.last
  4029b8:	lsl	x0, x0, #3
  4029bc:	bl	401280 <_Znam@plt>
  4029c0:	str	x0, [x21, #48]
  4029c4:	ldr	w0, [x21]
  4029c8:	cmp	w0, #0x0
  4029cc:	b.le	402ab8 <printf@plt+0x1568>
  4029d0:	mov	x19, #0x0                   	// #0
  4029d4:	b	4029f0 <printf@plt+0x14a0>
  4029d8:	stp	x27, x28, [sp, #80]
  4029dc:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  4029e0:	add	x19, x19, #0x1
  4029e4:	ldr	w0, [x21]
  4029e8:	cmp	w0, w19
  4029ec:	b.le	402ab8 <printf@plt+0x1568>
  4029f0:	lsl	x22, x19, #3
  4029f4:	ldr	x20, [x21, #48]
  4029f8:	ldr	w0, [x21, #4]
  4029fc:	add	w0, w0, #0x1
  402a00:	sxtw	x0, w0
  402a04:	bl	401280 <_Znam@plt>
  402a08:	str	x0, [x20, x19, lsl #3]
  402a0c:	ldr	w3, [x21, #4]
  402a10:	tbnz	w3, #31, 4029e0 <printf@plt+0x1490>
  402a14:	ldr	x4, [x21, #48]
  402a18:	add	x4, x4, x22
  402a1c:	mov	w3, w3
  402a20:	mov	x1, #0x0                   	// #0
  402a24:	ldr	x2, [x4]
  402a28:	strb	wzr, [x2, x1]
  402a2c:	cmp	x3, x1
  402a30:	add	x1, x1, #0x1
  402a34:	b.ne	402a24 <printf@plt+0x14d4>  // b.any
  402a38:	b	4029e0 <printf@plt+0x1490>
  402a3c:	stp	x27, x28, [sp, #80]
  402a40:	mov	x20, x0
  402a44:	sub	x19, x23, x19
  402a48:	add	x19, x24, x19, lsl #4
  402a4c:	cmp	x19, x24
  402a50:	b.eq	402a64 <printf@plt+0x1514>  // b.none
  402a54:	sub	x19, x19, #0x10
  402a58:	mov	x0, x19
  402a5c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  402a60:	b	402a4c <printf@plt+0x14fc>
  402a64:	mov	x1, x22
  402a68:	mov	x0, x25
  402a6c:	bl	401540 <_ZdaPvm@plt>
  402a70:	mov	x0, x20
  402a74:	bl	4014f0 <_Unwind_Resume@plt>
  402a78:	mov	x20, x0
  402a7c:	sub	x19, x23, x19
  402a80:	mov	x0, #0x38                  	// #56
  402a84:	madd	x19, x19, x0, x27
  402a88:	sub	x19, x19, #0x38
  402a8c:	cmp	x19, x27
  402a90:	b.eq	402aa4 <printf@plt+0x1554>  // b.none
  402a94:	sub	x19, x19, #0x38
  402a98:	mov	x0, x19
  402a9c:	bl	402488 <printf@plt+0xf38>
  402aa0:	b	402a8c <printf@plt+0x153c>
  402aa4:	mov	x1, x22
  402aa8:	mov	x0, x28
  402aac:	bl	401540 <_ZdaPvm@plt>
  402ab0:	mov	x0, x20
  402ab4:	bl	4014f0 <_Unwind_Resume@plt>
  402ab8:	ldp	x19, x20, [sp, #16]
  402abc:	ldp	x21, x22, [sp, #32]
  402ac0:	ldp	x23, x24, [sp, #48]
  402ac4:	ldp	x25, x26, [sp, #64]
  402ac8:	ldp	x29, x30, [sp], #96
  402acc:	ret
  402ad0:	stp	x29, x30, [sp, #-112]!
  402ad4:	mov	x29, sp
  402ad8:	stp	x19, x20, [sp, #16]
  402adc:	stp	x25, x26, [sp, #64]
  402ae0:	mov	w26, w1
  402ae4:	ldr	x20, [x0, #48]
  402ae8:	ldr	w1, [x0]
  402aec:	add	w1, w26, w1
  402af0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402af4:	cmp	x2, w1, sxtw
  402af8:	b.cc	402c3c <printf@plt+0x16ec>  // b.lo, b.ul, b.last
  402afc:	stp	x21, x22, [sp, #32]
  402b00:	mov	x19, x0
  402b04:	sxtw	x0, w1
  402b08:	lsl	x0, x0, #3
  402b0c:	bl	401280 <_Znam@plt>
  402b10:	str	x0, [x19, #48]
  402b14:	ldr	w0, [x19]
  402b18:	cmp	w0, #0x0
  402b1c:	b.le	402c4c <printf@plt+0x16fc>
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	ldr	x2, [x20, x0, lsl #3]
  402b28:	ldr	x1, [x19, #48]
  402b2c:	str	x2, [x1, x0, lsl #3]
  402b30:	add	x0, x0, #0x1
  402b34:	ldr	w1, [x19]
  402b38:	cmp	w1, w0
  402b3c:	b.gt	402b24 <printf@plt+0x15d4>
  402b40:	mov	x0, x20
  402b44:	bl	401420 <_ZdaPv@plt>
  402b48:	cmp	w26, #0x0
  402b4c:	b.le	402bb4 <printf@plt+0x1664>
  402b50:	mov	w20, #0x0                   	// #0
  402b54:	ldr	w21, [x19]
  402b58:	add	w21, w20, w21
  402b5c:	sxtw	x21, w21
  402b60:	ldr	x22, [x19, #48]
  402b64:	ldr	w0, [x19, #4]
  402b68:	add	w0, w0, #0x1
  402b6c:	sxtw	x0, w0
  402b70:	bl	401280 <_Znam@plt>
  402b74:	str	x0, [x22, x21, lsl #3]
  402b78:	ldr	w0, [x19, #4]
  402b7c:	tbnz	w0, #31, 402ba8 <printf@plt+0x1658>
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	ldr	w1, [x19]
  402b88:	add	w1, w20, w1
  402b8c:	ldr	x2, [x19, #48]
  402b90:	ldr	x1, [x2, w1, sxtw #3]
  402b94:	strb	wzr, [x1, x0]
  402b98:	add	x0, x0, #0x1
  402b9c:	ldr	w1, [x19, #4]
  402ba0:	cmp	w1, w0
  402ba4:	b.ge	402b84 <printf@plt+0x1634>  // b.tcont
  402ba8:	add	w20, w20, #0x1
  402bac:	cmp	w26, w20
  402bb0:	b.ne	402b54 <printf@plt+0x1604>  // b.any
  402bb4:	ldr	x20, [x19, #40]
  402bb8:	ldr	w1, [x19]
  402bbc:	add	w1, w26, w1
  402bc0:	sxtw	x0, w1
  402bc4:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402bc8:	cmp	x2, w1, sxtw
  402bcc:	b.cc	402c54 <printf@plt+0x1704>  // b.lo, b.ul, b.last
  402bd0:	lsl	x0, x0, #3
  402bd4:	bl	401280 <_Znam@plt>
  402bd8:	str	x0, [x19, #40]
  402bdc:	ldr	w0, [x19]
  402be0:	cmp	w0, #0x0
  402be4:	b.le	402c60 <printf@plt+0x1710>
  402be8:	mov	x0, #0x0                   	// #0
  402bec:	ldr	x2, [x20, x0, lsl #3]
  402bf0:	ldr	x1, [x19, #40]
  402bf4:	str	x2, [x1, x0, lsl #3]
  402bf8:	add	x0, x0, #0x1
  402bfc:	ldr	w1, [x19]
  402c00:	cmp	w1, w0
  402c04:	b.gt	402bec <printf@plt+0x169c>
  402c08:	mov	x0, x20
  402c0c:	bl	401420 <_ZdaPv@plt>
  402c10:	cmp	w26, #0x0
  402c14:	b.le	402ce4 <printf@plt+0x1794>
  402c18:	stp	x23, x24, [sp, #48]
  402c1c:	stp	x27, x28, [sp, #80]
  402c20:	mov	w25, #0x0                   	// #0
  402c24:	mov	x28, #0x9249                	// #37449
  402c28:	movk	x28, #0x4924, lsl #16
  402c2c:	movk	x28, #0x2492, lsl #32
  402c30:	movk	x28, #0x249, lsl #48
  402c34:	mov	x27, #0xffffffffffffffff    	// #-1
  402c38:	b	402c9c <printf@plt+0x174c>
  402c3c:	stp	x21, x22, [sp, #32]
  402c40:	stp	x23, x24, [sp, #48]
  402c44:	stp	x27, x28, [sp, #80]
  402c48:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  402c4c:	cbz	x20, 402b48 <printf@plt+0x15f8>
  402c50:	b	402b40 <printf@plt+0x15f0>
  402c54:	stp	x23, x24, [sp, #48]
  402c58:	stp	x27, x28, [sp, #80]
  402c5c:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  402c60:	cbz	x20, 402c10 <printf@plt+0x16c0>
  402c64:	b	402c08 <printf@plt+0x16b8>
  402c68:	add	x21, x21, #0x38
  402c6c:	subs	x20, x20, #0x1
  402c70:	b.mi	402c80 <printf@plt+0x1730>  // b.first
  402c74:	mov	x0, x21
  402c78:	bl	4024b4 <printf@plt+0xf64>
  402c7c:	b	402c68 <printf@plt+0x1718>
  402c80:	ldr	w0, [x19]
  402c84:	add	w0, w25, w0
  402c88:	ldr	x1, [x19, #40]
  402c8c:	str	x24, [x1, w0, sxtw #3]
  402c90:	add	w25, w25, #0x1
  402c94:	cmp	w26, w25
  402c98:	b.eq	402cdc <printf@plt+0x178c>  // b.none
  402c9c:	ldrsw	x23, [x19, #4]
  402ca0:	lsl	x22, x23, #3
  402ca4:	sub	x22, x22, x23
  402ca8:	lsl	x22, x22, #3
  402cac:	add	x22, x22, #0x8
  402cb0:	cmp	x23, x28
  402cb4:	csel	x22, x22, x27, ls  // ls = plast
  402cb8:	mov	x0, x22
  402cbc:	bl	401280 <_Znam@plt>
  402cc0:	str	x0, [sp, #104]
  402cc4:	mov	x24, x0
  402cc8:	str	x23, [x24], #8
  402ccc:	subs	x20, x23, #0x1
  402cd0:	b.mi	402c80 <printf@plt+0x1730>  // b.first
  402cd4:	mov	x21, x24
  402cd8:	b	402c74 <printf@plt+0x1724>
  402cdc:	ldp	x23, x24, [sp, #48]
  402ce0:	ldp	x27, x28, [sp, #80]
  402ce4:	ldr	w0, [x19]
  402ce8:	add	w26, w0, w26
  402cec:	str	w26, [x19]
  402cf0:	ldp	x21, x22, [sp, #32]
  402cf4:	ldp	x19, x20, [sp, #16]
  402cf8:	ldp	x25, x26, [sp, #64]
  402cfc:	ldp	x29, x30, [sp], #112
  402d00:	ret
  402d04:	mov	x21, x0
  402d08:	sub	x19, x23, x20
  402d0c:	mov	x0, #0x38                  	// #56
  402d10:	madd	x19, x19, x0, x24
  402d14:	sub	x19, x19, #0x38
  402d18:	cmp	x19, x24
  402d1c:	b.eq	402d30 <printf@plt+0x17e0>  // b.none
  402d20:	sub	x19, x19, #0x38
  402d24:	mov	x0, x19
  402d28:	bl	402488 <printf@plt+0xf38>
  402d2c:	b	402d18 <printf@plt+0x17c8>
  402d30:	mov	x1, x22
  402d34:	ldr	x0, [sp, #104]
  402d38:	bl	401540 <_ZdaPvm@plt>
  402d3c:	mov	x0, x21
  402d40:	bl	4014f0 <_Unwind_Resume@plt>
  402d44:	stp	x29, x30, [sp, #-48]!
  402d48:	mov	x29, sp
  402d4c:	stp	x19, x20, [sp, #16]
  402d50:	mov	x20, x0
  402d54:	ldr	x0, [x0, #8]
  402d58:	cbz	x0, 402d60 <printf@plt+0x1810>
  402d5c:	bl	401420 <_ZdaPv@plt>
  402d60:	ldr	x0, [x20, #16]
  402d64:	cbz	x0, 402da4 <printf@plt+0x1854>
  402d68:	ldur	x19, [x0, #-8]
  402d6c:	add	x19, x0, x19, lsl #4
  402d70:	cmp	x0, x19
  402d74:	b.eq	402d90 <printf@plt+0x1840>  // b.none
  402d78:	sub	x19, x19, #0x10
  402d7c:	mov	x0, x19
  402d80:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  402d84:	ldr	x0, [x20, #16]
  402d88:	cmp	x0, x19
  402d8c:	b.ne	402d78 <printf@plt+0x1828>  // b.any
  402d90:	mov	x0, x19
  402d94:	ldr	x1, [x0, #-8]!
  402d98:	lsl	x1, x1, #4
  402d9c:	add	x1, x1, #0x8
  402da0:	bl	401540 <_ZdaPvm@plt>
  402da4:	ldr	x0, [x20, #24]
  402da8:	cbz	x0, 402db0 <printf@plt+0x1860>
  402dac:	bl	401420 <_ZdaPv@plt>
  402db0:	ldr	x0, [x20, #32]
  402db4:	cbz	x0, 402dbc <printf@plt+0x186c>
  402db8:	bl	401420 <_ZdaPv@plt>
  402dbc:	ldr	w0, [x20]
  402dc0:	cmp	w0, #0x0
  402dc4:	b.le	402e60 <printf@plt+0x1910>
  402dc8:	stp	x21, x22, [sp, #32]
  402dcc:	mov	x22, #0x0                   	// #0
  402dd0:	b	402df0 <printf@plt+0x18a0>
  402dd4:	ldr	x0, [x20, #40]
  402dd8:	ldr	x0, [x0, x21]
  402ddc:	cbnz	x0, 402e08 <printf@plt+0x18b8>
  402de0:	add	x22, x22, #0x1
  402de4:	ldr	w0, [x20]
  402de8:	cmp	w0, w22
  402dec:	b.le	402e5c <printf@plt+0x190c>
  402df0:	lsl	x21, x22, #3
  402df4:	ldr	x0, [x20, #48]
  402df8:	ldr	x0, [x0, x22, lsl #3]
  402dfc:	cbz	x0, 402dd4 <printf@plt+0x1884>
  402e00:	bl	401420 <_ZdaPv@plt>
  402e04:	b	402dd4 <printf@plt+0x1884>
  402e08:	ldur	x1, [x0, #-8]
  402e0c:	lsl	x19, x1, #3
  402e10:	sub	x19, x19, x1
  402e14:	add	x19, x0, x19, lsl #3
  402e18:	cmp	x0, x19
  402e1c:	b.eq	402e3c <printf@plt+0x18ec>  // b.none
  402e20:	sub	x19, x19, #0x38
  402e24:	mov	x0, x19
  402e28:	bl	402488 <printf@plt+0xf38>
  402e2c:	ldr	x0, [x20, #40]
  402e30:	ldr	x0, [x0, x21]
  402e34:	cmp	x0, x19
  402e38:	b.ne	402e20 <printf@plt+0x18d0>  // b.any
  402e3c:	mov	x0, x19
  402e40:	ldr	x2, [x0, #-8]!
  402e44:	lsl	x1, x2, #3
  402e48:	sub	x1, x1, x2
  402e4c:	lsl	x1, x1, #3
  402e50:	add	x1, x1, #0x8
  402e54:	bl	401540 <_ZdaPvm@plt>
  402e58:	b	402de0 <printf@plt+0x1890>
  402e5c:	ldp	x21, x22, [sp, #32]
  402e60:	ldr	x0, [x20, #48]
  402e64:	cbz	x0, 402e6c <printf@plt+0x191c>
  402e68:	bl	401420 <_ZdaPv@plt>
  402e6c:	ldr	x0, [x20, #40]
  402e70:	cbz	x0, 402e78 <printf@plt+0x1928>
  402e74:	bl	401420 <_ZdaPv@plt>
  402e78:	ldp	x19, x20, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #48
  402e80:	ret
  402e84:	stp	x29, x30, [sp, #-48]!
  402e88:	mov	x29, sp
  402e8c:	stp	x19, x20, [sp, #16]
  402e90:	str	x21, [sp, #32]
  402e94:	mov	x19, x0
  402e98:	mov	w21, w1
  402e9c:	mov	x20, x2
  402ea0:	bl	402428 <printf@plt+0xed8>
  402ea4:	str	w21, [x19, #48]
  402ea8:	str	x20, [x19, #56]
  402eac:	add	x0, x19, #0x40
  402eb0:	bl	410880 <_ZdlPvm@@Base+0x140>
  402eb4:	mov	w0, #0xffffffff            	// #-1
  402eb8:	str	w0, [x19, #80]
  402ebc:	str	wzr, [x19, #92]
  402ec0:	str	wzr, [x19, #84]
  402ec4:	str	wzr, [x19, #88]
  402ec8:	str	wzr, [x19, #96]
  402ecc:	str	wzr, [x19, #100]
  402ed0:	ldp	x19, x20, [sp, #16]
  402ed4:	ldr	x21, [sp, #32]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	mov	x20, x0
  402ee4:	mov	x0, x19
  402ee8:	bl	402488 <printf@plt+0xf38>
  402eec:	mov	x0, x20
  402ef0:	bl	4014f0 <_Unwind_Resume@plt>
  402ef4:	stp	x29, x30, [sp, #-32]!
  402ef8:	mov	x29, sp
  402efc:	str	x19, [sp, #16]
  402f00:	mov	x19, x0
  402f04:	add	x0, x0, #0x40
  402f08:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  402f0c:	mov	x0, x19
  402f10:	bl	402488 <printf@plt+0xf38>
  402f14:	ldr	x19, [sp, #16]
  402f18:	ldp	x29, x30, [sp], #32
  402f1c:	ret
  402f20:	cbz	x0, 402f6c <printf@plt+0x1a1c>
  402f24:	stp	x29, x30, [sp, #-48]!
  402f28:	mov	x29, sp
  402f2c:	stp	x19, x20, [sp, #16]
  402f30:	str	x21, [sp, #32]
  402f34:	mov	x19, x0
  402f38:	mov	x21, #0x68                  	// #104
  402f3c:	mov	x20, x19
  402f40:	ldr	x19, [x19, #56]
  402f44:	mov	x0, x20
  402f48:	bl	402ef4 <printf@plt+0x19a4>
  402f4c:	mov	x1, x21
  402f50:	mov	x0, x20
  402f54:	bl	410740 <_ZdlPvm@@Base>
  402f58:	cbnz	x19, 402f3c <printf@plt+0x19ec>
  402f5c:	ldp	x19, x20, [sp, #16]
  402f60:	ldr	x21, [sp, #32]
  402f64:	ldp	x29, x30, [sp], #48
  402f68:	ret
  402f6c:	ret
  402f70:	stp	x29, x30, [sp, #-48]!
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	stp	x21, x22, [sp, #32]
  402f80:	mov	x19, x0
  402f84:	ldr	w0, [x0, #88]
  402f88:	cmp	w0, #0x0
  402f8c:	b.le	402fb8 <printf@plt+0x1a68>
  402f90:	mov	w20, #0x0                   	// #0
  402f94:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  402f98:	mov	w21, #0x7c                  	// #124
  402f9c:	ldr	x1, [x22, #448]
  402fa0:	mov	w0, w21
  402fa4:	bl	401300 <putc@plt>
  402fa8:	add	w20, w20, #0x1
  402fac:	ldr	w0, [x19, #88]
  402fb0:	cmp	w0, w20
  402fb4:	b.gt	402f9c <printf@plt+0x1a4c>
  402fb8:	mov	x0, x19
  402fbc:	bl	402500 <printf@plt+0xfb0>
  402fc0:	ldr	w0, [x19, #72]
  402fc4:	cbnz	w0, 40302c <printf@plt+0x1adc>
  402fc8:	ldr	w0, [x19, #96]
  402fcc:	cbnz	w0, 403064 <printf@plt+0x1b14>
  402fd0:	ldr	w0, [x19, #100]
  402fd4:	cbnz	w0, 403078 <printf@plt+0x1b28>
  402fd8:	ldr	w2, [x19, #80]
  402fdc:	tbz	w2, #31, 40308c <printf@plt+0x1b3c>
  402fe0:	ldr	w0, [x19, #84]
  402fe4:	cmp	w0, #0x0
  402fe8:	b.le	403014 <printf@plt+0x1ac4>
  402fec:	mov	w20, #0x0                   	// #0
  402ff0:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  402ff4:	mov	w21, #0x7c                  	// #124
  402ff8:	ldr	x1, [x22, #448]
  402ffc:	mov	w0, w21
  403000:	bl	401300 <putc@plt>
  403004:	add	w20, w20, #0x1
  403008:	ldr	w0, [x19, #84]
  40300c:	cmp	w0, w20
  403010:	b.gt	402ff8 <printf@plt+0x1aa8>
  403014:	ldr	w0, [x19, #92]
  403018:	cbnz	w0, 4030a4 <printf@plt+0x1b54>
  40301c:	ldp	x19, x20, [sp, #16]
  403020:	ldp	x21, x22, [sp, #32]
  403024:	ldp	x29, x30, [sp], #48
  403028:	ret
  40302c:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  403030:	ldr	x1, [x20, #448]
  403034:	mov	w0, #0x77                  	// #119
  403038:	bl	401300 <putc@plt>
  40303c:	ldr	x1, [x20, #448]
  403040:	mov	w0, #0x28                  	// #40
  403044:	bl	401300 <putc@plt>
  403048:	ldr	x1, [x20, #448]
  40304c:	add	x0, x19, #0x40
  403050:	bl	4111dc <_ZdlPvm@@Base+0xa9c>
  403054:	ldr	x1, [x20, #448]
  403058:	mov	w0, #0x29                  	// #41
  40305c:	bl	401300 <putc@plt>
  403060:	b	402fc8 <printf@plt+0x1a78>
  403064:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  403068:	ldr	x1, [x0, #448]
  40306c:	mov	w0, #0x65                  	// #101
  403070:	bl	401300 <putc@plt>
  403074:	b	402fd0 <printf@plt+0x1a80>
  403078:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40307c:	ldr	x1, [x0, #448]
  403080:	mov	w0, #0x78                  	// #120
  403084:	bl	401300 <putc@plt>
  403088:	b	402fd8 <printf@plt+0x1a88>
  40308c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  403090:	add	x1, x1, #0x4f8
  403094:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  403098:	ldr	x0, [x0, #448]
  40309c:	bl	4012f0 <fprintf@plt>
  4030a0:	b	402fe0 <printf@plt+0x1a90>
  4030a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4030a8:	ldr	x1, [x0, #448]
  4030ac:	mov	w0, #0x2c                  	// #44
  4030b0:	bl	401300 <putc@plt>
  4030b4:	b	40301c <printf@plt+0x1acc>
  4030b8:	stp	x29, x30, [sp, #-160]!
  4030bc:	mov	x29, sp
  4030c0:	stp	x19, x20, [sp, #16]
  4030c4:	stp	x21, x22, [sp, #32]
  4030c8:	stp	x23, x24, [sp, #48]
  4030cc:	stp	x25, x26, [sp, #64]
  4030d0:	stp	x27, x28, [sp, #80]
  4030d4:	mov	x22, x0
  4030d8:	mov	x19, x1
  4030dc:	mov	x23, x2
  4030e0:	bl	40177c <printf@plt+0x22c>
  4030e4:	mov	w20, w0
  4030e8:	mov	x21, #0x0                   	// #0
  4030ec:	adrp	x26, 411000 <_ZdlPvm@@Base+0x8c0>
  4030f0:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4030f4:	add	x25, x25, #0x768
  4030f8:	mov	w27, #0x0                   	// #0
  4030fc:	add	x24, x26, #0xd88
  403100:	b	403198 <printf@plt+0x1c48>
  403104:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403108:	add	x1, x1, #0x70
  40310c:	mov	x3, x1
  403110:	mov	x2, x1
  403114:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403118:	add	x0, x0, #0x858
  40311c:	bl	40f540 <printf@plt+0xdff0>
  403120:	mov	x0, x21
  403124:	bl	402f20 <printf@plt+0x19d0>
  403128:	mov	x20, #0x0                   	// #0
  40312c:	mov	x0, x20
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x23, x24, [sp, #48]
  40313c:	ldp	x25, x26, [sp, #64]
  403140:	ldp	x27, x28, [sp, #80]
  403144:	ldp	x29, x30, [sp], #160
  403148:	ret
  40314c:	mov	w28, #0x0                   	// #0
  403150:	mov	x0, x22
  403154:	bl	40177c <printf@plt+0x22c>
  403158:	mov	w20, w0
  40315c:	b	403210 <printf@plt+0x1cc0>
  403160:	mov	w28, #0x2                   	// #2
  403164:	b	403150 <printf@plt+0x1c00>
  403168:	mov	w28, #0x5                   	// #5
  40316c:	b	403150 <printf@plt+0x1c00>
  403170:	mov	w28, #0x6                   	// #6
  403174:	b	403150 <printf@plt+0x1c00>
  403178:	mov	w28, #0x7                   	// #7
  40317c:	b	403150 <printf@plt+0x1c00>
  403180:	mov	w28, #0x8                   	// #8
  403184:	b	403150 <printf@plt+0x1c00>
  403188:	add	w27, w27, #0x1
  40318c:	mov	x0, x22
  403190:	bl	40177c <printf@plt+0x22c>
  403194:	mov	w20, w0
  403198:	cmn	w20, #0x1
  40319c:	b.eq	403104 <printf@plt+0x1bb4>  // b.none
  4031a0:	sub	w0, w20, #0x9
  4031a4:	cmp	w0, #0x73
  4031a8:	b.hi	4031bc <printf@plt+0x1c6c>  // b.pmore
  4031ac:	ldrh	w0, [x24, w0, uxtw #1]
  4031b0:	adr	x1, 4031bc <printf@plt+0x1c6c>
  4031b4:	add	x0, x1, w0, sxth #2
  4031b8:	br	x0
  4031bc:	ldrb	w0, [x19, #10]
  4031c0:	cmp	w0, w20
  4031c4:	b.eq	40318c <printf@plt+0x1c3c>  // b.none
  4031c8:	mov	w1, w20
  4031cc:	add	x0, sp, #0x80
  4031d0:	bl	40f0d4 <printf@plt+0xdb84>
  4031d4:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4031d8:	add	x2, x2, #0x70
  4031dc:	mov	x3, x2
  4031e0:	add	x1, sp, #0x80
  4031e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4031e8:	add	x0, x0, #0x880
  4031ec:	bl	40f540 <printf@plt+0xdff0>
  4031f0:	mov	x0, x21
  4031f4:	bl	402f20 <printf@plt+0x19d0>
  4031f8:	mov	x20, #0x0                   	// #0
  4031fc:	b	40312c <printf@plt+0x1bdc>
  403200:	mov	x0, x22
  403204:	bl	40177c <printf@plt+0x22c>
  403208:	mov	w20, w0
  40320c:	mov	w28, #0x3                   	// #3
  403210:	mov	x0, #0x68                  	// #104
  403214:	bl	4106d0 <_Znwm@@Base>
  403218:	mov	x24, x0
  40321c:	mov	x2, x21
  403220:	mov	w1, w28
  403224:	bl	402e84 <printf@plt+0x1934>
  403228:	cbz	w27, 403230 <printf@plt+0x1ce0>
  40322c:	str	w27, [x24, #88]
  403230:	adrp	x27, 411000 <_ZdlPvm@@Base+0x8c0>
  403234:	add	x27, x27, #0xe70
  403238:	b	403270 <printf@plt+0x1d20>
  40323c:	mov	w21, #0x0                   	// #0
  403240:	add	w21, w21, w21, lsl #2
  403244:	sub	w0, w20, #0x30
  403248:	add	w21, w0, w21, lsl #1
  40324c:	mov	x0, x22
  403250:	bl	40177c <printf@plt+0x22c>
  403254:	mov	w20, w0
  403258:	cmn	w0, #0x1
  40325c:	b.eq	40326c <printf@plt+0x1d1c>  // b.none
  403260:	and	w0, w0, #0xff
  403264:	ldrb	w0, [x25, w0, sxtw]
  403268:	cbnz	w0, 403240 <printf@plt+0x1cf0>
  40326c:	str	w21, [x24, #80]
  403270:	sub	w0, w20, #0x9
  403274:	cmp	w0, #0x73
  403278:	b.hi	4039f0 <printf@plt+0x24a0>  // b.pmore
  40327c:	ldrh	w0, [x27, w0, uxtw #1]
  403280:	adr	x1, 40328c <printf@plt+0x1d3c>
  403284:	add	x0, x1, w0, sxth #2
  403288:	br	x0
  40328c:	mov	x0, x22
  403290:	bl	40177c <printf@plt+0x22c>
  403294:	mov	w20, w0
  403298:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40329c:	add	x1, x1, #0x8a0
  4032a0:	add	x0, x24, #0x8
  4032a4:	bl	410a64 <_ZdlPvm@@Base+0x324>
  4032a8:	b	403270 <printf@plt+0x1d20>
  4032ac:	mov	x0, x22
  4032b0:	bl	40177c <printf@plt+0x22c>
  4032b4:	mov	w20, w0
  4032b8:	mov	w0, #0x2                   	// #2
  4032bc:	str	w0, [x24, #40]
  4032c0:	b	403270 <printf@plt+0x1d20>
  4032c4:	mov	x0, x22
  4032c8:	bl	40177c <printf@plt+0x22c>
  4032cc:	mov	w20, w0
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	str	w0, [x24, #96]
  4032d8:	str	wzr, [x24, #100]
  4032dc:	b	403270 <printf@plt+0x1d20>
  4032e0:	mov	x0, x22
  4032e4:	bl	40177c <printf@plt+0x22c>
  4032e8:	mov	w21, w0
  4032ec:	cmp	w0, #0x20
  4032f0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4032f4:	b.eq	4032e0 <printf@plt+0x1d90>  // b.none
  4032f8:	cmn	w0, #0x1
  4032fc:	b.eq	403384 <printf@plt+0x1e34>  // b.none
  403300:	cmp	w0, #0x28
  403304:	b.eq	4033f4 <printf@plt+0x1ea4>  // b.none
  403308:	add	x28, x24, #0x8
  40330c:	mov	w1, w0
  403310:	mov	x0, x28
  403314:	bl	410af0 <_ZdlPvm@@Base+0x3b0>
  403318:	mov	x0, x22
  40331c:	bl	40177c <printf@plt+0x22c>
  403320:	mov	w20, w0
  403324:	and	w21, w21, #0xff
  403328:	ldrb	w0, [x25, w21, sxtw]
  40332c:	cbnz	w0, 403270 <printf@plt+0x1d20>
  403330:	cmp	w20, #0x20
  403334:	ccmn	w20, #0x1, #0x4, ne  // ne = any
  403338:	b.eq	403270 <printf@plt+0x1d20>  // b.none
  40333c:	sub	w0, w20, #0x9
  403340:	cmp	w20, #0x2e
  403344:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403348:	b.ls	403270 <printf@plt+0x1d20>  // b.plast
  40334c:	and	w20, w20, #0xff
  403350:	ldr	w1, [x28, #8]
  403354:	ldr	w0, [x28, #12]
  403358:	cmp	w1, w0
  40335c:	b.ge	403430 <printf@plt+0x1ee0>  // b.tcont
  403360:	ldr	x2, [x24, #8]
  403364:	ldr	w0, [x24, #16]
  403368:	add	w3, w0, #0x1
  40336c:	str	w3, [x24, #16]
  403370:	strb	w20, [x2, w0, sxtw]
  403374:	mov	x0, x22
  403378:	bl	40177c <printf@plt+0x22c>
  40337c:	mov	w20, w0
  403380:	b	403270 <printf@plt+0x1d20>
  403384:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403388:	add	x1, x1, #0x70
  40338c:	mov	x3, x1
  403390:	mov	x2, x1
  403394:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403398:	add	x0, x0, #0x8a8
  40339c:	bl	40f540 <printf@plt+0xdff0>
  4033a0:	mov	w20, w21
  4033a4:	b	403270 <printf@plt+0x1d20>
  4033a8:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4033ac:	add	x1, x1, #0x70
  4033b0:	mov	x3, x1
  4033b4:	mov	x2, x1
  4033b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4033bc:	add	x0, x0, #0x420
  4033c0:	bl	40f540 <printf@plt+0xdff0>
  4033c4:	b	403270 <printf@plt+0x1d20>
  4033c8:	mov	x0, x22
  4033cc:	bl	40177c <printf@plt+0x22c>
  4033d0:	mov	w20, w0
  4033d4:	b	403270 <printf@plt+0x1d20>
  4033d8:	add	x0, x24, #0x8
  4033dc:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4033e0:	ldr	x2, [x24, #8]
  4033e4:	ldr	w0, [x24, #16]
  4033e8:	add	w3, w0, #0x1
  4033ec:	str	w3, [x24, #16]
  4033f0:	strb	w20, [x2, w0, sxtw]
  4033f4:	mov	x0, x22
  4033f8:	bl	40177c <printf@plt+0x22c>
  4033fc:	mov	w20, w0
  403400:	cmp	w0, #0x20
  403404:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403408:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40340c:	b.eq	4033a8 <printf@plt+0x1e58>  // b.none
  403410:	cmp	w0, #0x29
  403414:	b.eq	4033c8 <printf@plt+0x1e78>  // b.none
  403418:	and	w20, w0, #0xff
  40341c:	ldr	w1, [x24, #20]
  403420:	ldr	w0, [x24, #16]
  403424:	cmp	w1, w0
  403428:	b.gt	4033e0 <printf@plt+0x1e90>
  40342c:	b	4033d8 <printf@plt+0x1e88>
  403430:	mov	x0, x28
  403434:	bl	410b88 <_ZdlPvm@@Base+0x448>
  403438:	b	403360 <printf@plt+0x1e10>
  40343c:	mov	x0, x22
  403440:	bl	40177c <printf@plt+0x22c>
  403444:	mov	w20, w0
  403448:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40344c:	add	x1, x1, #0x8c0
  403450:	add	x0, x24, #0x8
  403454:	bl	410a64 <_ZdlPvm@@Base+0x324>
  403458:	b	403270 <printf@plt+0x1d20>
  40345c:	mov	x0, x22
  403460:	bl	40177c <printf@plt+0x22c>
  403464:	mov	w21, w0
  403468:	cmp	w0, #0x20
  40346c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403470:	b.eq	40345c <printf@plt+0x1f0c>  // b.none
  403474:	cmn	w0, #0x1
  403478:	b.eq	403500 <printf@plt+0x1fb0>  // b.none
  40347c:	cmp	w0, #0x28
  403480:	b.eq	403570 <printf@plt+0x2020>  // b.none
  403484:	add	x28, x24, #0x18
  403488:	mov	w1, w0
  40348c:	mov	x0, x28
  403490:	bl	410af0 <_ZdlPvm@@Base+0x3b0>
  403494:	mov	x0, x22
  403498:	bl	40177c <printf@plt+0x22c>
  40349c:	mov	w20, w0
  4034a0:	and	w21, w21, #0xff
  4034a4:	ldrb	w0, [x25, w21, sxtw]
  4034a8:	cbnz	w0, 403270 <printf@plt+0x1d20>
  4034ac:	cmp	w20, #0x20
  4034b0:	ccmn	w20, #0x1, #0x4, ne  // ne = any
  4034b4:	b.eq	403270 <printf@plt+0x1d20>  // b.none
  4034b8:	sub	w0, w20, #0x9
  4034bc:	cmp	w20, #0x2e
  4034c0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4034c4:	b.ls	403270 <printf@plt+0x1d20>  // b.plast
  4034c8:	and	w20, w20, #0xff
  4034cc:	ldr	w1, [x28, #8]
  4034d0:	ldr	w0, [x28, #12]
  4034d4:	cmp	w1, w0
  4034d8:	b.ge	4035ac <printf@plt+0x205c>  // b.tcont
  4034dc:	ldr	x2, [x24, #24]
  4034e0:	ldr	w0, [x24, #32]
  4034e4:	add	w3, w0, #0x1
  4034e8:	str	w3, [x24, #32]
  4034ec:	strb	w20, [x2, w0, sxtw]
  4034f0:	mov	x0, x22
  4034f4:	bl	40177c <printf@plt+0x22c>
  4034f8:	mov	w20, w0
  4034fc:	b	403270 <printf@plt+0x1d20>
  403500:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403504:	add	x1, x1, #0x70
  403508:	mov	x3, x1
  40350c:	mov	x2, x1
  403510:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403514:	add	x0, x0, #0x8c8
  403518:	bl	40f540 <printf@plt+0xdff0>
  40351c:	mov	w20, w21
  403520:	b	403270 <printf@plt+0x1d20>
  403524:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403528:	add	x1, x1, #0x70
  40352c:	mov	x3, x1
  403530:	mov	x2, x1
  403534:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403538:	add	x0, x0, #0x420
  40353c:	bl	40f540 <printf@plt+0xdff0>
  403540:	b	403270 <printf@plt+0x1d20>
  403544:	mov	x0, x22
  403548:	bl	40177c <printf@plt+0x22c>
  40354c:	mov	w20, w0
  403550:	b	403270 <printf@plt+0x1d20>
  403554:	add	x0, x24, #0x18
  403558:	bl	410b88 <_ZdlPvm@@Base+0x448>
  40355c:	ldr	x2, [x24, #24]
  403560:	ldr	w0, [x24, #32]
  403564:	add	w3, w0, #0x1
  403568:	str	w3, [x24, #32]
  40356c:	strb	w20, [x2, w0, sxtw]
  403570:	mov	x0, x22
  403574:	bl	40177c <printf@plt+0x22c>
  403578:	mov	w20, w0
  40357c:	cmp	w0, #0x20
  403580:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403584:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403588:	b.eq	403524 <printf@plt+0x1fd4>  // b.none
  40358c:	cmp	w0, #0x29
  403590:	b.eq	403544 <printf@plt+0x1ff4>  // b.none
  403594:	and	w20, w0, #0xff
  403598:	ldr	w1, [x24, #32]
  40359c:	ldr	w0, [x24, #36]
  4035a0:	cmp	w1, w0
  4035a4:	b.lt	40355c <printf@plt+0x200c>  // b.tstop
  4035a8:	b	403554 <printf@plt+0x2004>
  4035ac:	mov	x0, x28
  4035b0:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4035b4:	b	4034dc <printf@plt+0x1f8c>
  4035b8:	mov	x0, x22
  4035bc:	bl	40177c <printf@plt+0x22c>
  4035c0:	mov	w20, w0
  4035c4:	strh	wzr, [x24, #2]
  4035c8:	sub	w0, w0, #0x2b
  4035cc:	tst	w0, #0xfffffffd
  4035d0:	b.eq	403648 <printf@plt+0x20f8>  // b.none
  4035d4:	strh	wzr, [x24]
  4035d8:	cmn	w20, #0x1
  4035dc:	b.eq	4035ec <printf@plt+0x209c>  // b.none
  4035e0:	and	w0, w20, #0xff
  4035e4:	ldrb	w0, [x25, w0, sxtw]
  4035e8:	cbnz	w0, 403668 <printf@plt+0x2118>
  4035ec:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4035f0:	add	x1, x1, #0x70
  4035f4:	mov	x3, x1
  4035f8:	mov	x2, x1
  4035fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403600:	add	x0, x0, #0x8e0
  403604:	bl	40f540 <printf@plt+0xdff0>
  403608:	strh	wzr, [x24]
  40360c:	ldrh	w0, [x24, #2]
  403610:	add	w0, w0, #0x63
  403614:	and	w0, w0, #0xffff
  403618:	cmp	w0, #0xc6
  40361c:	b.ls	403270 <printf@plt+0x1d20>  // b.plast
  403620:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403624:	add	x1, x1, #0x70
  403628:	mov	x3, x1
  40362c:	mov	x2, x1
  403630:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403634:	add	x0, x0, #0x908
  403638:	bl	40f540 <printf@plt+0xdff0>
  40363c:	strh	wzr, [x24, #2]
  403640:	strh	wzr, [x24]
  403644:	b	403270 <printf@plt+0x1d20>
  403648:	mov	w0, #0xffffffff            	// #-1
  40364c:	cmp	w20, #0x2b
  403650:	cneg	w0, w0, eq  // eq = none
  403654:	strh	w0, [x24]
  403658:	mov	x0, x22
  40365c:	bl	40177c <printf@plt+0x22c>
  403660:	mov	w20, w0
  403664:	b	4035d8 <printf@plt+0x2088>
  403668:	ldrh	w0, [x24, #2]
  40366c:	ubfiz	w1, w0, #2, #14
  403670:	add	w1, w1, w0
  403674:	ubfiz	w1, w1, #1, #15
  403678:	sub	w0, w20, #0x30
  40367c:	add	w1, w0, w1
  403680:	strh	w1, [x24, #2]
  403684:	mov	x0, x22
  403688:	bl	40177c <printf@plt+0x22c>
  40368c:	mov	w20, w0
  403690:	cmn	w0, #0x1
  403694:	b.eq	40360c <printf@plt+0x20bc>  // b.none
  403698:	and	w0, w0, #0xff
  40369c:	ldrb	w0, [x25, w0, sxtw]
  4036a0:	cbnz	w0, 403668 <printf@plt+0x2118>
  4036a4:	b	40360c <printf@plt+0x20bc>
  4036a8:	mov	x0, x22
  4036ac:	bl	40177c <printf@plt+0x22c>
  4036b0:	mov	w20, w0
  4036b4:	mov	w0, #0x1                   	// #1
  4036b8:	str	w0, [x24, #40]
  4036bc:	b	403270 <printf@plt+0x1d20>
  4036c0:	mov	x0, x22
  4036c4:	bl	40177c <printf@plt+0x22c>
  4036c8:	mov	w20, w0
  4036cc:	mov	w0, #0x1                   	// #1
  4036d0:	strb	w0, [x24, #45]
  4036d4:	b	403270 <printf@plt+0x1d20>
  4036d8:	mov	x0, x22
  4036dc:	bl	40177c <printf@plt+0x22c>
  4036e0:	mov	w20, w0
  4036e4:	strh	wzr, [x24, #6]
  4036e8:	sub	w0, w0, #0x2b
  4036ec:	tst	w0, #0xfffffffd
  4036f0:	b.eq	403768 <printf@plt+0x2218>  // b.none
  4036f4:	strh	wzr, [x24, #4]
  4036f8:	cmn	w20, #0x1
  4036fc:	b.eq	40370c <printf@plt+0x21bc>  // b.none
  403700:	and	w0, w20, #0xff
  403704:	ldrb	w0, [x25, w0, sxtw]
  403708:	cbnz	w0, 403788 <printf@plt+0x2238>
  40370c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403710:	add	x1, x1, #0x70
  403714:	mov	x3, x1
  403718:	mov	x2, x1
  40371c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403720:	add	x0, x0, #0x920
  403724:	bl	40f540 <printf@plt+0xdff0>
  403728:	strh	wzr, [x24, #4]
  40372c:	ldrh	w0, [x24, #6]
  403730:	add	w0, w0, #0x48
  403734:	and	w0, w0, #0xffff
  403738:	cmp	w0, #0x90
  40373c:	b.ls	403270 <printf@plt+0x1d20>  // b.plast
  403740:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403744:	add	x1, x1, #0x70
  403748:	mov	x3, x1
  40374c:	mov	x2, x1
  403750:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403754:	add	x0, x0, #0x948
  403758:	bl	40f540 <printf@plt+0xdff0>
  40375c:	strh	wzr, [x24, #6]
  403760:	strh	wzr, [x24, #4]
  403764:	b	403270 <printf@plt+0x1d20>
  403768:	mov	w0, #0xffffffff            	// #-1
  40376c:	cmp	w20, #0x2b
  403770:	cneg	w0, w0, eq  // eq = none
  403774:	strh	w0, [x24, #4]
  403778:	mov	x0, x22
  40377c:	bl	40177c <printf@plt+0x22c>
  403780:	mov	w20, w0
  403784:	b	4036f8 <printf@plt+0x21a8>
  403788:	ldrh	w0, [x24, #6]
  40378c:	ubfiz	w1, w0, #2, #14
  403790:	add	w1, w1, w0
  403794:	ubfiz	w1, w1, #1, #15
  403798:	sub	w0, w20, #0x30
  40379c:	add	w1, w0, w1
  4037a0:	strh	w1, [x24, #6]
  4037a4:	mov	x0, x22
  4037a8:	bl	40177c <printf@plt+0x22c>
  4037ac:	mov	w20, w0
  4037b0:	cmn	w0, #0x1
  4037b4:	b.eq	40372c <printf@plt+0x21dc>  // b.none
  4037b8:	and	w0, w0, #0xff
  4037bc:	ldrb	w0, [x25, w0, sxtw]
  4037c0:	cbnz	w0, 403788 <printf@plt+0x2238>
  4037c4:	b	40372c <printf@plt+0x21dc>
  4037c8:	mov	x0, x22
  4037cc:	bl	40177c <printf@plt+0x22c>
  4037d0:	mov	w20, w0
  4037d4:	cmp	w0, #0x20
  4037d8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4037dc:	b.ne	4037f8 <printf@plt+0x22a8>  // b.any
  4037e0:	mov	x0, x22
  4037e4:	bl	40177c <printf@plt+0x22c>
  4037e8:	mov	w20, w0
  4037ec:	cmp	w0, #0x20
  4037f0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4037f4:	b.eq	4037e0 <printf@plt+0x2290>  // b.none
  4037f8:	cmp	w20, #0x28
  4037fc:	b.eq	40385c <printf@plt+0x230c>  // b.none
  403800:	sub	w0, w20, #0x2b
  403804:	tst	w0, #0xfffffffd
  403808:	b.ne	403918 <printf@plt+0x23c8>  // b.any
  40380c:	mov	w1, w20
  403810:	add	x0, x24, #0x40
  403814:	bl	410af0 <_ZdlPvm@@Base+0x3b0>
  403818:	mov	x0, x22
  40381c:	bl	40177c <printf@plt+0x22c>
  403820:	mov	w20, w0
  403824:	cmn	w20, #0x1
  403828:	b.eq	403838 <printf@plt+0x22e8>  // b.none
  40382c:	and	w0, w20, #0xff
  403830:	ldrb	w0, [x25, w0, sxtw]
  403834:	cbnz	w0, 403960 <printf@plt+0x2410>
  403838:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40383c:	add	x1, x1, #0x70
  403840:	mov	x3, x1
  403844:	mov	x2, x1
  403848:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  40384c:	add	x0, x0, #0x968
  403850:	bl	40f540 <printf@plt+0xdff0>
  403854:	str	wzr, [x24, #100]
  403858:	b	403270 <printf@plt+0x1d20>
  40385c:	add	x21, x24, #0x40
  403860:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  403864:	add	x1, x1, #0xb08
  403868:	mov	x0, x21
  40386c:	bl	410a64 <_ZdlPvm@@Base+0x324>
  403870:	mov	x0, x22
  403874:	bl	40177c <printf@plt+0x22c>
  403878:	cmp	w0, #0x29
  40387c:	b.eq	403908 <printf@plt+0x23b8>  // b.none
  403880:	cmp	w0, #0xa
  403884:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403888:	b.ne	4038e8 <printf@plt+0x2398>  // b.any
  40388c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403890:	add	x1, x1, #0x70
  403894:	mov	x3, x1
  403898:	mov	x2, x1
  40389c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4038a0:	add	x0, x0, #0x420
  4038a4:	bl	40f540 <printf@plt+0xdff0>
  4038a8:	mov	x0, x24
  4038ac:	bl	402f20 <printf@plt+0x19d0>
  4038b0:	mov	x20, #0x0                   	// #0
  4038b4:	b	40312c <printf@plt+0x1bdc>
  4038b8:	ldr	x2, [x24, #64]
  4038bc:	ldr	w0, [x24, #72]
  4038c0:	add	w3, w0, #0x1
  4038c4:	str	w3, [x24, #72]
  4038c8:	strb	w20, [x2, w0, sxtw]
  4038cc:	mov	x0, x22
  4038d0:	bl	40177c <printf@plt+0x22c>
  4038d4:	cmp	w0, #0x29
  4038d8:	b.eq	403908 <printf@plt+0x23b8>  // b.none
  4038dc:	cmp	w0, #0xa
  4038e0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4038e4:	b.eq	40388c <printf@plt+0x233c>  // b.none
  4038e8:	and	w20, w0, #0xff
  4038ec:	ldr	w1, [x24, #72]
  4038f0:	ldr	w0, [x24, #76]
  4038f4:	cmp	w1, w0
  4038f8:	b.lt	4038b8 <printf@plt+0x2368>  // b.tstop
  4038fc:	mov	x0, x21
  403900:	bl	410b88 <_ZdlPvm@@Base+0x448>
  403904:	b	4038b8 <printf@plt+0x2368>
  403908:	mov	x0, x22
  40390c:	bl	40177c <printf@plt+0x22c>
  403910:	mov	w20, w0
  403914:	b	403854 <printf@plt+0x2304>
  403918:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40391c:	add	x1, x1, #0xb08
  403920:	add	x0, x24, #0x40
  403924:	bl	410a64 <_ZdlPvm@@Base+0x324>
  403928:	b	403824 <printf@plt+0x22d4>
  40392c:	ldr	x2, [x24, #64]
  403930:	ldr	w0, [x24, #72]
  403934:	add	w3, w0, #0x1
  403938:	str	w3, [x24, #72]
  40393c:	strb	w20, [x2, w0, sxtw]
  403940:	mov	x0, x22
  403944:	bl	40177c <printf@plt+0x22c>
  403948:	mov	w20, w0
  40394c:	cmn	w0, #0x1
  403950:	b.eq	403854 <printf@plt+0x2304>  // b.none
  403954:	and	w0, w0, #0xff
  403958:	ldrb	w0, [x25, w0, sxtw]
  40395c:	cbz	w0, 403854 <printf@plt+0x2304>
  403960:	and	w20, w20, #0xff
  403964:	ldr	w1, [x24, #72]
  403968:	ldr	w0, [x24, #76]
  40396c:	cmp	w1, w0
  403970:	b.lt	40392c <printf@plt+0x23dc>  // b.tstop
  403974:	add	x0, x24, #0x40
  403978:	bl	410b88 <_ZdlPvm@@Base+0x448>
  40397c:	b	40392c <printf@plt+0x23dc>
  403980:	mov	x0, x22
  403984:	bl	40177c <printf@plt+0x22c>
  403988:	mov	w20, w0
  40398c:	mov	w0, #0x1                   	// #1
  403990:	str	w0, [x24, #100]
  403994:	str	wzr, [x24, #96]
  403998:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40399c:	add	x1, x1, #0xb08
  4039a0:	add	x0, x24, #0x40
  4039a4:	bl	410a64 <_ZdlPvm@@Base+0x324>
  4039a8:	b	403270 <printf@plt+0x1d20>
  4039ac:	mov	x0, x22
  4039b0:	bl	40177c <printf@plt+0x22c>
  4039b4:	mov	w20, w0
  4039b8:	mov	w0, #0x1                   	// #1
  4039bc:	strb	w0, [x24, #44]
  4039c0:	b	403270 <printf@plt+0x1d20>
  4039c4:	mov	x0, x22
  4039c8:	bl	40177c <printf@plt+0x22c>
  4039cc:	mov	w20, w0
  4039d0:	ldr	w0, [x24, #84]
  4039d4:	add	w0, w0, #0x1
  4039d8:	str	w0, [x24, #84]
  4039dc:	b	403270 <printf@plt+0x1d20>
  4039e0:	mov	x0, x22
  4039e4:	bl	40177c <printf@plt+0x22c>
  4039e8:	mov	w20, w0
  4039ec:	b	403270 <printf@plt+0x1d20>
  4039f0:	ldrb	w0, [x19, #10]
  4039f4:	cmp	w0, w20
  4039f8:	b.ne	403a0c <printf@plt+0x24bc>  // b.any
  4039fc:	mov	x0, x22
  403a00:	bl	40177c <printf@plt+0x22c>
  403a04:	mov	w20, w0
  403a08:	b	403270 <printf@plt+0x1d20>
  403a0c:	ldr	w0, [x24, #84]
  403a10:	cmp	w0, #0x2
  403a14:	b.gt	403a2c <printf@plt+0x24dc>
  403a18:	cmp	w20, #0x2c
  403a1c:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  403a20:	b.eq	403a54 <printf@plt+0x2504>  // b.none
  403a24:	mov	x21, x24
  403a28:	b	4030f8 <printf@plt+0x1ba8>
  403a2c:	mov	w0, #0x2                   	// #2
  403a30:	str	w0, [x24, #84]
  403a34:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403a38:	add	x1, x1, #0x70
  403a3c:	mov	x3, x1
  403a40:	mov	x2, x1
  403a44:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403a48:	add	x0, x0, #0x988
  403a4c:	bl	40f540 <printf@plt+0xdff0>
  403a50:	b	403a18 <printf@plt+0x24c8>
  403a54:	mov	x0, x22
  403a58:	bl	40177c <printf@plt+0x22c>
  403a5c:	mov	w20, w0
  403a60:	mov	w0, #0x1                   	// #1
  403a64:	str	w0, [x24, #92]
  403a68:	b	403a24 <printf@plt+0x24d4>
  403a6c:	mov	x0, x22
  403a70:	bl	40177c <printf@plt+0x22c>
  403a74:	cmp	w0, #0x20
  403a78:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403a7c:	b.eq	403a6c <printf@plt+0x251c>  // b.none
  403a80:	cmp	w0, #0xa
  403a84:	b.ne	403a9c <printf@plt+0x254c>  // b.any
  403a88:	cbz	x21, 403ac8 <printf@plt+0x2578>
  403a8c:	mov	w0, #0x1                   	// #1
  403a90:	str	w0, [x21, #92]
  403a94:	mov	x0, #0x0                   	// #0
  403a98:	b	403af8 <printf@plt+0x25a8>
  403a9c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403aa0:	add	x1, x1, #0x70
  403aa4:	mov	x3, x1
  403aa8:	mov	x2, x1
  403aac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403ab0:	add	x0, x0, #0x9b8
  403ab4:	bl	40f540 <printf@plt+0xdff0>
  403ab8:	mov	x0, x21
  403abc:	bl	402f20 <printf@plt+0x19d0>
  403ac0:	mov	x20, #0x0                   	// #0
  403ac4:	b	40312c <printf@plt+0x1bdc>
  403ac8:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403acc:	add	x1, x1, #0x70
  403ad0:	mov	x3, x1
  403ad4:	mov	x2, x1
  403ad8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403adc:	add	x0, x0, #0x9d8
  403ae0:	bl	40f540 <printf@plt+0xdff0>
  403ae4:	mov	x0, #0x0                   	// #0
  403ae8:	bl	402f20 <printf@plt+0x19d0>
  403aec:	mov	x20, x21
  403af0:	b	40312c <printf@plt+0x1bdc>
  403af4:	mov	x21, x1
  403af8:	ldr	x1, [x21, #56]
  403afc:	str	x0, [x21, #56]
  403b00:	mov	x0, x21
  403b04:	cbnz	x1, 403af4 <printf@plt+0x25a4>
  403b08:	mov	x20, x21
  403b0c:	mov	w0, #0x0                   	// #0
  403b10:	mov	w22, #0x0                   	// #0
  403b14:	mov	w26, #0x0                   	// #0
  403b18:	b	403b28 <printf@plt+0x25d8>
  403b1c:	add	w0, w0, #0x1
  403b20:	ldr	x20, [x20, #56]
  403b24:	cbz	x20, 403b44 <printf@plt+0x25f4>
  403b28:	ldr	w1, [x20, #92]
  403b2c:	cbz	w1, 403b1c <printf@plt+0x25cc>
  403b30:	cmp	w26, w0
  403b34:	csinc	w26, w26, w0, gt
  403b38:	add	w22, w22, #0x1
  403b3c:	mov	w0, #0x0                   	// #0
  403b40:	b	403b20 <printf@plt+0x25d0>
  403b44:	cbz	x23, 403bc0 <printf@plt+0x2670>
  403b48:	ldr	w0, [x23, #4]
  403b4c:	cmp	w0, w26
  403b50:	b.lt	403b98 <printf@plt+0x2648>  // b.tstop
  403b54:	ldr	w0, [x23]
  403b58:	str	w0, [sp, #100]
  403b5c:	mov	w1, w22
  403b60:	mov	x0, x23
  403b64:	bl	402ad0 <printf@plt+0x1580>
  403b68:	mov	x20, x23
  403b6c:	mov	x22, x21
  403b70:	mov	w27, #0x0                   	// #0
  403b74:	str	wzr, [sp, #112]
  403b78:	sub	w0, w26, #0x1
  403b7c:	str	w0, [sp, #116]
  403b80:	adrp	x24, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403b84:	add	x24, x24, #0x70
  403b88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403b8c:	add	x0, x0, #0xa60
  403b90:	str	x0, [sp, #120]
  403b94:	b	403d54 <printf@plt+0x2804>
  403b98:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403b9c:	add	x1, x1, #0x70
  403ba0:	mov	x3, x1
  403ba4:	mov	x2, x1
  403ba8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403bac:	add	x0, x0, #0x9e8
  403bb0:	bl	40f540 <printf@plt+0xdff0>
  403bb4:	mov	x0, x21
  403bb8:	bl	402f20 <printf@plt+0x19d0>
  403bbc:	b	40312c <printf@plt+0x1bdc>
  403bc0:	mov	x0, #0x38                  	// #56
  403bc4:	bl	4106d0 <_Znwm@@Base>
  403bc8:	mov	x20, x0
  403bcc:	mov	w2, w26
  403bd0:	mov	w1, w22
  403bd4:	bl	4027e0 <printf@plt+0x1290>
  403bd8:	str	wzr, [sp, #100]
  403bdc:	b	403b6c <printf@plt+0x261c>
  403be0:	str	w1, [x0, x25, lsl #2]
  403be4:	b	403bf0 <printf@plt+0x26a0>
  403be8:	ldr	w0, [x22, #80]
  403bec:	tbz	w0, #31, 403c9c <printf@plt+0x274c>
  403bf0:	ldr	w0, [x22, #96]
  403bf4:	cbz	w0, 403c20 <printf@plt+0x26d0>
  403bf8:	ldr	x0, [x20, #24]
  403bfc:	ldrb	w1, [x0, x25]
  403c00:	cbnz	w1, 403c20 <printf@plt+0x26d0>
  403c04:	cbz	x23, 403cb4 <printf@plt+0x2764>
  403c08:	mov	x3, x24
  403c0c:	mov	x2, x24
  403c10:	mov	x1, x24
  403c14:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403c18:	add	x0, x0, #0xa90
  403c1c:	bl	40f540 <printf@plt+0xdff0>
  403c20:	ldr	w0, [x22, #100]
  403c24:	cbz	w0, 403c50 <printf@plt+0x2700>
  403c28:	ldr	x0, [x20, #32]
  403c2c:	ldrb	w1, [x0, x25]
  403c30:	cbnz	w1, 403c50 <printf@plt+0x2700>
  403c34:	cbz	x23, 403cc0 <printf@plt+0x2770>
  403c38:	mov	x3, x24
  403c3c:	mov	x2, x24
  403c40:	mov	x1, x24
  403c44:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403c48:	add	x0, x0, #0xad0
  403c4c:	bl	40f540 <printf@plt+0xdff0>
  403c50:	ldr	w1, [x22, #72]
  403c54:	cbz	w1, 403cf8 <printf@plt+0x27a8>
  403c58:	lsl	x28, x25, #4
  403c5c:	ldr	x0, [x20, #16]
  403c60:	add	x2, x0, x28
  403c64:	ldr	w2, [x2, #8]
  403c68:	cbz	w2, 403ce8 <printf@plt+0x2798>
  403c6c:	cmp	w1, w2
  403c70:	b.eq	403cd4 <printf@plt+0x2784>  // b.none
  403c74:	add	w1, w27, #0x1
  403c78:	add	x0, sp, #0x90
  403c7c:	bl	40f0b4 <printf@plt+0xdb64>
  403c80:	mov	x3, x24
  403c84:	mov	x2, x24
  403c88:	add	x1, sp, #0x90
  403c8c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403c90:	add	x0, x0, #0xb10
  403c94:	bl	40f540 <printf@plt+0xdff0>
  403c98:	b	403ce8 <printf@plt+0x2798>
  403c9c:	mov	x3, x24
  403ca0:	mov	x2, x24
  403ca4:	mov	x1, x24
  403ca8:	ldr	x0, [sp, #120]
  403cac:	bl	40f540 <printf@plt+0xdff0>
  403cb0:	b	403bf0 <printf@plt+0x26a0>
  403cb4:	mov	w1, #0x1                   	// #1
  403cb8:	strb	w1, [x0, x25]
  403cbc:	b	403c20 <printf@plt+0x26d0>
  403cc0:	mov	w1, #0x1                   	// #1
  403cc4:	strb	w1, [x0, x25]
  403cc8:	mov	w0, #0x1                   	// #1
  403ccc:	str	w0, [sp, #112]
  403cd0:	b	403c50 <printf@plt+0x2700>
  403cd4:	sxtw	x2, w2
  403cd8:	ldr	x1, [x22, #64]
  403cdc:	ldr	x0, [x0, x28]
  403ce0:	bl	401320 <memcmp@plt>
  403ce4:	cbnz	w0, 403c74 <printf@plt+0x2724>
  403ce8:	ldr	x0, [x20, #16]
  403cec:	add	x1, x22, #0x40
  403cf0:	add	x0, x0, x28
  403cf4:	bl	410a0c <_ZdlPvm@@Base+0x2cc>
  403cf8:	ldr	w0, [x22, #88]
  403cfc:	cbz	w0, 403d18 <printf@plt+0x27c8>
  403d00:	cbnz	w27, 403e00 <printf@plt+0x28b0>
  403d04:	ldr	x0, [x20, #48]
  403d08:	ldr	x1, [sp, #104]
  403d0c:	ldr	x0, [x0, x1, lsl #3]
  403d10:	ldr	w1, [x22, #88]
  403d14:	strb	w1, [x0, x25]
  403d18:	ldr	x0, [x20, #48]
  403d1c:	ldr	x1, [sp, #104]
  403d20:	ldr	x0, [x0, x1, lsl #3]
  403d24:	add	x25, x0, x25
  403d28:	ldr	w0, [x22, #84]
  403d2c:	strb	w0, [x25, #1]
  403d30:	ldr	w0, [x22, #92]
  403d34:	add	w27, w27, #0x1
  403d38:	cbz	w0, 403d4c <printf@plt+0x27fc>
  403d3c:	ldr	w0, [sp, #100]
  403d40:	add	w0, w0, #0x1
  403d44:	str	w0, [sp, #100]
  403d48:	mov	w27, #0x0                   	// #0
  403d4c:	ldr	x22, [x22, #56]
  403d50:	cbz	x22, 403e14 <printf@plt+0x28c4>
  403d54:	ldrsw	x2, [sp, #100]
  403d58:	str	x2, [sp, #104]
  403d5c:	sxtw	x25, w27
  403d60:	ldr	x1, [x20, #40]
  403d64:	sbfiz	x0, x27, #3, #32
  403d68:	sub	x0, x0, x25
  403d6c:	lsl	x0, x0, #3
  403d70:	ldr	x1, [x1, x2, lsl #3]
  403d74:	add	x28, x1, x0
  403d78:	ldr	w2, [x22]
  403d7c:	str	w2, [x1, x0]
  403d80:	ldr	w0, [x22, #4]
  403d84:	str	w0, [x28, #4]
  403d88:	add	x1, x22, #0x8
  403d8c:	add	x0, x28, #0x8
  403d90:	bl	410a0c <_ZdlPvm@@Base+0x2cc>
  403d94:	add	x1, x22, #0x18
  403d98:	add	x0, x28, #0x18
  403d9c:	bl	410a0c <_ZdlPvm@@Base+0x2cc>
  403da0:	ldr	w0, [x22, #40]
  403da4:	str	w0, [x28, #40]
  403da8:	ldrb	w0, [x22, #44]
  403dac:	strb	w0, [x28, #44]
  403db0:	ldrb	w0, [x22, #45]
  403db4:	strb	w0, [x28, #45]
  403db8:	ldr	w0, [x22, #48]
  403dbc:	str	w0, [x28, #48]
  403dc0:	ldr	w0, [sp, #116]
  403dc4:	cmp	w0, w27
  403dc8:	b.le	403be8 <printf@plt+0x2698>
  403dcc:	ldr	w1, [x22, #80]
  403dd0:	ldr	x0, [x20, #8]
  403dd4:	ldr	w2, [x0, x25, lsl #2]
  403dd8:	cmp	w1, w2
  403ddc:	b.le	403bf0 <printf@plt+0x26a0>
  403de0:	cbz	x23, 403be0 <printf@plt+0x2690>
  403de4:	mov	x3, x24
  403de8:	mov	x2, x24
  403dec:	mov	x1, x24
  403df0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403df4:	add	x0, x0, #0xa28
  403df8:	bl	40f540 <printf@plt+0xdff0>
  403dfc:	b	403bf0 <printf@plt+0x26a0>
  403e00:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  403e04:	add	x1, x1, #0x3c0
  403e08:	mov	w0, #0x4b3                 	// #1203
  403e0c:	bl	40eb6c <printf@plt+0xd61c>
  403e10:	b	403d04 <printf@plt+0x27b4>
  403e14:	mov	x0, x21
  403e18:	bl	402f20 <printf@plt+0x19d0>
  403e1c:	cmp	w26, #0x0
  403e20:	b.le	403f3c <printf@plt+0x29ec>
  403e24:	ldrsw	x0, [x20]
  403e28:	ldr	x1, [x20, #40]
  403e2c:	add	x0, x1, x0, lsl #3
  403e30:	ldur	x0, [x0, #-8]
  403e34:	add	x0, x0, #0x30
  403e38:	mov	w1, #0x0                   	// #0
  403e3c:	ldr	w2, [x0]
  403e40:	sub	w3, w2, #0x7
  403e44:	cmp	w3, #0x1
  403e48:	ccmp	w2, #0x5, #0x4, hi  // hi = pmore
  403e4c:	b.ne	403ee8 <printf@plt+0x2998>  // b.any
  403e50:	add	w1, w1, #0x1
  403e54:	add	x0, x0, #0x38
  403e58:	cmp	w26, w1
  403e5c:	b.ne	403e3c <printf@plt+0x28ec>  // b.any
  403e60:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403e64:	add	x1, x1, #0x70
  403e68:	mov	x3, x1
  403e6c:	mov	x2, x1
  403e70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403e74:	add	x0, x0, #0xb70
  403e78:	bl	40f540 <printf@plt+0xdff0>
  403e7c:	mov	x0, x20
  403e80:	bl	402d44 <printf@plt+0x17f4>
  403e84:	mov	x1, #0x38                  	// #56
  403e88:	mov	x0, x20
  403e8c:	bl	410740 <_ZdlPvm@@Base>
  403e90:	mov	x20, x22
  403e94:	b	40312c <printf@plt+0x1bdc>
  403e98:	mov	x19, x0
  403e9c:	mov	x1, #0x68                  	// #104
  403ea0:	mov	x0, x24
  403ea4:	bl	410740 <_ZdlPvm@@Base>
  403ea8:	mov	x0, x19
  403eac:	bl	4014f0 <_Unwind_Resume@plt>
  403eb0:	mov	x19, x0
  403eb4:	mov	x1, #0x38                  	// #56
  403eb8:	mov	x0, x20
  403ebc:	bl	410740 <_ZdlPvm@@Base>
  403ec0:	mov	x0, x19
  403ec4:	bl	4014f0 <_Unwind_Resume@plt>
  403ec8:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403ecc:	add	x1, x1, #0x70
  403ed0:	mov	x3, x1
  403ed4:	mov	x2, x1
  403ed8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403edc:	add	x0, x0, #0xb70
  403ee0:	bl	40f540 <printf@plt+0xdff0>
  403ee4:	b	403e7c <printf@plt+0x292c>
  403ee8:	cmp	w26, w1
  403eec:	b.le	403ec8 <printf@plt+0x2978>
  403ef0:	ldr	w0, [sp, #112]
  403ef4:	cbz	w0, 40312c <printf@plt+0x1bdc>
  403ef8:	ldr	w0, [x19]
  403efc:	tbz	w0, #1, 40312c <printf@plt+0x1bdc>
  403f00:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403f04:	add	x1, x1, #0x70
  403f08:	mov	x3, x1
  403f0c:	mov	x2, x1
  403f10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403f14:	add	x0, x0, #0xb30
  403f18:	bl	40f540 <printf@plt+0xdff0>
  403f1c:	ldr	w0, [x19]
  403f20:	and	w0, w0, #0xfffffffd
  403f24:	str	w0, [x19]
  403f28:	b	40312c <printf@plt+0x1bdc>
  403f2c:	mov	w28, #0x4                   	// #4
  403f30:	b	403150 <printf@plt+0x1c00>
  403f34:	mov	w28, #0x1                   	// #1
  403f38:	b	403150 <printf@plt+0x1c00>
  403f3c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  403f40:	add	x1, x1, #0x70
  403f44:	mov	x3, x1
  403f48:	mov	x2, x1
  403f4c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  403f50:	add	x0, x0, #0xb70
  403f54:	bl	40f540 <printf@plt+0xdff0>
  403f58:	b	403e7c <printf@plt+0x292c>
  403f5c:	stp	x29, x30, [sp, #-224]!
  403f60:	mov	x29, sp
  403f64:	stp	x19, x20, [sp, #16]
  403f68:	stp	x21, x22, [sp, #32]
  403f6c:	stp	x23, x24, [sp, #48]
  403f70:	stp	x25, x26, [sp, #64]
  403f74:	stp	x27, x28, [sp, #80]
  403f78:	str	x0, [sp, #104]
  403f7c:	mov	x27, x1
  403f80:	mov	x19, x2
  403f84:	str	x2, [sp, #128]
  403f88:	ldrb	w0, [x2, #10]
  403f8c:	str	w0, [sp, #116]
  403f90:	ldr	w21, [x1, #4]
  403f94:	mov	x0, #0x88                  	// #136
  403f98:	bl	4106d0 <_Znwm@@Base>
  403f9c:	mov	x24, x0
  403fa0:	ldrb	w4, [x19, #11]
  403fa4:	ldr	w3, [x19, #4]
  403fa8:	ldr	w2, [x19]
  403fac:	mov	w1, w21
  403fb0:	bl	405f3c <printf@plt+0x49ec>
  403fb4:	ldrb	w1, [x19, #8]
  403fb8:	cbnz	w1, 403fd0 <printf@plt+0x2a80>
  403fbc:	str	wzr, [sp, #112]
  403fc0:	mov	w22, #0x0                   	// #0
  403fc4:	add	x0, sp, #0xb0
  403fc8:	str	x0, [sp, #152]
  403fcc:	b	404a6c <printf@plt+0x351c>
  403fd0:	ldr	x0, [sp, #128]
  403fd4:	ldrb	w2, [x0, #9]
  403fd8:	mov	x0, x24
  403fdc:	bl	406288 <printf@plt+0x4d38>
  403fe0:	b	403fbc <printf@plt+0x2a6c>
  403fe4:	ldr	x0, [sp, #104]
  403fe8:	bl	40177c <printf@plt+0x22c>
  403fec:	mov	w1, w0
  403ff0:	cmn	w0, #0x1
  403ff4:	b.eq	40400c <printf@plt+0x2abc>  // b.none
  403ff8:	and	w2, w0, #0xff
  403ffc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  404000:	add	x0, x0, #0x768
  404004:	ldrb	w0, [x0, w2, sxtw]
  404008:	cbnz	w0, 404028 <printf@plt+0x2ad8>
  40400c:	ldr	x0, [sp, #104]
  404010:	bl	4016d0 <printf@plt+0x180>
  404014:	add	x0, sp, #0xb0
  404018:	bl	410880 <_ZdlPvm@@Base+0x140>
  40401c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404020:	ldr	w20, [x0, #252]
  404024:	b	4049d4 <printf@plt+0x3484>
  404028:	ldr	x0, [sp, #104]
  40402c:	bl	4016d0 <printf@plt+0x180>
  404030:	b	404050 <printf@plt+0x2b00>
  404034:	mov	w1, w22
  404038:	mov	x0, x24
  40403c:	bl	406488 <printf@plt+0x4f38>
  404040:	b	404a6c <printf@plt+0x351c>
  404044:	mov	w1, w0
  404048:	ldr	x0, [sp, #104]
  40404c:	bl	4016d0 <printf@plt+0x180>
  404050:	add	x0, sp, #0xa0
  404054:	bl	410880 <_ZdlPvm@@Base+0x140>
  404058:	ldr	w0, [x27]
  40405c:	ldr	w1, [sp, #112]
  404060:	cmp	w0, w1
  404064:	b.gt	404094 <printf@plt+0x2b44>
  404068:	sub	w0, w0, #0x1
  40406c:	str	w0, [sp, #112]
  404070:	ldrsw	x0, [sp, #112]
  404074:	mov	x1, x0
  404078:	str	x0, [sp, #144]
  40407c:	ldr	x0, [x27, #40]
  404080:	ldr	x0, [x0, x1, lsl #3]
  404084:	str	x0, [sp, #120]
  404088:	str	wzr, [sp, #140]
  40408c:	mov	w19, #0x0                   	// #0
  404090:	b	404878 <printf@plt+0x3328>
  404094:	sub	w0, w0, #0x1
  404098:	ldr	w1, [sp, #112]
  40409c:	cmp	w1, w0
  4040a0:	b.ge	404070 <printf@plt+0x2b20>  // b.tcont
  4040a4:	sbfiz	x20, x1, #3, #32
  4040a8:	adrp	x23, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4040ac:	add	x23, x23, #0xfc
  4040b0:	adrp	x25, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4040b4:	b	404130 <printf@plt+0x2be0>
  4040b8:	add	x19, x19, #0x1
  4040bc:	cmp	w21, w19
  4040c0:	b.le	4040f8 <printf@plt+0x2ba8>
  4040c4:	ldr	x1, [x27, #40]
  4040c8:	lsl	x0, x19, #3
  4040cc:	sub	x0, x0, x19
  4040d0:	ldr	x4, [x1, x20]
  4040d4:	ldr	w6, [x23]
  4040d8:	ldr	x5, [x25, #136]
  4040dc:	add	x4, x4, x0, lsl #3
  4040e0:	add	x3, sp, #0xa0
  4040e4:	mov	w2, w19
  4040e8:	mov	w1, w22
  4040ec:	mov	x0, x24
  4040f0:	bl	406bd4 <printf@plt+0x5684>
  4040f4:	b	4040b8 <printf@plt+0x2b68>
  4040f8:	ldr	x0, [x27, #48]
  4040fc:	ldr	x2, [x0, x20]
  404100:	mov	w1, w22
  404104:	mov	x0, x24
  404108:	bl	407474 <printf@plt+0x5f24>
  40410c:	ldr	w0, [sp, #112]
  404110:	add	w1, w0, #0x1
  404114:	str	w1, [sp, #112]
  404118:	add	w22, w22, #0x1
  40411c:	add	x20, x20, #0x8
  404120:	ldr	w0, [x27]
  404124:	sub	w0, w0, #0x1
  404128:	cmp	w0, w1
  40412c:	b.le	404070 <printf@plt+0x2b20>
  404130:	cmp	w21, #0x0
  404134:	b.le	4040f8 <printf@plt+0x2ba8>
  404138:	ldr	x0, [x27, #40]
  40413c:	ldr	x1, [x0, x20]
  404140:	add	x1, x1, #0x30
  404144:	mov	w2, #0x0                   	// #0
  404148:	ldr	w0, [x1]
  40414c:	sub	w0, w0, #0x7
  404150:	cmp	w0, #0x1
  404154:	b.hi	404cd4 <printf@plt+0x3784>  // b.pmore
  404158:	add	w2, w2, #0x1
  40415c:	add	x1, x1, #0x38
  404160:	cmp	w21, w2
  404164:	b.ne	404148 <printf@plt+0x2bf8>  // b.any
  404168:	mov	x19, #0x0                   	// #0
  40416c:	b	4040c4 <printf@plt+0x2b74>
  404170:	add	x0, sp, #0xa0
  404174:	bl	4110e8 <_ZdlPvm@@Base+0x9a8>
  404178:	b	4048ac <printf@plt+0x335c>
  40417c:	mov	w6, w25
  404180:	ldr	x5, [x28, #136]
  404184:	mov	x4, x20
  404188:	add	x3, sp, #0xc0
  40418c:	mov	w2, w19
  404190:	mov	w1, w22
  404194:	mov	x0, x24
  404198:	bl	406bd4 <printf@plt+0x5684>
  40419c:	add	x0, sp, #0xc0
  4041a0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4041a4:	add	w19, w19, #0x1
  4041a8:	add	x20, x20, #0x38
  4041ac:	cmp	w21, w19
  4041b0:	b.eq	404cb8 <printf@plt+0x3768>  // b.none
  4041b4:	ldr	w0, [x20, #48]
  4041b8:	cmp	w0, #0x5
  4041bc:	b.ne	4041d0 <printf@plt+0x2c80>  // b.any
  4041c0:	ldr	x1, [sp, #96]
  4041c4:	add	x0, sp, #0xc0
  4041c8:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  4041cc:	b	40417c <printf@plt+0x2c2c>
  4041d0:	cmp	w26, #0xa
  4041d4:	b.eq	404208 <printf@plt+0x2cb8>  // b.none
  4041d8:	cmp	w21, w19
  4041dc:	b.gt	404234 <printf@plt+0x2ce4>
  4041e0:	ldr	w0, [sp, #168]
  4041e4:	cbnz	w0, 404764 <printf@plt+0x3214>
  4041e8:	add	w19, w19, #0x1
  4041ec:	cmp	w26, #0xa
  4041f0:	b.eq	4048d8 <printf@plt+0x3388>  // b.none
  4041f4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4041f8:	add	x1, x1, #0xb08
  4041fc:	add	x0, sp, #0xa0
  404200:	bl	410a64 <_ZdlPvm@@Base+0x324>
  404204:	b	404854 <printf@plt+0x3304>
  404208:	mov	w26, #0xa                   	// #10
  40420c:	ldr	w0, [sp, #168]
  404210:	cmp	w0, #0x2
  404214:	b.ne	4041d8 <printf@plt+0x2c88>  // b.any
  404218:	ldr	x0, [sp, #160]
  40421c:	ldrb	w1, [x0]
  404220:	cmp	w1, #0x54
  404224:	b.eq	404268 <printf@plt+0x2d18>  // b.none
  404228:	mov	w26, #0xa                   	// #10
  40422c:	cmp	w21, w19
  404230:	b.le	40476c <printf@plt+0x321c>
  404234:	sbfiz	x4, x19, #3, #32
  404238:	sub	x4, x4, w19, sxtw
  40423c:	mov	w6, w25
  404240:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404244:	ldr	x5, [x0, #136]
  404248:	ldr	x0, [sp, #120]
  40424c:	add	x4, x0, x4, lsl #3
  404250:	add	x3, sp, #0xa0
  404254:	mov	w2, w19
  404258:	mov	w1, w22
  40425c:	mov	x0, x24
  404260:	bl	406bd4 <printf@plt+0x5684>
  404264:	b	4041e8 <printf@plt+0x2c98>
  404268:	ldrb	w0, [x0, #1]
  40426c:	cmp	w0, #0x7b
  404270:	b.ne	404228 <printf@plt+0x2cd8>  // b.any
  404274:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  404278:	add	x1, x1, #0xb08
  40427c:	add	x0, sp, #0xa0
  404280:	bl	410a64 <_ZdlPvm@@Base+0x324>
  404284:	add	w25, w25, #0x1
  404288:	mov	w20, #0x0                   	// #0
  40428c:	add	x23, sp, #0xa0
  404290:	b	404708 <printf@plt+0x31b8>
  404294:	cmp	w20, #0x7
  404298:	b.ne	404708 <printf@plt+0x31b8>  // b.any
  40429c:	b	4041d8 <printf@plt+0x2c88>
  4042a0:	mov	w20, #0x2                   	// #2
  4042a4:	b	404710 <printf@plt+0x31c0>
  4042a8:	mov	w20, #0x4                   	// #4
  4042ac:	b	404710 <printf@plt+0x31c0>
  4042b0:	mov	w26, w0
  4042b4:	cmn	w0, #0x1
  4042b8:	b.eq	404744 <printf@plt+0x31f4>  // b.none
  4042bc:	cmp	w20, #0x3
  4042c0:	b.eq	4045f4 <printf@plt+0x30a4>  // b.none
  4042c4:	b.hi	40433c <printf@plt+0x2dec>  // b.pmore
  4042c8:	cmp	w20, #0x1
  4042cc:	b.eq	4046d8 <printf@plt+0x3188>  // b.none
  4042d0:	cmp	w20, #0x2
  4042d4:	b.ne	4042e8 <printf@plt+0x2d98>  // b.any
  4042d8:	cmp	w0, #0x7d
  4042dc:	b.ne	404398 <printf@plt+0x2e48>  // b.any
  4042e0:	mov	w20, #0x3                   	// #3
  4042e4:	b	404710 <printf@plt+0x31c0>
  4042e8:	cbnz	w20, 404728 <printf@plt+0x31d8>
  4042ec:	cmp	w0, #0x54
  4042f0:	b.eq	4042a0 <printf@plt+0x2d50>  // b.none
  4042f4:	cmp	w0, #0x2e
  4042f8:	b.eq	4042a8 <printf@plt+0x2d58>  // b.none
  4042fc:	and	w0, w0, #0xff
  404300:	str	w0, [sp, #96]
  404304:	ldr	w1, [sp, #168]
  404308:	ldr	w0, [sp, #172]
  40430c:	cmp	w1, w0
  404310:	b.ge	40438c <printf@plt+0x2e3c>  // b.tcont
  404314:	ldr	w0, [sp, #168]
  404318:	add	w1, w0, #0x1
  40431c:	str	w1, [sp, #168]
  404320:	ldr	x1, [sp, #160]
  404324:	ldrb	w2, [sp, #96]
  404328:	strb	w2, [x1, w0, sxtw]
  40432c:	cmp	w26, #0xa
  404330:	b.eq	404708 <printf@plt+0x31b8>  // b.none
  404334:	mov	w20, #0x1                   	// #1
  404338:	b	404710 <printf@plt+0x31c0>
  40433c:	cmp	w20, #0x5
  404340:	b.eq	404480 <printf@plt+0x2f30>  // b.none
  404344:	cmp	w20, #0x6
  404348:	b.ne	404374 <printf@plt+0x2e24>  // b.any
  40434c:	cmp	w0, #0x20
  404350:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404354:	b.eq	4044e0 <printf@plt+0x2f90>  // b.none
  404358:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40435c:	ldr	w0, [x0, #464]
  404360:	cbnz	w0, 4044e0 <printf@plt+0x2f90>
  404364:	mov	x1, x28
  404368:	mov	x0, x23
  40436c:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  404370:	b	4045b8 <printf@plt+0x3068>
  404374:	cmp	w20, #0x4
  404378:	b.ne	404728 <printf@plt+0x31d8>  // b.any
  40437c:	cmp	w0, #0x6c
  404380:	b.ne	40440c <printf@plt+0x2ebc>  // b.any
  404384:	mov	w20, #0x5                   	// #5
  404388:	b	404710 <printf@plt+0x31c0>
  40438c:	mov	x0, x23
  404390:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404394:	b	404314 <printf@plt+0x2dc4>
  404398:	ldr	w1, [sp, #168]
  40439c:	ldr	w0, [sp, #172]
  4043a0:	cmp	w1, w0
  4043a4:	b.ge	4043f4 <printf@plt+0x2ea4>  // b.tcont
  4043a8:	ldr	w0, [sp, #168]
  4043ac:	add	w1, w0, #0x1
  4043b0:	str	w1, [sp, #168]
  4043b4:	ldr	x1, [sp, #160]
  4043b8:	mov	w2, #0x54                  	// #84
  4043bc:	strb	w2, [x1, w0, sxtw]
  4043c0:	and	w20, w26, #0xff
  4043c4:	ldr	w1, [sp, #168]
  4043c8:	ldr	w0, [sp, #172]
  4043cc:	cmp	w1, w0
  4043d0:	b.ge	404400 <printf@plt+0x2eb0>  // b.tcont
  4043d4:	ldr	w0, [sp, #168]
  4043d8:	add	w1, w0, #0x1
  4043dc:	str	w1, [sp, #168]
  4043e0:	ldr	x1, [sp, #160]
  4043e4:	strb	w20, [x1, w0, sxtw]
  4043e8:	cmp	w26, #0xa
  4043ec:	cset	w20, ne  // ne = any
  4043f0:	b	404708 <printf@plt+0x31b8>
  4043f4:	mov	x0, x23
  4043f8:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4043fc:	b	4043a8 <printf@plt+0x2e58>
  404400:	mov	x0, x23
  404404:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404408:	b	4043d4 <printf@plt+0x2e84>
  40440c:	ldr	w1, [sp, #168]
  404410:	ldr	w0, [sp, #172]
  404414:	cmp	w1, w0
  404418:	b.ge	404468 <printf@plt+0x2f18>  // b.tcont
  40441c:	ldr	w0, [sp, #168]
  404420:	add	w1, w0, #0x1
  404424:	str	w1, [sp, #168]
  404428:	ldr	x1, [sp, #160]
  40442c:	mov	w2, #0x2e                  	// #46
  404430:	strb	w2, [x1, w0, sxtw]
  404434:	and	w20, w26, #0xff
  404438:	ldr	w1, [sp, #168]
  40443c:	ldr	w0, [sp, #172]
  404440:	cmp	w1, w0
  404444:	b.ge	404474 <printf@plt+0x2f24>  // b.tcont
  404448:	ldr	w0, [sp, #168]
  40444c:	add	w1, w0, #0x1
  404450:	str	w1, [sp, #168]
  404454:	ldr	x1, [sp, #160]
  404458:	strb	w20, [x1, w0, sxtw]
  40445c:	cmp	w26, #0xa
  404460:	cset	w20, ne  // ne = any
  404464:	b	404708 <printf@plt+0x31b8>
  404468:	mov	x0, x23
  40446c:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404470:	b	40441c <printf@plt+0x2ecc>
  404474:	mov	x0, x23
  404478:	bl	410b88 <_ZdlPvm@@Base+0x448>
  40447c:	b	404448 <printf@plt+0x2ef8>
  404480:	cmp	w0, #0x66
  404484:	b.ne	404490 <printf@plt+0x2f40>  // b.any
  404488:	mov	w20, #0x6                   	// #6
  40448c:	b	404710 <printf@plt+0x31c0>
  404490:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  404494:	add	x1, x1, #0xb90
  404498:	mov	x0, x23
  40449c:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4044a0:	and	w20, w26, #0xff
  4044a4:	ldr	w1, [sp, #168]
  4044a8:	ldr	w0, [sp, #172]
  4044ac:	cmp	w1, w0
  4044b0:	b.ge	4044d4 <printf@plt+0x2f84>  // b.tcont
  4044b4:	ldr	w0, [sp, #168]
  4044b8:	add	w1, w0, #0x1
  4044bc:	str	w1, [sp, #168]
  4044c0:	ldr	x1, [sp, #160]
  4044c4:	strb	w20, [x1, w0, sxtw]
  4044c8:	cmp	w26, #0xa
  4044cc:	cset	w20, ne  // ne = any
  4044d0:	b	404708 <printf@plt+0x31b8>
  4044d4:	mov	x0, x23
  4044d8:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4044dc:	b	4044b4 <printf@plt+0x2f64>
  4044e0:	ldr	x0, [sp, #152]
  4044e4:	bl	410880 <_ZdlPvm@@Base+0x140>
  4044e8:	mov	x1, x28
  4044ec:	mov	x0, x23
  4044f0:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4044f4:	b	404510 <printf@plt+0x2fc0>
  4044f8:	ldr	x0, [sp, #152]
  4044fc:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404500:	b	404524 <printf@plt+0x2fd4>
  404504:	mov	w26, w0
  404508:	cmn	w0, #0x1
  40450c:	b.eq	40454c <printf@plt+0x2ffc>  // b.none
  404510:	and	w20, w26, #0xff
  404514:	ldr	w1, [sp, #184]
  404518:	ldr	w0, [sp, #188]
  40451c:	cmp	w1, w0
  404520:	b.ge	4044f8 <printf@plt+0x2fa8>  // b.tcont
  404524:	ldr	w0, [sp, #184]
  404528:	add	w1, w0, #0x1
  40452c:	str	w1, [sp, #184]
  404530:	ldr	x1, [sp, #176]
  404534:	strb	w20, [x1, w0, sxtw]
  404538:	cmp	w26, #0xa
  40453c:	b.eq	40454c <printf@plt+0x2ffc>  // b.none
  404540:	ldr	x0, [sp, #104]
  404544:	bl	40177c <printf@plt+0x22c>
  404548:	b	404504 <printf@plt+0x2fb4>
  40454c:	ldr	w1, [sp, #184]
  404550:	ldr	w0, [sp, #188]
  404554:	cmp	w1, w0
  404558:	b.ge	40457c <printf@plt+0x302c>  // b.tcont
  40455c:	ldr	w0, [sp, #184]
  404560:	add	w1, w0, #0x1
  404564:	str	w1, [sp, #184]
  404568:	ldr	x1, [sp, #176]
  40456c:	strb	wzr, [x1, w0, sxtw]
  404570:	ldr	x0, [sp, #176]
  404574:	bl	4104e4 <printf@plt+0xef94>
  404578:	b	404588 <printf@plt+0x3038>
  40457c:	ldr	x0, [sp, #152]
  404580:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404584:	b	40455c <printf@plt+0x300c>
  404588:	ldr	w1, [sp, #184]
  40458c:	sub	w1, w1, #0x1
  404590:	ldr	x20, [sp, #152]
  404594:	mov	x0, x20
  404598:	bl	410f94 <_ZdlPvm@@Base+0x854>
  40459c:	mov	x1, x20
  4045a0:	mov	x0, x23
  4045a4:	bl	410c44 <_ZdlPvm@@Base+0x504>
  4045a8:	mov	x0, x20
  4045ac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4045b0:	mov	w20, #0x0                   	// #0
  4045b4:	b	404710 <printf@plt+0x31c0>
  4045b8:	and	w26, w26, #0xff
  4045bc:	ldr	w1, [sp, #168]
  4045c0:	ldr	w0, [sp, #172]
  4045c4:	cmp	w1, w0
  4045c8:	b.ge	4045e8 <printf@plt+0x3098>  // b.tcont
  4045cc:	ldr	w0, [sp, #168]
  4045d0:	add	w1, w0, #0x1
  4045d4:	str	w1, [sp, #168]
  4045d8:	ldr	x1, [sp, #160]
  4045dc:	strb	w26, [x1, w0, sxtw]
  4045e0:	mov	w20, #0x1                   	// #1
  4045e4:	b	404710 <printf@plt+0x31c0>
  4045e8:	mov	x0, x23
  4045ec:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4045f0:	b	4045cc <printf@plt+0x307c>
  4045f4:	ldr	x0, [sp, #128]
  4045f8:	ldr	w0, [x0]
  4045fc:	tbnz	w0, #6, 404694 <printf@plt+0x3144>
  404600:	ldr	w0, [sp, #136]
  404604:	cmp	w0, w26
  404608:	ccmp	w26, #0xa, #0x4, ne  // ne = any
  40460c:	b.eq	40473c <printf@plt+0x31ec>  // b.none
  404610:	ldr	w1, [sp, #168]
  404614:	ldr	w0, [sp, #172]
  404618:	cmp	w1, w0
  40461c:	b.ge	4046b4 <printf@plt+0x3164>  // b.tcont
  404620:	ldr	w0, [sp, #168]
  404624:	add	w1, w0, #0x1
  404628:	str	w1, [sp, #168]
  40462c:	ldr	x1, [sp, #160]
  404630:	mov	w2, #0x54                  	// #84
  404634:	strb	w2, [x1, w0, sxtw]
  404638:	ldr	w1, [sp, #168]
  40463c:	ldr	w0, [sp, #172]
  404640:	cmp	w1, w0
  404644:	b.ge	4046c0 <printf@plt+0x3170>  // b.tcont
  404648:	ldr	w0, [sp, #168]
  40464c:	add	w1, w0, #0x1
  404650:	str	w1, [sp, #168]
  404654:	ldr	x1, [sp, #160]
  404658:	mov	w2, #0x7d                  	// #125
  40465c:	strb	w2, [x1, w0, sxtw]
  404660:	and	w26, w26, #0xff
  404664:	ldr	w1, [sp, #168]
  404668:	ldr	w0, [sp, #172]
  40466c:	cmp	w1, w0
  404670:	b.ge	4046cc <printf@plt+0x317c>  // b.tcont
  404674:	ldr	w0, [sp, #168]
  404678:	add	w1, w0, #0x1
  40467c:	str	w1, [sp, #168]
  404680:	ldr	x1, [sp, #160]
  404684:	strb	w26, [x1, w0, sxtw]
  404688:	mov	w20, #0x1                   	// #1
  40468c:	b	404710 <printf@plt+0x31c0>
  404690:	mov	w26, w0
  404694:	cmp	w26, #0x20
  404698:	b.ne	4046a8 <printf@plt+0x3158>  // b.any
  40469c:	ldr	x0, [sp, #104]
  4046a0:	bl	40177c <printf@plt+0x22c>
  4046a4:	b	404690 <printf@plt+0x3140>
  4046a8:	cmn	w26, #0x1
  4046ac:	b.ne	404600 <printf@plt+0x30b0>  // b.any
  4046b0:	b	404708 <printf@plt+0x31b8>
  4046b4:	mov	x0, x23
  4046b8:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4046bc:	b	404620 <printf@plt+0x30d0>
  4046c0:	mov	x0, x23
  4046c4:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4046c8:	b	404648 <printf@plt+0x30f8>
  4046cc:	mov	x0, x23
  4046d0:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4046d4:	b	404674 <printf@plt+0x3124>
  4046d8:	cmp	w0, #0xa
  4046dc:	cset	w20, ne  // ne = any
  4046e0:	and	w26, w0, #0xff
  4046e4:	ldr	w1, [sp, #168]
  4046e8:	ldr	w0, [sp, #172]
  4046ec:	cmp	w1, w0
  4046f0:	b.ge	40471c <printf@plt+0x31cc>  // b.tcont
  4046f4:	ldr	w0, [sp, #168]
  4046f8:	add	w1, w0, #0x1
  4046fc:	str	w1, [sp, #168]
  404700:	ldr	x1, [sp, #160]
  404704:	strb	w26, [x1, w0, sxtw]
  404708:	adrp	x26, 411000 <_ZdlPvm@@Base+0x8c0>
  40470c:	add	x28, x26, #0xb98
  404710:	ldr	x0, [sp, #104]
  404714:	bl	40177c <printf@plt+0x22c>
  404718:	b	4042b0 <printf@plt+0x2d60>
  40471c:	mov	x0, x23
  404720:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404724:	b	4046f4 <printf@plt+0x31a4>
  404728:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40472c:	add	x1, x1, #0x3c0
  404730:	mov	w0, #0x58b                 	// #1419
  404734:	bl	40eb6c <printf@plt+0xd61c>
  404738:	b	404294 <printf@plt+0x2d44>
  40473c:	cmn	w26, #0x1
  404740:	b.ne	4041d8 <printf@plt+0x2c88>  // b.any
  404744:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404748:	add	x1, x1, #0x70
  40474c:	mov	x3, x1
  404750:	mov	x2, x1
  404754:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404758:	add	x0, x0, #0xba0
  40475c:	bl	40f540 <printf@plt+0xdff0>
  404760:	b	40497c <printf@plt+0x342c>
  404764:	cmp	w0, #0x1
  404768:	b.le	40477c <printf@plt+0x322c>
  40476c:	ldr	x0, [sp, #160]
  404770:	ldrb	w1, [x0]
  404774:	cmp	w1, #0x5c
  404778:	b.eq	4047c0 <printf@plt+0x3270>  // b.none
  40477c:	ldr	w0, [sp, #140]
  404780:	cbnz	w0, 4041e8 <printf@plt+0x2c98>
  404784:	cmp	w26, #0xa
  404788:	b.eq	4047d8 <printf@plt+0x3288>  // b.none
  40478c:	ldr	w1, [sp, #168]
  404790:	ldr	w0, [sp, #172]
  404794:	cmp	w1, w0
  404798:	b.ge	4047e8 <printf@plt+0x3298>  // b.tcont
  40479c:	ldr	w0, [sp, #168]
  4047a0:	add	w1, w0, #0x1
  4047a4:	str	w1, [sp, #168]
  4047a8:	ldr	x1, [sp, #160]
  4047ac:	strb	wzr, [x1, w0, sxtw]
  4047b0:	ldr	x1, [sp, #160]
  4047b4:	add	x0, sp, #0xd0
  4047b8:	bl	40f08c <printf@plt+0xdb3c>
  4047bc:	b	4047f4 <printf@plt+0x32a4>
  4047c0:	ldrb	w0, [x0, #1]
  4047c4:	cmp	w0, #0x22
  4047c8:	b.ne	40477c <printf@plt+0x322c>  // b.any
  4047cc:	mov	w0, #0x1                   	// #1
  4047d0:	str	w0, [sp, #140]
  4047d4:	b	4041e8 <printf@plt+0x2c98>
  4047d8:	mov	w1, #0xa                   	// #10
  4047dc:	ldr	x0, [sp, #104]
  4047e0:	bl	4016d0 <printf@plt+0x180>
  4047e4:	b	40478c <printf@plt+0x323c>
  4047e8:	add	x0, sp, #0xa0
  4047ec:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4047f0:	b	40479c <printf@plt+0x324c>
  4047f4:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4047f8:	add	x2, x2, #0x70
  4047fc:	mov	x3, x2
  404800:	add	x1, sp, #0xd0
  404804:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404808:	add	x0, x0, #0xbc8
  40480c:	bl	40f540 <printf@plt+0xdff0>
  404810:	cmp	w26, #0xa
  404814:	b.eq	404820 <printf@plt+0x32d0>  // b.none
  404818:	add	w19, w19, #0x1
  40481c:	b	4041f4 <printf@plt+0x2ca4>
  404820:	ldr	x0, [sp, #104]
  404824:	bl	40177c <printf@plt+0x22c>
  404828:	b	4041e8 <printf@plt+0x2c98>
  40482c:	and	w26, w26, #0xff
  404830:	ldr	w1, [sp, #168]
  404834:	ldr	w0, [sp, #172]
  404838:	cmp	w1, w0
  40483c:	b.ge	404860 <printf@plt+0x3310>  // b.tcont
  404840:	ldr	w0, [sp, #168]
  404844:	add	w1, w0, #0x1
  404848:	str	w1, [sp, #168]
  40484c:	ldr	x1, [sp, #160]
  404850:	strb	w26, [x1, w0, sxtw]
  404854:	ldr	x0, [sp, #104]
  404858:	bl	40177c <printf@plt+0x22c>
  40485c:	b	40486c <printf@plt+0x331c>
  404860:	add	x0, sp, #0xa0
  404864:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404868:	b	404840 <printf@plt+0x32f0>
  40486c:	mov	w26, w0
  404870:	cmn	w0, #0x1
  404874:	b.eq	4048d8 <printf@plt+0x3388>  // b.none
  404878:	ldr	w0, [sp, #116]
  40487c:	str	w0, [sp, #136]
  404880:	cmp	w26, #0xa
  404884:	ccmp	w0, w26, #0x4, ne  // ne = any
  404888:	b.ne	40482c <printf@plt+0x32dc>  // b.any
  40488c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404890:	ldr	w25, [x0, #252]
  404894:	cmp	w26, #0xa
  404898:	cset	w0, eq  // eq = none
  40489c:	sub	w25, w25, w0
  4048a0:	ldr	x0, [sp, #128]
  4048a4:	ldr	w0, [x0]
  4048a8:	tbnz	w0, #6, 404170 <printf@plt+0x2c20>
  4048ac:	cmp	w19, w21
  4048b0:	b.ge	404cbc <printf@plt+0x376c>  // b.tcont
  4048b4:	sbfiz	x20, x19, #3, #32
  4048b8:	sub	x20, x20, w19, sxtw
  4048bc:	ldr	x0, [sp, #120]
  4048c0:	add	x20, x0, x20, lsl #3
  4048c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  4048c8:	add	x0, x0, #0xb08
  4048cc:	str	x0, [sp, #96]
  4048d0:	adrp	x28, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4048d4:	b	4041b4 <printf@plt+0x2c64>
  4048d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4048dc:	add	x1, x1, #0xb08
  4048e0:	add	x0, sp, #0xa0
  4048e4:	bl	410a64 <_ZdlPvm@@Base+0x324>
  4048e8:	cmp	w19, w21
  4048ec:	b.ge	404948 <printf@plt+0x33f8>  // b.tcont
  4048f0:	sbfiz	x25, x19, #3, #32
  4048f4:	sub	x25, x25, w19, sxtw
  4048f8:	ldr	x0, [sp, #120]
  4048fc:	add	x25, x0, x25, lsl #3
  404900:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404904:	add	x20, x20, #0xfc
  404908:	adrp	x23, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40490c:	b	404920 <printf@plt+0x33d0>
  404910:	add	w19, w19, #0x1
  404914:	add	x25, x25, #0x38
  404918:	cmp	w21, w19
  40491c:	b.eq	404948 <printf@plt+0x33f8>  // b.none
  404920:	ldr	w6, [x20]
  404924:	sub	w6, w6, #0x1
  404928:	ldr	x5, [x23, #136]
  40492c:	mov	x4, x25
  404930:	add	x3, sp, #0xa0
  404934:	mov	w2, w19
  404938:	mov	w1, w22
  40493c:	mov	x0, x24
  404940:	bl	406bd4 <printf@plt+0x5684>
  404944:	b	404910 <printf@plt+0x33c0>
  404948:	ldr	x0, [x27, #48]
  40494c:	ldr	x1, [sp, #144]
  404950:	ldr	x2, [x0, x1, lsl #3]
  404954:	mov	w1, w22
  404958:	mov	x0, x24
  40495c:	bl	407474 <printf@plt+0x5f24>
  404960:	add	w22, w22, #0x1
  404964:	ldr	w0, [sp, #112]
  404968:	add	w0, w0, #0x1
  40496c:	str	w0, [sp, #112]
  404970:	add	x0, sp, #0xa0
  404974:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404978:	b	404a6c <printf@plt+0x351c>
  40497c:	add	x0, sp, #0xa0
  404980:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404984:	mov	x0, x24
  404988:	bl	4060e8 <printf@plt+0x4b98>
  40498c:	mov	x1, #0x88                  	// #136
  404990:	mov	x0, x24
  404994:	bl	410740 <_ZdlPvm@@Base>
  404998:	mov	x24, #0x0                   	// #0
  40499c:	mov	x0, x24
  4049a0:	ldp	x19, x20, [sp, #16]
  4049a4:	ldp	x21, x22, [sp, #32]
  4049a8:	ldp	x23, x24, [sp, #48]
  4049ac:	ldp	x25, x26, [sp, #64]
  4049b0:	ldp	x27, x28, [sp, #80]
  4049b4:	ldp	x29, x30, [sp], #224
  4049b8:	ret
  4049bc:	add	x0, sp, #0xb0
  4049c0:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4049c4:	b	4049e8 <printf@plt+0x3498>
  4049c8:	mov	w26, w0
  4049cc:	cmn	w0, #0x1
  4049d0:	b.eq	404a10 <printf@plt+0x34c0>  // b.none
  4049d4:	and	w19, w26, #0xff
  4049d8:	ldr	w1, [sp, #184]
  4049dc:	ldr	w0, [sp, #188]
  4049e0:	cmp	w1, w0
  4049e4:	b.ge	4049bc <printf@plt+0x346c>  // b.tcont
  4049e8:	ldr	w0, [sp, #184]
  4049ec:	add	w1, w0, #0x1
  4049f0:	str	w1, [sp, #184]
  4049f4:	ldr	x1, [sp, #176]
  4049f8:	strb	w19, [x1, w0, sxtw]
  4049fc:	cmp	w26, #0xa
  404a00:	b.eq	404a10 <printf@plt+0x34c0>  // b.none
  404a04:	ldr	x0, [sp, #104]
  404a08:	bl	40177c <printf@plt+0x22c>
  404a0c:	b	4049c8 <printf@plt+0x3478>
  404a10:	mov	w4, w20
  404a14:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404a18:	ldr	x3, [x0, #136]
  404a1c:	add	x2, sp, #0xb0
  404a20:	mov	w1, w22
  404a24:	mov	x0, x24
  404a28:	bl	406408 <printf@plt+0x4eb8>
  404a2c:	ldr	w0, [sp, #184]
  404a30:	cmp	w0, #0x3
  404a34:	b.le	404af8 <printf@plt+0x35a8>
  404a38:	ldr	x0, [sp, #176]
  404a3c:	ldrb	w1, [x0]
  404a40:	cmp	w1, #0x2e
  404a44:	b.eq	404ac0 <printf@plt+0x3570>  // b.none
  404a48:	ldr	w0, [sp, #184]
  404a4c:	mov	w19, #0x0                   	// #0
  404a50:	ldr	x1, [sp, #176]
  404a54:	ldrb	w2, [x1]
  404a58:	cmp	w2, #0x2e
  404a5c:	b.eq	404b0c <printf@plt+0x35bc>  // b.none
  404a60:	add	x0, sp, #0xb0
  404a64:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404a68:	cbnz	w19, 404984 <printf@plt+0x3434>
  404a6c:	ldr	x0, [sp, #104]
  404a70:	bl	40177c <printf@plt+0x22c>
  404a74:	mov	w26, w0
  404a78:	cmn	w0, #0x1
  404a7c:	b.eq	404b60 <printf@plt+0x3610>  // b.none
  404a80:	cmp	w0, #0x2e
  404a84:	b.eq	403fe4 <printf@plt+0x2a94>  // b.none
  404a88:	cmp	w0, #0x5f
  404a8c:	mov	w0, #0x3d                  	// #61
  404a90:	ccmp	w26, w0, #0x4, ne  // ne = any
  404a94:	b.ne	404050 <printf@plt+0x2b00>  // b.any
  404a98:	ldr	x0, [sp, #104]
  404a9c:	bl	40177c <printf@plt+0x22c>
  404aa0:	cmp	w0, #0xa
  404aa4:	b.ne	404044 <printf@plt+0x2af4>  // b.any
  404aa8:	cmp	w26, #0x5f
  404aac:	b.eq	404034 <printf@plt+0x2ae4>  // b.none
  404ab0:	mov	w1, w22
  404ab4:	mov	x0, x24
  404ab8:	bl	4064d4 <printf@plt+0x4f84>
  404abc:	b	404a6c <printf@plt+0x351c>
  404ac0:	ldrb	w1, [x0, #1]
  404ac4:	cmp	w1, #0x54
  404ac8:	b.ne	404a48 <printf@plt+0x34f8>  // b.any
  404acc:	ldrb	w0, [x0, #2]
  404ad0:	cmp	w0, #0x26
  404ad4:	b.ne	404a48 <printf@plt+0x34f8>  // b.any
  404ad8:	mov	x2, x27
  404adc:	ldr	x1, [sp, #128]
  404ae0:	ldr	x0, [sp, #104]
  404ae4:	bl	4030b8 <printf@plt+0x1b68>
  404ae8:	cmp	x0, #0x0
  404aec:	csel	x27, x27, x0, eq  // eq = none
  404af0:	cset	w19, eq  // eq = none
  404af4:	b	404afc <printf@plt+0x35ac>
  404af8:	mov	w19, #0x0                   	// #0
  404afc:	ldr	w0, [sp, #184]
  404b00:	cmp	w0, #0x2
  404b04:	b.le	404a60 <printf@plt+0x3510>
  404b08:	b	404a50 <printf@plt+0x3500>
  404b0c:	ldrb	w2, [x1, #1]
  404b10:	cmp	w2, #0x6c
  404b14:	b.ne	404a60 <printf@plt+0x3510>  // b.any
  404b18:	ldrb	w1, [x1, #2]
  404b1c:	cmp	w1, #0x66
  404b20:	b.ne	404a60 <printf@plt+0x3510>  // b.any
  404b24:	ldr	w1, [sp, #188]
  404b28:	cmp	w0, w1
  404b2c:	b.ge	404b54 <printf@plt+0x3604>  // b.tcont
  404b30:	ldr	w0, [sp, #184]
  404b34:	add	w1, w0, #0x1
  404b38:	str	w1, [sp, #184]
  404b3c:	ldr	x1, [sp, #176]
  404b40:	strb	wzr, [x1, w0, sxtw]
  404b44:	ldr	x0, [sp, #176]
  404b48:	add	x0, x0, #0x3
  404b4c:	bl	4104e4 <printf@plt+0xef94>
  404b50:	b	404a60 <printf@plt+0x3510>
  404b54:	add	x0, sp, #0xb0
  404b58:	bl	410b88 <_ZdlPvm@@Base+0x448>
  404b5c:	b	404b30 <printf@plt+0x35e0>
  404b60:	cbz	w22, 404b84 <printf@plt+0x3634>
  404b64:	sub	w20, w21, #0x1
  404b68:	mov	x19, #0x0                   	// #0
  404b6c:	cmp	w20, #0x0
  404b70:	b.gt	404bb0 <printf@plt+0x3660>
  404b74:	cmp	w21, #0x0
  404b78:	b.le	40499c <printf@plt+0x344c>
  404b7c:	mov	x19, #0x0                   	// #0
  404b80:	b	404bd8 <printf@plt+0x3688>
  404b84:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404b88:	add	x1, x1, #0x70
  404b8c:	mov	x3, x1
  404b90:	mov	x2, x1
  404b94:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404b98:	add	x0, x0, #0xbf0
  404b9c:	bl	40f540 <printf@plt+0xdff0>
  404ba0:	b	404984 <printf@plt+0x3434>
  404ba4:	add	x19, x19, #0x1
  404ba8:	cmp	w20, w19
  404bac:	b.le	404b74 <printf@plt+0x3624>
  404bb0:	ldr	x0, [x27, #8]
  404bb4:	ldr	w2, [x0, x19, lsl #2]
  404bb8:	tbnz	w2, #31, 404ba4 <printf@plt+0x3654>
  404bbc:	mov	w1, w19
  404bc0:	mov	x0, x24
  404bc4:	bl	4062f0 <printf@plt+0x4da0>
  404bc8:	b	404ba4 <printf@plt+0x3654>
  404bcc:	add	x19, x19, #0x1
  404bd0:	cmp	w21, w19
  404bd4:	b.le	404bf8 <printf@plt+0x36a8>
  404bd8:	ldr	x2, [x27, #16]
  404bdc:	add	x2, x2, x19, lsl #4
  404be0:	ldr	w0, [x2, #8]
  404be4:	cbz	w0, 404bcc <printf@plt+0x367c>
  404be8:	mov	w1, w19
  404bec:	mov	x0, x24
  404bf0:	bl	406294 <printf@plt+0x4d44>
  404bf4:	b	404bcc <printf@plt+0x367c>
  404bf8:	mov	x19, #0x0                   	// #0
  404bfc:	b	404c0c <printf@plt+0x36bc>
  404c00:	add	x19, x19, #0x1
  404c04:	cmp	w21, w19
  404c08:	b.le	404c28 <printf@plt+0x36d8>
  404c0c:	ldr	x0, [x27, #24]
  404c10:	ldrb	w0, [x0, x19]
  404c14:	cbz	w0, 404c00 <printf@plt+0x36b0>
  404c18:	mov	w1, w19
  404c1c:	mov	x0, x24
  404c20:	bl	406348 <printf@plt+0x4df8>
  404c24:	b	404c00 <printf@plt+0x36b0>
  404c28:	mov	x19, #0x0                   	// #0
  404c2c:	b	404c3c <printf@plt+0x36ec>
  404c30:	add	x19, x19, #0x1
  404c34:	cmp	w21, w19
  404c38:	b.le	40499c <printf@plt+0x344c>
  404c3c:	ldr	x0, [x27, #32]
  404c40:	ldrb	w0, [x0, x19]
  404c44:	cbz	w0, 404c30 <printf@plt+0x36e0>
  404c48:	mov	w1, w19
  404c4c:	mov	x0, x24
  404c50:	bl	406394 <printf@plt+0x4e44>
  404c54:	b	404c30 <printf@plt+0x36e0>
  404c58:	mov	x19, x0
  404c5c:	mov	x1, #0x88                  	// #136
  404c60:	mov	x0, x24
  404c64:	bl	410740 <_ZdlPvm@@Base>
  404c68:	mov	x0, x19
  404c6c:	bl	4014f0 <_Unwind_Resume@plt>
  404c70:	mov	x19, x0
  404c74:	add	x0, sp, #0xc0
  404c78:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404c7c:	add	x0, sp, #0xa0
  404c80:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404c84:	mov	x0, x19
  404c88:	bl	4014f0 <_Unwind_Resume@plt>
  404c8c:	mov	x19, x0
  404c90:	add	x0, sp, #0xb0
  404c94:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404c98:	b	404c7c <printf@plt+0x372c>
  404c9c:	mov	x19, x0
  404ca0:	b	404c7c <printf@plt+0x372c>
  404ca4:	mov	x19, x0
  404ca8:	add	x0, sp, #0xb0
  404cac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  404cb0:	mov	x0, x19
  404cb4:	bl	4014f0 <_Unwind_Resume@plt>
  404cb8:	mov	w19, w21
  404cbc:	cmp	w26, #0xa
  404cc0:	b.eq	404208 <printf@plt+0x2cb8>  // b.none
  404cc4:	ldr	w0, [sp, #168]
  404cc8:	cbnz	w0, 404764 <printf@plt+0x3214>
  404ccc:	add	w19, w19, #0x1
  404cd0:	b	4041f4 <printf@plt+0x2ca4>
  404cd4:	cmp	w21, w2
  404cd8:	b.gt	404070 <printf@plt+0x2b20>
  404cdc:	mov	x19, #0x0                   	// #0
  404ce0:	b	4040c4 <printf@plt+0x2b74>
  404ce4:	stp	x29, x30, [sp, #-48]!
  404ce8:	mov	x29, sp
  404cec:	stp	x19, x20, [sp, #16]
  404cf0:	stp	x21, x22, [sp, #32]
  404cf4:	mov	x19, x0
  404cf8:	bl	401ba4 <printf@plt+0x654>
  404cfc:	mov	x20, x0
  404d00:	cbz	x0, 404db0 <printf@plt+0x3860>
  404d04:	mov	x2, #0x0                   	// #0
  404d08:	mov	x1, x0
  404d0c:	mov	x0, x19
  404d10:	bl	4030b8 <printf@plt+0x1b68>
  404d14:	mov	x21, x0
  404d18:	cbz	x0, 404db0 <printf@plt+0x3860>
  404d1c:	mov	x2, x20
  404d20:	mov	x1, x0
  404d24:	mov	x0, x19
  404d28:	bl	403f5c <printf@plt+0x2a0c>
  404d2c:	mov	x22, x0
  404d30:	cbz	x0, 404db4 <printf@plt+0x3864>
  404d34:	bl	40e564 <printf@plt+0xd014>
  404d38:	mov	x0, x22
  404d3c:	bl	4060e8 <printf@plt+0x4b98>
  404d40:	mov	x1, #0x88                  	// #136
  404d44:	mov	x0, x22
  404d48:	bl	410740 <_ZdlPvm@@Base>
  404d4c:	mov	x1, #0xc                   	// #12
  404d50:	mov	x0, x20
  404d54:	bl	410740 <_ZdlPvm@@Base>
  404d58:	cbz	x21, 404d70 <printf@plt+0x3820>
  404d5c:	mov	x0, x21
  404d60:	bl	402d44 <printf@plt+0x17f4>
  404d64:	mov	x1, #0x38                  	// #56
  404d68:	mov	x0, x21
  404d6c:	bl	410740 <_ZdlPvm@@Base>
  404d70:	ldr	w0, [x19, #24]
  404d74:	cbnz	w0, 404d84 <printf@plt+0x3834>
  404d78:	ldr	w0, [x19, #8]
  404d7c:	cmp	w0, #0x9
  404d80:	b.eq	404da0 <printf@plt+0x3850>  // b.none
  404d84:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404d88:	add	x1, x1, #0x70
  404d8c:	mov	x3, x1
  404d90:	mov	x2, x1
  404d94:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404d98:	add	x0, x0, #0xc18
  404d9c:	bl	40f540 <printf@plt+0xdff0>
  404da0:	ldp	x19, x20, [sp, #16]
  404da4:	ldp	x21, x22, [sp, #32]
  404da8:	ldp	x29, x30, [sp], #48
  404dac:	ret
  404db0:	mov	x21, #0x0                   	// #0
  404db4:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404db8:	add	x1, x1, #0x70
  404dbc:	mov	x3, x1
  404dc0:	mov	x2, x1
  404dc4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404dc8:	add	x0, x0, #0xc00
  404dcc:	bl	40f540 <printf@plt+0xdff0>
  404dd0:	mov	x0, x19
  404dd4:	bl	40177c <printf@plt+0x22c>
  404dd8:	cmn	w0, #0x1
  404ddc:	b.ne	404dd0 <printf@plt+0x3880>  // b.any
  404de0:	cbz	x20, 404d58 <printf@plt+0x3808>
  404de4:	b	404d4c <printf@plt+0x37fc>
  404de8:	stp	x29, x30, [sp, #-96]!
  404dec:	mov	x29, sp
  404df0:	stp	x19, x20, [sp, #16]
  404df4:	stp	x21, x22, [sp, #32]
  404df8:	stp	x23, x24, [sp, #48]
  404dfc:	mov	x21, x0
  404e00:	mov	w20, #0x0                   	// #0
  404e04:	mov	w23, #0x4                   	// #4
  404e08:	adrp	x22, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  404e0c:	add	x22, x22, #0xfc
  404e10:	add	x24, sp, #0x50
  404e14:	b	404f1c <printf@plt+0x39cc>
  404e18:	mov	w20, #0x2                   	// #2
  404e1c:	b	404f1c <printf@plt+0x39cc>
  404e20:	cbnz	w20, 40523c <printf@plt+0x3cec>
  404e24:	cmp	w0, #0x2e
  404e28:	b.eq	404e18 <printf@plt+0x38c8>  // b.none
  404e2c:	cmp	w0, #0xa
  404e30:	b.eq	404ef4 <printf@plt+0x39a4>  // b.none
  404e34:	mov	w20, #0x1                   	// #1
  404e38:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  404e3c:	ldr	x1, [x0, #440]
  404e40:	mov	w0, w19
  404e44:	bl	401300 <putc@plt>
  404e48:	b	404f1c <printf@plt+0x39cc>
  404e4c:	cmp	w20, #0x5
  404e50:	b.eq	405120 <printf@plt+0x3bd0>  // b.none
  404e54:	cmp	w20, #0x6
  404e58:	b.ne	404ea4 <printf@plt+0x3954>  // b.any
  404e5c:	cmp	w0, #0x20
  404e60:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404e64:	b.eq	405174 <printf@plt+0x3c24>  // b.none
  404e68:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  404e6c:	ldr	w0, [x0, #464]
  404e70:	cbnz	w0, 405174 <printf@plt+0x3c24>
  404e74:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  404e78:	ldr	x3, [x20, #440]
  404e7c:	mov	x2, #0x3                   	// #3
  404e80:	mov	x1, #0x1                   	// #1
  404e84:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404e88:	add	x0, x0, #0xb98
  404e8c:	bl	4014e0 <fwrite@plt>
  404e90:	ldr	x1, [x20, #440]
  404e94:	mov	w0, w19
  404e98:	bl	401300 <putc@plt>
  404e9c:	mov	w20, #0x1                   	// #1
  404ea0:	b	404f1c <printf@plt+0x39cc>
  404ea4:	cmp	w20, #0x4
  404ea8:	b.ne	40523c <printf@plt+0x3cec>  // b.any
  404eac:	cmp	w0, #0x20
  404eb0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404eb4:	b.eq	405008 <printf@plt+0x3ab8>  // b.none
  404eb8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  404ebc:	ldr	w0, [x0, #464]
  404ec0:	cbnz	w0, 405378 <printf@plt+0x3e28>
  404ec4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  404ec8:	ldr	x3, [x20, #440]
  404ecc:	mov	x2, #0x3                   	// #3
  404ed0:	mov	x1, #0x1                   	// #1
  404ed4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  404ed8:	add	x0, x0, #0xc60
  404edc:	bl	4014e0 <fwrite@plt>
  404ee0:	ldr	x1, [x20, #440]
  404ee4:	mov	w0, w19
  404ee8:	bl	401300 <putc@plt>
  404eec:	mov	w20, #0x1                   	// #1
  404ef0:	b	404f1c <printf@plt+0x39cc>
  404ef4:	ldr	w0, [x22]
  404ef8:	add	w0, w0, #0x1
  404efc:	str	w0, [x22]
  404f00:	b	404e38 <printf@plt+0x38e8>
  404f04:	cmp	w0, #0xa
  404f08:	b.eq	404fa0 <printf@plt+0x3a50>  // b.none
  404f0c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  404f10:	ldr	x1, [x0, #440]
  404f14:	mov	w0, w19
  404f18:	bl	401300 <putc@plt>
  404f1c:	mov	x0, x21
  404f20:	bl	4013b0 <getc@plt>
  404f24:	mov	w19, w0
  404f28:	cmn	w0, #0x1
  404f2c:	b.eq	405250 <printf@plt+0x3d00>  // b.none
  404f30:	cmp	w20, #0x3
  404f34:	b.eq	404fb4 <printf@plt+0x3a64>  // b.none
  404f38:	b.hi	404e4c <printf@plt+0x38fc>  // b.pmore
  404f3c:	cmp	w20, #0x1
  404f40:	b.eq	404f04 <printf@plt+0x39b4>  // b.none
  404f44:	cmp	w20, #0x2
  404f48:	b.ne	404e20 <printf@plt+0x38d0>  // b.any
  404f4c:	mov	w20, #0x3                   	// #3
  404f50:	cmp	w0, #0x54
  404f54:	b.eq	404f1c <printf@plt+0x39cc>  // b.none
  404f58:	mov	w20, #0x5                   	// #5
  404f5c:	cmp	w0, #0x6c
  404f60:	b.eq	404f1c <printf@plt+0x39cc>  // b.none
  404f64:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  404f68:	ldr	x1, [x20, #440]
  404f6c:	mov	w0, #0x2e                  	// #46
  404f70:	bl	401300 <putc@plt>
  404f74:	ldr	x1, [x20, #440]
  404f78:	mov	w0, w19
  404f7c:	bl	401300 <putc@plt>
  404f80:	mov	w20, #0x1                   	// #1
  404f84:	cmp	w19, #0xa
  404f88:	b.ne	404f1c <printf@plt+0x39cc>  // b.any
  404f8c:	ldr	w0, [x22]
  404f90:	add	w0, w0, w20
  404f94:	str	w0, [x22]
  404f98:	mov	w20, #0x0                   	// #0
  404f9c:	b	404f1c <printf@plt+0x39cc>
  404fa0:	ldr	w0, [x22]
  404fa4:	add	w0, w0, #0x1
  404fa8:	str	w0, [x22]
  404fac:	mov	w20, #0x0                   	// #0
  404fb0:	b	404f0c <printf@plt+0x39bc>
  404fb4:	mov	w20, w23
  404fb8:	cmp	w0, #0x53
  404fbc:	b.eq	404f1c <printf@plt+0x39cc>  // b.none
  404fc0:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  404fc4:	ldr	x1, [x20, #440]
  404fc8:	mov	w0, #0x2e                  	// #46
  404fcc:	bl	401300 <putc@plt>
  404fd0:	ldr	x1, [x20, #440]
  404fd4:	mov	w0, #0x54                  	// #84
  404fd8:	bl	401300 <putc@plt>
  404fdc:	ldr	x1, [x20, #440]
  404fe0:	mov	w0, w19
  404fe4:	bl	401300 <putc@plt>
  404fe8:	mov	w20, #0x1                   	// #1
  404fec:	cmp	w19, #0xa
  404ff0:	b.ne	404f1c <printf@plt+0x39cc>  // b.any
  404ff4:	ldr	w0, [x22]
  404ff8:	add	w0, w0, w20
  404ffc:	str	w0, [x22]
  405000:	mov	w20, #0x0                   	// #0
  405004:	b	404f1c <printf@plt+0x39cc>
  405008:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40500c:	ldr	x1, [x20, #440]
  405010:	mov	w0, #0x2e                  	// #46
  405014:	bl	401300 <putc@plt>
  405018:	ldr	x1, [x20, #440]
  40501c:	mov	w0, #0x54                  	// #84
  405020:	bl	401300 <putc@plt>
  405024:	ldr	x1, [x20, #440]
  405028:	mov	w0, #0x53                  	// #83
  40502c:	bl	401300 <putc@plt>
  405030:	cmp	w19, #0xa
  405034:	b.ne	4053a0 <printf@plt+0x3e50>  // b.any
  405038:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40503c:	ldr	x1, [x0, #440]
  405040:	mov	w0, #0xa                   	// #10
  405044:	bl	401300 <putc@plt>
  405048:	ldr	w0, [x22]
  40504c:	add	w0, w0, #0x1
  405050:	str	w0, [x22]
  405054:	str	x21, [sp, #64]
  405058:	str	wzr, [sp, #72]
  40505c:	mov	x0, x24
  405060:	bl	410880 <_ZdlPvm@@Base+0x140>
  405064:	add	x0, sp, #0x40
  405068:	bl	404ce4 <printf@plt+0x3794>
  40506c:	ldr	w1, [x22]
  405070:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405074:	ldr	x0, [x0, #136]
  405078:	bl	40c498 <printf@plt+0xaf48>
  40507c:	ldr	w0, [sp, #88]
  405080:	cbnz	w0, 405090 <printf@plt+0x3b40>
  405084:	ldr	w0, [sp, #72]
  405088:	cmp	w0, #0x9
  40508c:	b.eq	4050a0 <printf@plt+0x3b50>  // b.none
  405090:	mov	x0, x24
  405094:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405098:	mov	w20, #0x0                   	// #0
  40509c:	b	404f1c <printf@plt+0x39cc>
  4050a0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4050a4:	ldr	x3, [x0, #440]
  4050a8:	mov	x2, #0x3                   	// #3
  4050ac:	mov	x1, #0x1                   	// #1
  4050b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4050b4:	add	x0, x0, #0xc58
  4050b8:	bl	4014e0 <fwrite@plt>
  4050bc:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  4050c0:	mov	x0, x21
  4050c4:	bl	4013b0 <getc@plt>
  4050c8:	cmp	w0, #0xa
  4050cc:	b.eq	405100 <printf@plt+0x3bb0>  // b.none
  4050d0:	cmn	w0, #0x1
  4050d4:	b.eq	4050e4 <printf@plt+0x3b94>  // b.none
  4050d8:	ldr	x1, [x19, #440]
  4050dc:	bl	401300 <putc@plt>
  4050e0:	b	4050c0 <printf@plt+0x3b70>
  4050e4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4050e8:	ldr	x1, [x0, #440]
  4050ec:	mov	w0, #0xa                   	// #10
  4050f0:	bl	401300 <putc@plt>
  4050f4:	add	x0, sp, #0x50
  4050f8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4050fc:	b	4053e8 <printf@plt+0x3e98>
  405100:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405104:	ldr	x1, [x0, #440]
  405108:	mov	w0, #0xa                   	// #10
  40510c:	bl	401300 <putc@plt>
  405110:	ldr	w0, [x22]
  405114:	add	w0, w0, #0x1
  405118:	str	w0, [x22]
  40511c:	b	405090 <printf@plt+0x3b40>
  405120:	mov	w20, #0x6                   	// #6
  405124:	cmp	w0, #0x66
  405128:	b.eq	404f1c <printf@plt+0x39cc>  // b.none
  40512c:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  405130:	ldr	x1, [x20, #440]
  405134:	mov	w0, #0x2e                  	// #46
  405138:	bl	401300 <putc@plt>
  40513c:	ldr	x1, [x20, #440]
  405140:	mov	w0, #0x6c                  	// #108
  405144:	bl	401300 <putc@plt>
  405148:	ldr	x1, [x20, #440]
  40514c:	mov	w0, w19
  405150:	bl	401300 <putc@plt>
  405154:	mov	w20, #0x1                   	// #1
  405158:	cmp	w19, #0xa
  40515c:	b.ne	404f1c <printf@plt+0x39cc>  // b.any
  405160:	ldr	w0, [x22]
  405164:	add	w0, w0, w20
  405168:	str	w0, [x22]
  40516c:	mov	w20, #0x0                   	// #0
  405170:	b	404f1c <printf@plt+0x39cc>
  405174:	add	x0, sp, #0x40
  405178:	bl	410880 <_ZdlPvm@@Base+0x140>
  40517c:	b	4051d4 <printf@plt+0x3c84>
  405180:	add	x0, sp, #0x40
  405184:	bl	410b88 <_ZdlPvm@@Base+0x448>
  405188:	b	4051e8 <printf@plt+0x3c98>
  40518c:	ldr	w0, [x22]
  405190:	add	w0, w0, #0x1
  405194:	str	w0, [x22]
  405198:	ldr	w1, [sp, #72]
  40519c:	ldr	w0, [sp, #76]
  4051a0:	cmp	w1, w0
  4051a4:	b.ge	405210 <printf@plt+0x3cc0>  // b.tcont
  4051a8:	ldr	w0, [sp, #72]
  4051ac:	add	w1, w0, #0x1
  4051b0:	str	w1, [sp, #72]
  4051b4:	ldr	x1, [sp, #64]
  4051b8:	strb	wzr, [x1, w0, sxtw]
  4051bc:	ldr	x0, [sp, #64]
  4051c0:	bl	4104e4 <printf@plt+0xef94>
  4051c4:	b	40521c <printf@plt+0x3ccc>
  4051c8:	mov	w19, w0
  4051cc:	cmn	w0, #0x1
  4051d0:	b.eq	405198 <printf@plt+0x3c48>  // b.none
  4051d4:	and	w20, w19, #0xff
  4051d8:	ldr	w1, [sp, #72]
  4051dc:	ldr	w0, [sp, #76]
  4051e0:	cmp	w1, w0
  4051e4:	b.ge	405180 <printf@plt+0x3c30>  // b.tcont
  4051e8:	ldr	w0, [sp, #72]
  4051ec:	add	w1, w0, #0x1
  4051f0:	str	w1, [sp, #72]
  4051f4:	ldr	x1, [sp, #64]
  4051f8:	strb	w20, [x1, w0, sxtw]
  4051fc:	cmp	w19, #0xa
  405200:	b.eq	40518c <printf@plt+0x3c3c>  // b.none
  405204:	mov	x0, x21
  405208:	bl	4013b0 <getc@plt>
  40520c:	b	4051c8 <printf@plt+0x3c78>
  405210:	add	x0, sp, #0x40
  405214:	bl	410b88 <_ZdlPvm@@Base+0x448>
  405218:	b	4051a8 <printf@plt+0x3c58>
  40521c:	ldr	x1, [sp, #64]
  405220:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405224:	add	x0, x0, #0xc68
  405228:	bl	401550 <printf@plt>
  40522c:	add	x0, sp, #0x40
  405230:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405234:	mov	w20, #0x0                   	// #0
  405238:	b	404f1c <printf@plt+0x39cc>
  40523c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  405240:	add	x1, x1, #0x3c0
  405244:	mov	w0, #0x13c                 	// #316
  405248:	bl	40eb6c <printf@plt+0xd61c>
  40524c:	b	404f1c <printf@plt+0x39cc>
  405250:	cmp	w20, #0x4
  405254:	b.eq	405330 <printf@plt+0x3de0>  // b.none
  405258:	b.hi	4052c0 <printf@plt+0x3d70>  // b.pmore
  40525c:	cmp	w20, #0x2
  405260:	b.eq	4052f0 <printf@plt+0x3da0>  // b.none
  405264:	cmp	w20, #0x3
  405268:	b.ne	40528c <printf@plt+0x3d3c>  // b.any
  40526c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405270:	ldr	x3, [x0, #440]
  405274:	mov	x2, #0x3                   	// #3
  405278:	mov	x1, #0x1                   	// #1
  40527c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405280:	add	x0, x0, #0xc78
  405284:	bl	4014e0 <fwrite@plt>
  405288:	b	4052a4 <printf@plt+0x3d54>
  40528c:	cmp	w20, #0x1
  405290:	b.ne	4052a4 <printf@plt+0x3d54>  // b.any
  405294:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405298:	ldr	x1, [x0, #440]
  40529c:	mov	w0, #0xa                   	// #10
  4052a0:	bl	401300 <putc@plt>
  4052a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4052a8:	ldr	x0, [x0, #432]
  4052ac:	cmp	x0, x21
  4052b0:	b.eq	4053e8 <printf@plt+0x3e98>  // b.none
  4052b4:	mov	x0, x21
  4052b8:	bl	401310 <fclose@plt>
  4052bc:	b	4053e8 <printf@plt+0x3e98>
  4052c0:	cmp	w20, #0x5
  4052c4:	b.eq	405310 <printf@plt+0x3dc0>  // b.none
  4052c8:	cmp	w20, #0x6
  4052cc:	b.ne	4052a4 <printf@plt+0x3d54>  // b.any
  4052d0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4052d4:	ldr	x3, [x0, #440]
  4052d8:	mov	x2, #0x4                   	// #4
  4052dc:	mov	x1, #0x1                   	// #1
  4052e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4052e4:	add	x0, x0, #0xc80
  4052e8:	bl	4014e0 <fwrite@plt>
  4052ec:	b	4052a4 <printf@plt+0x3d54>
  4052f0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4052f4:	ldr	x3, [x0, #440]
  4052f8:	mov	x2, #0x2                   	// #2
  4052fc:	mov	x1, #0x1                   	// #1
  405300:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  405304:	add	x0, x0, #0xae0
  405308:	bl	4014e0 <fwrite@plt>
  40530c:	b	4052a4 <printf@plt+0x3d54>
  405310:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405314:	ldr	x3, [x0, #440]
  405318:	mov	x2, #0x3                   	// #3
  40531c:	mov	x1, #0x1                   	// #1
  405320:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405324:	add	x0, x0, #0xc70
  405328:	bl	4014e0 <fwrite@plt>
  40532c:	b	4052a4 <printf@plt+0x3d54>
  405330:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405334:	ldr	x3, [x0, #440]
  405338:	mov	x2, #0x4                   	// #4
  40533c:	mov	x1, #0x1                   	// #1
  405340:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405344:	add	x0, x0, #0xc88
  405348:	bl	4014e0 <fwrite@plt>
  40534c:	b	4052a4 <printf@plt+0x3d54>
  405350:	mov	x19, x0
  405354:	add	x0, sp, #0x50
  405358:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40535c:	mov	x0, x19
  405360:	bl	4014f0 <_Unwind_Resume@plt>
  405364:	mov	x19, x0
  405368:	add	x0, sp, #0x40
  40536c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405370:	mov	x0, x19
  405374:	bl	4014f0 <_Unwind_Resume@plt>
  405378:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40537c:	ldr	x1, [x20, #440]
  405380:	mov	w0, #0x2e                  	// #46
  405384:	bl	401300 <putc@plt>
  405388:	ldr	x1, [x20, #440]
  40538c:	mov	w0, #0x54                  	// #84
  405390:	bl	401300 <putc@plt>
  405394:	ldr	x1, [x20, #440]
  405398:	mov	w0, #0x53                  	// #83
  40539c:	bl	401300 <putc@plt>
  4053a0:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4053a4:	ldr	x1, [x20, #440]
  4053a8:	mov	w0, w19
  4053ac:	bl	401300 <putc@plt>
  4053b0:	mov	x0, x21
  4053b4:	bl	4013b0 <getc@plt>
  4053b8:	mov	w19, w0
  4053bc:	cmp	w0, #0xa
  4053c0:	b.eq	405038 <printf@plt+0x3ae8>  // b.none
  4053c4:	cmn	w19, #0x1
  4053c8:	b.ne	4053a4 <printf@plt+0x3e54>  // b.any
  4053cc:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4053d0:	add	x1, x1, #0x70
  4053d4:	mov	x3, x1
  4053d8:	mov	x2, x1
  4053dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4053e0:	add	x0, x0, #0xc30
  4053e4:	bl	40f540 <printf@plt+0xdff0>
  4053e8:	ldp	x19, x20, [sp, #16]
  4053ec:	ldp	x21, x22, [sp, #32]
  4053f0:	ldp	x23, x24, [sp, #48]
  4053f4:	ldp	x29, x30, [sp], #96
  4053f8:	ret
  4053fc:	stp	x29, x30, [sp, #-128]!
  405400:	mov	x29, sp
  405404:	stp	x19, x20, [sp, #16]
  405408:	stp	x21, x22, [sp, #32]
  40540c:	stp	x23, x24, [sp, #48]
  405410:	mov	w20, w0
  405414:	mov	x19, x1
  405418:	ldr	x1, [x1]
  40541c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405420:	str	x1, [x0, #256]
  405424:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  405428:	add	x1, x1, #0x1e8
  40542c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405430:	ldr	x0, [x0, #448]
  405434:	bl	401530 <setbuf@plt>
  405438:	adrp	x23, 411000 <_ZdlPvm@@Base+0x8c0>
  40543c:	add	x23, x23, #0xf58
  405440:	adrp	x21, 411000 <_ZdlPvm@@Base+0x8c0>
  405444:	add	x21, x21, #0xc90
  405448:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40544c:	add	x22, x1, #0x3c0
  405450:	mov	w24, #0x63e                 	// #1598
  405454:	mov	x4, #0x0                   	// #0
  405458:	mov	x3, x23
  40545c:	mov	x2, x21
  405460:	mov	x1, x19
  405464:	mov	w0, w20
  405468:	bl	410394 <printf@plt+0xee44>
  40546c:	cmn	w0, #0x1
  405470:	b.eq	405530 <printf@plt+0x3fe0>  // b.none
  405474:	cmp	w0, #0x54
  405478:	b.eq	405454 <printf@plt+0x3f04>  // b.none
  40547c:	b.le	4054b8 <printf@plt+0x3f68>
  405480:	cmp	w0, #0x76
  405484:	b.eq	4054d8 <printf@plt+0x3f88>  // b.none
  405488:	cmp	w0, #0x100
  40548c:	b.ne	405520 <printf@plt+0x3fd0>  // b.any
  405490:	str	x25, [sp, #64]
  405494:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405498:	ldr	x2, [x0, #256]
  40549c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4054a0:	add	x1, x1, #0xcb8
  4054a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4054a8:	ldr	x0, [x0, #440]
  4054ac:	bl	4012f0 <fprintf@plt>
  4054b0:	mov	w0, #0x0                   	// #0
  4054b4:	bl	4014d0 <exit@plt>
  4054b8:	cmp	w0, #0x3f
  4054bc:	b.eq	4054f8 <printf@plt+0x3fa8>  // b.none
  4054c0:	cmp	w0, #0x43
  4054c4:	b.ne	405520 <printf@plt+0x3fd0>  // b.any
  4054c8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4054cc:	mov	w1, #0x1                   	// #1
  4054d0:	str	w1, [x0, #464]
  4054d4:	b	405454 <printf@plt+0x3f04>
  4054d8:	str	x25, [sp, #64]
  4054dc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4054e0:	ldr	x1, [x0, #408]
  4054e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4054e8:	add	x0, x0, #0xc98
  4054ec:	bl	401550 <printf@plt>
  4054f0:	mov	w0, #0x0                   	// #0
  4054f4:	bl	4014d0 <exit@plt>
  4054f8:	str	x25, [sp, #64]
  4054fc:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405500:	ldr	x2, [x0, #256]
  405504:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  405508:	add	x1, x1, #0xcb8
  40550c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405510:	ldr	x0, [x0, #448]
  405514:	bl	4012f0 <fprintf@plt>
  405518:	mov	w0, #0x1                   	// #1
  40551c:	bl	4014d0 <exit@plt>
  405520:	mov	x1, x22
  405524:	mov	w0, w24
  405528:	bl	40eb6c <printf@plt+0xd61c>
  40552c:	b	405454 <printf@plt+0x3f04>
  405530:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405534:	add	x0, x0, #0xcd8
  405538:	bl	4012b0 <puts@plt>
  40553c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405540:	ldr	w21, [x0, #392]
  405544:	cmp	w21, w20
  405548:	b.ge	4056f0 <printf@plt+0x41a0>  // b.tcont
  40554c:	str	x25, [sp, #64]
  405550:	sxtw	x21, w21
  405554:	adrp	x24, 411000 <_ZdlPvm@@Base+0x8c0>
  405558:	add	x24, x24, #0xd38
  40555c:	adrp	x25, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405560:	add	x25, x25, #0xfc
  405564:	b	40561c <printf@plt+0x40cc>
  405568:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40556c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405570:	add	x0, x0, #0xd28
  405574:	str	x0, [x1, #136]
  405578:	mov	w0, #0x1                   	// #1
  40557c:	str	w0, [x25]
  405580:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405584:	add	x0, x0, #0xd30
  405588:	bl	4012b0 <puts@plt>
  40558c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405590:	ldr	x0, [x0, #432]
  405594:	bl	404de8 <printf@plt+0x3898>
  405598:	b	405610 <printf@plt+0x40c0>
  40559c:	ldr	x1, [x19, x21, lsl #3]
  4055a0:	add	x0, sp, #0x60
  4055a4:	bl	40f08c <printf@plt+0xdb3c>
  4055a8:	ldr	w0, [x23]
  4055ac:	bl	401360 <strerror@plt>
  4055b0:	mov	x1, x0
  4055b4:	add	x0, sp, #0x70
  4055b8:	bl	40f08c <printf@plt+0xdb3c>
  4055bc:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4055c0:	add	x3, x3, #0x70
  4055c4:	add	x2, sp, #0x70
  4055c8:	add	x1, sp, #0x60
  4055cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4055d0:	add	x0, x0, #0xd40
  4055d4:	bl	40f590 <printf@plt+0xe040>
  4055d8:	b	405610 <printf@plt+0x40c0>
  4055dc:	add	x0, sp, #0x50
  4055e0:	bl	410b88 <_ZdlPvm@@Base+0x448>
  4055e4:	b	405678 <printf@plt+0x4128>
  4055e8:	ldr	x1, [sp, #80]
  4055ec:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4055f0:	str	x1, [x0, #136]
  4055f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4055f8:	add	x0, x0, #0xd58
  4055fc:	bl	401550 <printf@plt>
  405600:	mov	x0, x22
  405604:	bl	404de8 <printf@plt+0x3898>
  405608:	add	x0, sp, #0x50
  40560c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405610:	add	x21, x21, #0x1
  405614:	cmp	w20, w21
  405618:	b.le	405698 <printf@plt+0x4148>
  40561c:	ldr	x0, [x19, x21, lsl #3]
  405620:	ldrb	w1, [x0]
  405624:	cmp	w1, #0x2d
  405628:	b.ne	405634 <printf@plt+0x40e4>  // b.any
  40562c:	ldrb	w0, [x0, #1]
  405630:	cbz	w0, 405568 <printf@plt+0x4018>
  405634:	bl	401430 <__errno_location@plt>
  405638:	mov	x23, x0
  40563c:	str	wzr, [x0]
  405640:	mov	x1, x24
  405644:	ldr	x0, [x19, x21, lsl #3]
  405648:	bl	401450 <fopen@plt>
  40564c:	mov	x22, x0
  405650:	cbz	x0, 40559c <printf@plt+0x404c>
  405654:	mov	w0, #0x1                   	// #1
  405658:	str	w0, [x25]
  40565c:	ldr	x1, [x19, x21, lsl #3]
  405660:	add	x0, sp, #0x50
  405664:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  405668:	ldr	w1, [sp, #88]
  40566c:	ldr	w0, [sp, #92]
  405670:	cmp	w1, w0
  405674:	b.ge	4055dc <printf@plt+0x408c>  // b.tcont
  405678:	ldr	w0, [sp, #88]
  40567c:	add	w1, w0, #0x1
  405680:	str	w1, [sp, #88]
  405684:	ldr	x1, [sp, #80]
  405688:	strb	wzr, [x1, w0, sxtw]
  40568c:	add	x0, sp, #0x50
  405690:	bl	410680 <printf@plt+0xf130>
  405694:	b	4055e8 <printf@plt+0x4098>
  405698:	ldr	x25, [sp, #64]
  40569c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4056a0:	ldr	x0, [x0, #440]
  4056a4:	bl	401500 <ferror@plt>
  4056a8:	cbnz	w0, 4056bc <printf@plt+0x416c>
  4056ac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4056b0:	ldr	x0, [x0, #440]
  4056b4:	bl	401410 <fflush@plt>
  4056b8:	tbz	w0, #31, 4056d8 <printf@plt+0x4188>
  4056bc:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4056c0:	add	x1, x1, #0x70
  4056c4:	mov	x3, x1
  4056c8:	mov	x2, x1
  4056cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4056d0:	add	x0, x0, #0xd68
  4056d4:	bl	40f590 <printf@plt+0xe040>
  4056d8:	mov	w0, #0x0                   	// #0
  4056dc:	ldp	x19, x20, [sp, #16]
  4056e0:	ldp	x21, x22, [sp, #32]
  4056e4:	ldp	x23, x24, [sp, #48]
  4056e8:	ldp	x29, x30, [sp], #128
  4056ec:	ret
  4056f0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4056f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4056f8:	add	x0, x0, #0xd28
  4056fc:	str	x0, [x1, #136]
  405700:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  405704:	mov	w1, #0x1                   	// #1
  405708:	str	w1, [x0, #252]
  40570c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405710:	add	x0, x0, #0xd30
  405714:	bl	4012b0 <puts@plt>
  405718:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40571c:	ldr	x0, [x0, #432]
  405720:	bl	404de8 <printf@plt+0x3898>
  405724:	b	40569c <printf@plt+0x414c>
  405728:	mov	x19, x0
  40572c:	add	x0, sp, #0x50
  405730:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405734:	mov	x0, x19
  405738:	bl	4014f0 <_Unwind_Resume@plt>
  40573c:	stp	x29, x30, [sp, #-32]!
  405740:	mov	x29, sp
  405744:	str	x19, [sp, #16]
  405748:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40574c:	add	x19, x19, #0x1d0
  405750:	add	x0, x19, #0x8
  405754:	bl	40ed98 <printf@plt+0xd848>
  405758:	add	x0, x19, #0x10
  40575c:	bl	40ebe8 <printf@plt+0xd698>
  405760:	ldr	x19, [sp, #16]
  405764:	ldp	x29, x30, [sp], #32
  405768:	ret
  40576c:	mov	w0, #0x0                   	// #0
  405770:	ret
  405774:	ret
  405778:	mov	x0, #0x0                   	// #0
  40577c:	ret
  405780:	mov	x0, #0x0                   	// #0
  405784:	ret
  405788:	mov	x0, #0x0                   	// #0
  40578c:	ret
  405790:	ret
  405794:	mov	w0, #0xffffffff            	// #-1
  405798:	ret
  40579c:	ret
  4057a0:	ret
  4057a4:	ret
  4057a8:	ret
  4057ac:	ret
  4057b0:	mov	w0, #0x0                   	// #0
  4057b4:	ret
  4057b8:	cmp	w1, #0x0
  4057bc:	cset	w1, eq  // eq = none
  4057c0:	add	w1, w1, #0x1
  4057c4:	strb	w1, [x0, #64]
  4057c8:	ret
  4057cc:	cmp	w1, #0x0
  4057d0:	cset	w1, eq  // eq = none
  4057d4:	add	w1, w1, #0x1
  4057d8:	strb	w1, [x0, #65]
  4057dc:	ret
  4057e0:	mov	w0, #0x1                   	// #1
  4057e4:	ret
  4057e8:	ret
  4057ec:	mov	w0, #0x2                   	// #2
  4057f0:	ret
  4057f4:	ret
  4057f8:	mov	w0, #0x1                   	// #1
  4057fc:	ret
  405800:	mov	w0, #0x2                   	// #2
  405804:	ret
  405808:	mov	w0, #0x1                   	// #1
  40580c:	ret
  405810:	mov	w0, #0x1                   	// #1
  405814:	ret
  405818:	stp	x29, x30, [sp, #-16]!
  40581c:	mov	x29, sp
  405820:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  405824:	add	x1, x1, #0xa40
  405828:	str	x1, [x0], #24
  40582c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405830:	ldp	x29, x30, [sp], #16
  405834:	ret
  405838:	stp	x29, x30, [sp, #-32]!
  40583c:	mov	x29, sp
  405840:	str	x19, [sp, #16]
  405844:	mov	x19, x0
  405848:	bl	405818 <printf@plt+0x42c8>
  40584c:	mov	x1, #0x38                  	// #56
  405850:	mov	x0, x19
  405854:	bl	410740 <_ZdlPvm@@Base>
  405858:	ldr	x19, [sp, #16]
  40585c:	ldp	x29, x30, [sp], #32
  405860:	ret
  405864:	stp	x29, x30, [sp, #-16]!
  405868:	mov	x29, sp
  40586c:	ldr	x0, [x0, #64]
  405870:	bl	401330 <free@plt>
  405874:	ldp	x29, x30, [sp], #16
  405878:	ret
  40587c:	stp	x29, x30, [sp, #-32]!
  405880:	mov	x29, sp
  405884:	str	x19, [sp, #16]
  405888:	mov	x19, x0
  40588c:	bl	405864 <printf@plt+0x4314>
  405890:	mov	x1, #0x48                  	// #72
  405894:	mov	x0, x19
  405898:	bl	410740 <_ZdlPvm@@Base>
  40589c:	ldr	x19, [sp, #16]
  4058a0:	ldp	x29, x30, [sp], #32
  4058a4:	ret
  4058a8:	ldr	w2, [x0, #8]
  4058ac:	cbnz	w2, 4058b4 <printf@plt+0x4364>
  4058b0:	ret
  4058b4:	stp	x29, x30, [sp, #-16]!
  4058b8:	mov	x29, sp
  4058bc:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4058c0:	ldr	x3, [x1, #440]
  4058c4:	sxtw	x2, w2
  4058c8:	mov	x1, #0x1                   	// #1
  4058cc:	ldr	x0, [x0]
  4058d0:	bl	4014e0 <fwrite@plt>
  4058d4:	ldp	x29, x30, [sp], #16
  4058d8:	ret
  4058dc:	adrp	x3, 413000 <_ZdlPvm@@Base+0x28c0>
  4058e0:	add	x3, x3, #0xf40
  4058e4:	str	x3, [x0]
  4058e8:	str	xzr, [x0, #8]
  4058ec:	mov	w3, #0xffffffff            	// #-1
  4058f0:	str	w3, [x0, #16]
  4058f4:	str	xzr, [x0, #24]
  4058f8:	str	w3, [x0, #32]
  4058fc:	str	w3, [x0, #36]
  405900:	str	w3, [x0, #40]
  405904:	str	w3, [x0, #44]
  405908:	str	x1, [x0, #48]
  40590c:	str	x2, [x0, #56]
  405910:	ret
  405914:	ret
  405918:	stp	x29, x30, [sp, #-16]!
  40591c:	mov	x29, sp
  405920:	mov	x1, #0x40                  	// #64
  405924:	bl	410740 <_ZdlPvm@@Base>
  405928:	ldp	x29, x30, [sp], #16
  40592c:	ret
  405930:	stp	x29, x30, [sp, #-32]!
  405934:	mov	x29, sp
  405938:	str	x19, [sp, #16]
  40593c:	mov	x19, x0
  405940:	bl	4058dc <printf@plt+0x438c>
  405944:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  405948:	add	x0, x0, #0xfb8
  40594c:	str	x0, [x19]
  405950:	ldr	x19, [sp, #16]
  405954:	ldp	x29, x30, [sp], #32
  405958:	ret
  40595c:	stp	x29, x30, [sp, #-32]!
  405960:	mov	x29, sp
  405964:	str	x19, [sp, #16]
  405968:	mov	x19, x0
  40596c:	bl	405930 <printf@plt+0x43e0>
  405970:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405974:	add	x0, x0, #0x40
  405978:	str	x0, [x19]
  40597c:	ldr	x19, [sp, #16]
  405980:	ldp	x29, x30, [sp], #32
  405984:	ret
  405988:	stp	x29, x30, [sp, #-32]!
  40598c:	mov	x29, sp
  405990:	stp	x19, x20, [sp, #16]
  405994:	mov	x19, x0
  405998:	mov	x20, x3
  40599c:	bl	405930 <printf@plt+0x43e0>
  4059a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  4059a4:	add	x0, x0, #0xc8
  4059a8:	str	x0, [x19]
  4059ac:	str	x20, [x19, #64]
  4059b0:	ldp	x19, x20, [sp, #16]
  4059b4:	ldp	x29, x30, [sp], #32
  4059b8:	ret
  4059bc:	stp	x29, x30, [sp, #-32]!
  4059c0:	mov	x29, sp
  4059c4:	stp	x19, x20, [sp, #16]
  4059c8:	mov	x19, x0
  4059cc:	mov	x20, x3
  4059d0:	bl	405930 <printf@plt+0x43e0>
  4059d4:	str	x20, [x19, #64]
  4059d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  4059dc:	add	x0, x0, #0x150
  4059e0:	str	x0, [x19]
  4059e4:	ldp	x19, x20, [sp, #16]
  4059e8:	ldp	x29, x30, [sp], #32
  4059ec:	ret
  4059f0:	stp	x29, x30, [sp, #-32]!
  4059f4:	mov	x29, sp
  4059f8:	stp	x19, x20, [sp, #16]
  4059fc:	mov	x19, x0
  405a00:	mov	x20, x3
  405a04:	bl	405930 <printf@plt+0x43e0>
  405a08:	str	x20, [x19, #64]
  405a0c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405a10:	add	x0, x0, #0x1d8
  405a14:	str	x0, [x19]
  405a18:	ldp	x19, x20, [sp, #16]
  405a1c:	ldp	x29, x30, [sp], #32
  405a20:	ret
  405a24:	stp	x29, x30, [sp, #-32]!
  405a28:	mov	x29, sp
  405a2c:	str	x19, [sp, #16]
  405a30:	mov	x19, x0
  405a34:	bl	4059f0 <printf@plt+0x44a0>
  405a38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405a3c:	add	x0, x0, #0x260
  405a40:	str	x0, [x19]
  405a44:	ldr	x19, [sp, #16]
  405a48:	ldp	x29, x30, [sp], #32
  405a4c:	ret
  405a50:	stp	x29, x30, [sp, #-32]!
  405a54:	mov	x29, sp
  405a58:	str	x19, [sp, #16]
  405a5c:	mov	x19, x0
  405a60:	bl	4059f0 <printf@plt+0x44a0>
  405a64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405a68:	add	x0, x0, #0x2e8
  405a6c:	str	x0, [x19]
  405a70:	ldr	x19, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	ret
  405a7c:	stp	x29, x30, [sp, #-32]!
  405a80:	mov	x29, sp
  405a84:	str	x19, [sp, #16]
  405a88:	mov	x19, x0
  405a8c:	bl	4059f0 <printf@plt+0x44a0>
  405a90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405a94:	add	x0, x0, #0x370
  405a98:	str	x0, [x19]
  405a9c:	ldr	x19, [sp, #16]
  405aa0:	ldp	x29, x30, [sp], #32
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-48]!
  405aac:	mov	x29, sp
  405ab0:	stp	x19, x20, [sp, #16]
  405ab4:	str	x21, [sp, #32]
  405ab8:	mov	x19, x0
  405abc:	mov	x21, x3
  405ac0:	mov	w20, w4
  405ac4:	bl	405930 <printf@plt+0x43e0>
  405ac8:	str	x21, [x19, #64]
  405acc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405ad0:	add	x0, x0, #0x3f8
  405ad4:	str	x0, [x19]
  405ad8:	str	w20, [x19, #72]
  405adc:	ldp	x19, x20, [sp, #16]
  405ae0:	ldr	x21, [sp, #32]
  405ae4:	ldp	x29, x30, [sp], #48
  405ae8:	ret
  405aec:	stp	x29, x30, [sp, #-32]!
  405af0:	mov	x29, sp
  405af4:	stp	x19, x20, [sp, #16]
  405af8:	mov	x19, x0
  405afc:	mov	x20, x3
  405b00:	bl	405930 <printf@plt+0x43e0>
  405b04:	str	x20, [x19, #64]
  405b08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405b0c:	add	x0, x0, #0x480
  405b10:	str	x0, [x19]
  405b14:	ldp	x19, x20, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #32
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-32]!
  405b24:	mov	x29, sp
  405b28:	stp	x19, x20, [sp, #16]
  405b2c:	mov	x19, x0
  405b30:	mov	x20, x3
  405b34:	bl	4058dc <printf@plt+0x438c>
  405b38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405b3c:	add	x0, x0, #0x508
  405b40:	str	x0, [x19]
  405b44:	str	x20, [x19, #64]
  405b48:	ldp	x19, x20, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #32
  405b50:	ret
  405b54:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  405b58:	add	x1, x1, #0x508
  405b5c:	str	x1, [x0]
  405b60:	ldr	x0, [x0, #64]
  405b64:	cbz	x0, 405b7c <printf@plt+0x462c>
  405b68:	stp	x29, x30, [sp, #-16]!
  405b6c:	mov	x29, sp
  405b70:	bl	401420 <_ZdaPv@plt>
  405b74:	ldp	x29, x30, [sp], #16
  405b78:	ret
  405b7c:	ret
  405b80:	stp	x29, x30, [sp, #-32]!
  405b84:	mov	x29, sp
  405b88:	str	x19, [sp, #16]
  405b8c:	mov	x19, x0
  405b90:	bl	405b54 <printf@plt+0x4604>
  405b94:	mov	x1, #0x48                  	// #72
  405b98:	mov	x0, x19
  405b9c:	bl	410740 <_ZdlPvm@@Base>
  405ba0:	ldr	x19, [sp, #16]
  405ba4:	ldp	x29, x30, [sp], #32
  405ba8:	ret
  405bac:	stp	x29, x30, [sp, #-32]!
  405bb0:	mov	x29, sp
  405bb4:	stp	x19, x20, [sp, #16]
  405bb8:	mov	x19, x0
  405bbc:	mov	x20, x3
  405bc0:	bl	4058dc <printf@plt+0x438c>
  405bc4:	str	x20, [x19, #64]
  405bc8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405bcc:	add	x0, x0, #0x580
  405bd0:	str	x0, [x19]
  405bd4:	ldp	x19, x20, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #32
  405bdc:	ret
  405be0:	stp	x29, x30, [sp, #-32]!
  405be4:	mov	x29, sp
  405be8:	stp	x19, x20, [sp, #16]
  405bec:	mov	x19, x0
  405bf0:	mov	x20, x3
  405bf4:	bl	4058dc <printf@plt+0x438c>
  405bf8:	str	x20, [x19, #64]
  405bfc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405c00:	add	x0, x0, #0x5f8
  405c04:	str	x0, [x19]
  405c08:	ldp	x19, x20, [sp, #16]
  405c0c:	ldp	x29, x30, [sp], #32
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	mov	x29, sp
  405c1c:	stp	x19, x20, [sp, #16]
  405c20:	mov	x19, x0
  405c24:	mov	x20, x3
  405c28:	bl	4058dc <printf@plt+0x438c>
  405c2c:	str	x20, [x19, #64]
  405c30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405c34:	add	x0, x0, #0x670
  405c38:	str	x0, [x19]
  405c3c:	ldp	x19, x20, [sp, #16]
  405c40:	ldp	x29, x30, [sp], #32
  405c44:	ret
  405c48:	stp	x29, x30, [sp, #-32]!
  405c4c:	mov	x29, sp
  405c50:	stp	x19, x20, [sp, #16]
  405c54:	mov	x19, x0
  405c58:	mov	x20, x3
  405c5c:	bl	4058dc <printf@plt+0x438c>
  405c60:	str	x20, [x19, #64]
  405c64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405c68:	add	x0, x0, #0x6e8
  405c6c:	str	x0, [x19]
  405c70:	ldp	x19, x20, [sp, #16]
  405c74:	ldp	x29, x30, [sp], #32
  405c78:	ret
  405c7c:	stp	x29, x30, [sp, #-32]!
  405c80:	mov	x29, sp
  405c84:	str	x19, [sp, #16]
  405c88:	mov	x19, x0
  405c8c:	bl	405930 <printf@plt+0x43e0>
  405c90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405c94:	add	x0, x0, #0x760
  405c98:	str	x0, [x19]
  405c9c:	strb	wzr, [x19, #64]
  405ca0:	strb	wzr, [x19, #65]
  405ca4:	ldr	x19, [sp, #16]
  405ca8:	ldp	x29, x30, [sp], #32
  405cac:	ret
  405cb0:	stp	x29, x30, [sp, #-32]!
  405cb4:	mov	x29, sp
  405cb8:	str	x19, [sp, #16]
  405cbc:	mov	x19, x0
  405cc0:	bl	405c7c <printf@plt+0x472c>
  405cc4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405cc8:	add	x0, x0, #0x7e8
  405ccc:	str	x0, [x19]
  405cd0:	ldr	x19, [sp, #16]
  405cd4:	ldp	x29, x30, [sp], #32
  405cd8:	ret
  405cdc:	stp	x29, x30, [sp, #-32]!
  405ce0:	mov	x29, sp
  405ce4:	str	x19, [sp, #16]
  405ce8:	mov	x19, x0
  405cec:	bl	405c7c <printf@plt+0x472c>
  405cf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405cf4:	add	x0, x0, #0x870
  405cf8:	str	x0, [x19]
  405cfc:	ldr	x19, [sp, #16]
  405d00:	ldp	x29, x30, [sp], #32
  405d04:	ret
  405d08:	stp	x29, x30, [sp, #-32]!
  405d0c:	mov	x29, sp
  405d10:	str	x19, [sp, #16]
  405d14:	mov	x19, x0
  405d18:	bl	405930 <printf@plt+0x43e0>
  405d1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405d20:	add	x0, x0, #0x8f8
  405d24:	str	x0, [x19]
  405d28:	ldr	x19, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-32]!
  405d38:	mov	x29, sp
  405d3c:	str	x19, [sp, #16]
  405d40:	mov	x19, x0
  405d44:	bl	405930 <printf@plt+0x43e0>
  405d48:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  405d4c:	add	x0, x0, #0x980
  405d50:	str	x0, [x19]
  405d54:	ldr	x19, [sp, #16]
  405d58:	ldp	x29, x30, [sp], #32
  405d5c:	ret
  405d60:	stp	x29, x30, [sp, #-32]!
  405d64:	mov	x29, sp
  405d68:	str	x19, [sp, #16]
  405d6c:	mov	x19, x0
  405d70:	ldr	w0, [x0, #16]
  405d74:	cbnz	w0, 405d94 <printf@plt+0x4844>
  405d78:	ldrsh	w0, [x19, #2]
  405d7c:	cbnz	w0, 405db4 <printf@plt+0x4864>
  405d80:	ldrb	w0, [x19, #45]
  405d84:	cbnz	w0, 405dd4 <printf@plt+0x4884>
  405d88:	ldr	x19, [sp, #16]
  405d8c:	ldp	x29, x30, [sp], #32
  405d90:	ret
  405d94:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405d98:	ldr	x3, [x0, #440]
  405d9c:	mov	x2, #0xc                   	// #12
  405da0:	mov	x1, #0x1                   	// #1
  405da4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405da8:	add	x0, x0, #0xfb8
  405dac:	bl	4014e0 <fwrite@plt>
  405db0:	b	405d78 <printf@plt+0x4828>
  405db4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405db8:	ldr	x3, [x0, #440]
  405dbc:	mov	x2, #0xb                   	// #11
  405dc0:	mov	x1, #0x1                   	// #1
  405dc4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405dc8:	add	x0, x0, #0xfc8
  405dcc:	bl	4014e0 <fwrite@plt>
  405dd0:	b	405d80 <printf@plt+0x4830>
  405dd4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405dd8:	ldr	x3, [x0, #440]
  405ddc:	mov	x2, #0x7                   	// #7
  405de0:	mov	x1, #0x1                   	// #1
  405de4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  405de8:	add	x0, x0, #0xfd8
  405dec:	bl	4014e0 <fwrite@plt>
  405df0:	b	405d88 <printf@plt+0x4838>
  405df4:	adrp	x2, 414000 <_ZdlPvm@@Base+0x38c0>
  405df8:	add	x2, x2, #0xa08
  405dfc:	str	x2, [x0]
  405e00:	str	xzr, [x0, #8]
  405e04:	str	w1, [x0, #16]
  405e08:	strb	wzr, [x0, #20]
  405e0c:	ret
  405e10:	ret
  405e14:	stp	x29, x30, [sp, #-16]!
  405e18:	mov	x29, sp
  405e1c:	mov	x1, #0x18                  	// #24
  405e20:	bl	410740 <_ZdlPvm@@Base>
  405e24:	ldp	x29, x30, [sp], #16
  405e28:	ret
  405e2c:	stp	x29, x30, [sp, #-48]!
  405e30:	mov	x29, sp
  405e34:	stp	x19, x20, [sp, #16]
  405e38:	str	x21, [sp, #32]
  405e3c:	mov	x19, x0
  405e40:	mov	x21, x3
  405e44:	mov	w20, w4
  405e48:	str	xzr, [x0, #8]
  405e4c:	str	w2, [x0, #16]
  405e50:	strb	wzr, [x0, #20]
  405e54:	adrp	x2, 414000 <_ZdlPvm@@Base+0x38c0>
  405e58:	add	x2, x2, #0xa40
  405e5c:	str	x2, [x0], #24
  405e60:	bl	4109a0 <_ZdlPvm@@Base+0x260>
  405e64:	str	x21, [x19, #40]
  405e68:	str	w20, [x19, #48]
  405e6c:	ldp	x19, x20, [sp, #16]
  405e70:	ldr	x21, [sp, #32]
  405e74:	ldp	x29, x30, [sp], #48
  405e78:	ret
  405e7c:	str	xzr, [x0, #8]
  405e80:	str	w1, [x0, #16]
  405e84:	strb	wzr, [x0, #20]
  405e88:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  405e8c:	add	x1, x1, #0xa78
  405e90:	str	x1, [x0]
  405e94:	ret
  405e98:	str	xzr, [x0, #8]
  405e9c:	str	w1, [x0, #16]
  405ea0:	strb	wzr, [x0, #20]
  405ea4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  405ea8:	add	x1, x1, #0xab0
  405eac:	str	x1, [x0]
  405eb0:	ret
  405eb4:	stp	x29, x30, [sp, #-32]!
  405eb8:	mov	x29, sp
  405ebc:	stp	x19, x20, [sp, #16]
  405ec0:	mov	x19, x0
  405ec4:	str	x5, [x0]
  405ec8:	str	w1, [x0, #8]
  405ecc:	str	w2, [x0, #12]
  405ed0:	str	w3, [x0, #16]
  405ed4:	strb	w4, [x0, #20]
  405ed8:	add	x20, x0, #0x18
  405edc:	mov	x0, x20
  405ee0:	bl	410880 <_ZdlPvm@@Base+0x140>
  405ee4:	add	x0, x19, #0x28
  405ee8:	bl	410880 <_ZdlPvm@@Base+0x140>
  405eec:	b	405f04 <printf@plt+0x49b4>
  405ef0:	mov	x19, x0
  405ef4:	mov	x0, x20
  405ef8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405efc:	mov	x0, x19
  405f00:	bl	4014f0 <_Unwind_Resume@plt>
  405f04:	ldp	x19, x20, [sp, #16]
  405f08:	ldp	x29, x30, [sp], #32
  405f0c:	ret
  405f10:	stp	x29, x30, [sp, #-32]!
  405f14:	mov	x29, sp
  405f18:	str	x19, [sp, #16]
  405f1c:	mov	x19, x0
  405f20:	add	x0, x0, #0x28
  405f24:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405f28:	add	x0, x19, #0x18
  405f2c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  405f30:	ldr	x19, [sp, #16]
  405f34:	ldp	x29, x30, [sp], #32
  405f38:	ret
  405f3c:	stp	x29, x30, [sp, #-80]!
  405f40:	mov	x29, sp
  405f44:	stp	x19, x20, [sp, #16]
  405f48:	stp	x21, x22, [sp, #32]
  405f4c:	stp	x23, x24, [sp, #48]
  405f50:	mov	x19, x0
  405f54:	str	wzr, [x0]
  405f58:	str	w1, [x0, #4]
  405f5c:	str	w3, [x0, #8]
  405f60:	strb	w4, [x0, #14]
  405f64:	str	xzr, [x0, #16]
  405f68:	str	xzr, [x0, #24]
  405f6c:	str	xzr, [x0, #32]
  405f70:	str	xzr, [x0, #40]!
  405f74:	str	x0, [x19, #48]
  405f78:	str	xzr, [x19, #56]
  405f7c:	str	xzr, [x19, #64]
  405f80:	str	xzr, [x19, #72]
  405f84:	str	wzr, [x19, #104]
  405f88:	str	wzr, [x19, #108]
  405f8c:	str	wzr, [x19, #112]
  405f90:	str	wzr, [x19, #116]
  405f94:	str	w2, [x19, #120]
  405f98:	sxtw	x23, w1
  405f9c:	sbfiz	x22, x1, #4, #32
  405fa0:	add	x22, x22, #0x8
  405fa4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  405fa8:	cmp	x23, x0
  405fac:	csinv	x22, x22, xzr, ls  // ls = plast
  405fb0:	mov	x0, x22
  405fb4:	bl	401280 <_Znam@plt>
  405fb8:	mov	x24, x0
  405fbc:	str	x23, [x24], #8
  405fc0:	subs	x23, x23, #0x1
  405fc4:	b.mi	405ff8 <printf@plt+0x4aa8>  // b.first
  405fc8:	str	x25, [sp, #64]
  405fcc:	mov	x25, x0
  405fd0:	mov	x20, x23
  405fd4:	mov	x21, x24
  405fd8:	b	405fe8 <printf@plt+0x4a98>
  405fdc:	add	x21, x21, #0x10
  405fe0:	subs	x20, x20, #0x1
  405fe4:	b.mi	405ff4 <printf@plt+0x4aa4>  // b.first
  405fe8:	mov	x0, x21
  405fec:	bl	410880 <_ZdlPvm@@Base+0x140>
  405ff0:	b	405fdc <printf@plt+0x4a8c>
  405ff4:	ldr	x25, [sp, #64]
  405ff8:	str	x24, [x19, #80]
  405ffc:	ldr	w1, [x19, #4]
  406000:	mov	x0, #0x0                   	// #0
  406004:	cmp	w1, #0x1
  406008:	b.le	406018 <printf@plt+0x4ac8>
  40600c:	sub	w0, w1, #0x1
  406010:	sbfiz	x0, x0, #2, #32
  406014:	bl	401280 <_Znam@plt>
  406018:	str	x0, [x19, #88]
  40601c:	ldrsw	x0, [x19, #4]
  406020:	bl	401280 <_Znam@plt>
  406024:	str	x0, [x19, #96]
  406028:	ldrsw	x0, [x19, #4]
  40602c:	bl	401280 <_Znam@plt>
  406030:	str	x0, [x19, #128]
  406034:	ldr	w1, [x19, #4]
  406038:	mov	x0, #0x0                   	// #0
  40603c:	cmp	w1, #0x0
  406040:	b.le	406064 <printf@plt+0x4b14>
  406044:	ldr	x1, [x19, #96]
  406048:	strb	wzr, [x1, x0]
  40604c:	ldr	x1, [x19, #128]
  406050:	strb	wzr, [x1, x0]
  406054:	add	x0, x0, #0x1
  406058:	ldr	w1, [x19, #4]
  40605c:	cmp	w1, w0
  406060:	b.gt	406044 <printf@plt+0x4af4>
  406064:	ldr	w0, [x19, #4]
  406068:	cmp	w0, #0x1
  40606c:	b.le	406094 <printf@plt+0x4b44>
  406070:	mov	x0, #0x0                   	// #0
  406074:	mov	w2, #0x3                   	// #3
  406078:	ldr	x1, [x19, #88]
  40607c:	str	w2, [x1, x0, lsl #2]
  406080:	add	x0, x0, #0x1
  406084:	ldr	w1, [x19, #4]
  406088:	sub	w1, w1, #0x1
  40608c:	cmp	w1, w0
  406090:	b.gt	406078 <printf@plt+0x4b28>
  406094:	strb	wzr, [x19, #13]
  406098:	strb	wzr, [x19, #12]
  40609c:	ldp	x19, x20, [sp, #16]
  4060a0:	ldp	x21, x22, [sp, #32]
  4060a4:	ldp	x23, x24, [sp, #48]
  4060a8:	ldp	x29, x30, [sp], #80
  4060ac:	ret
  4060b0:	mov	x21, x0
  4060b4:	sub	x20, x23, x20
  4060b8:	add	x20, x24, x20, lsl #4
  4060bc:	cmp	x20, x24
  4060c0:	b.eq	4060d4 <printf@plt+0x4b84>  // b.none
  4060c4:	sub	x20, x20, #0x10
  4060c8:	mov	x0, x20
  4060cc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4060d0:	b	4060bc <printf@plt+0x4b6c>
  4060d4:	mov	x1, x22
  4060d8:	mov	x0, x25
  4060dc:	bl	401540 <_ZdaPvm@plt>
  4060e0:	mov	x0, x21
  4060e4:	bl	4014f0 <_Unwind_Resume@plt>
  4060e8:	stp	x29, x30, [sp, #-48]!
  4060ec:	mov	x29, sp
  4060f0:	stp	x19, x20, [sp, #16]
  4060f4:	mov	x19, x0
  4060f8:	ldr	w0, [x0]
  4060fc:	cmp	w0, #0x0
  406100:	b.le	40614c <printf@plt+0x4bfc>
  406104:	str	x21, [sp, #32]
  406108:	mov	x20, #0x0                   	// #0
  40610c:	b	406120 <printf@plt+0x4bd0>
  406110:	add	x20, x20, #0x1
  406114:	ldr	w0, [x19]
  406118:	cmp	w0, w20
  40611c:	b.le	406148 <printf@plt+0x4bf8>
  406120:	lsl	x21, x20, #3
  406124:	ldr	x0, [x19, #56]
  406128:	ldr	x0, [x0, x20, lsl #3]
  40612c:	cbz	x0, 406134 <printf@plt+0x4be4>
  406130:	bl	401420 <_ZdaPv@plt>
  406134:	ldr	x0, [x19, #64]
  406138:	ldr	x0, [x0, x21]
  40613c:	cbz	x0, 406110 <printf@plt+0x4bc0>
  406140:	bl	401420 <_ZdaPv@plt>
  406144:	b	406110 <printf@plt+0x4bc0>
  406148:	ldr	x21, [sp, #32]
  40614c:	ldr	x0, [x19, #56]
  406150:	cbz	x0, 406158 <printf@plt+0x4c08>
  406154:	bl	401420 <_ZdaPv@plt>
  406158:	ldr	x0, [x19, #64]
  40615c:	cbz	x0, 406164 <printf@plt+0x4c14>
  406160:	bl	401420 <_ZdaPv@plt>
  406164:	ldr	x0, [x19, #40]
  406168:	cbz	x0, 406188 <printf@plt+0x4c38>
  40616c:	ldr	x1, [x0, #8]
  406170:	str	x1, [x19, #40]
  406174:	ldr	x1, [x0]
  406178:	ldr	x1, [x1, #8]
  40617c:	blr	x1
  406180:	ldr	x0, [x19, #40]
  406184:	cbnz	x0, 40616c <printf@plt+0x4c1c>
  406188:	ldr	x0, [x19, #80]
  40618c:	cbz	x0, 4061cc <printf@plt+0x4c7c>
  406190:	ldur	x20, [x0, #-8]
  406194:	add	x20, x0, x20, lsl #4
  406198:	cmp	x0, x20
  40619c:	b.eq	4061b8 <printf@plt+0x4c68>  // b.none
  4061a0:	sub	x20, x20, #0x10
  4061a4:	mov	x0, x20
  4061a8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4061ac:	ldr	x0, [x19, #80]
  4061b0:	cmp	x0, x20
  4061b4:	b.ne	4061a0 <printf@plt+0x4c50>  // b.any
  4061b8:	mov	x0, x20
  4061bc:	ldr	x1, [x0, #-8]!
  4061c0:	lsl	x1, x1, #4
  4061c4:	add	x1, x1, #0x8
  4061c8:	bl	401540 <_ZdaPvm@plt>
  4061cc:	ldr	x0, [x19, #88]
  4061d0:	cbz	x0, 4061d8 <printf@plt+0x4c88>
  4061d4:	bl	401420 <_ZdaPv@plt>
  4061d8:	ldr	x0, [x19, #96]
  4061dc:	cbz	x0, 4061e4 <printf@plt+0x4c94>
  4061e0:	bl	401420 <_ZdaPv@plt>
  4061e4:	ldr	x0, [x19, #128]
  4061e8:	cbz	x0, 4061f0 <printf@plt+0x4ca0>
  4061ec:	bl	401420 <_ZdaPv@plt>
  4061f0:	ldr	x0, [x19, #24]
  4061f4:	cbz	x0, 406214 <printf@plt+0x4cc4>
  4061f8:	ldr	x1, [x0, #8]
  4061fc:	str	x1, [x19, #24]
  406200:	ldr	x1, [x0]
  406204:	ldr	x1, [x1, #16]
  406208:	blr	x1
  40620c:	ldr	x0, [x19, #24]
  406210:	cbnz	x0, 4061f8 <printf@plt+0x4ca8>
  406214:	ldr	x20, [x19, #16]
  406218:	cbz	x20, 40624c <printf@plt+0x4cfc>
  40621c:	str	x21, [sp, #32]
  406220:	mov	x21, #0x38                  	// #56
  406224:	ldr	x0, [x20]
  406228:	str	x0, [x19, #16]
  40622c:	mov	x0, x20
  406230:	bl	405f10 <printf@plt+0x49c0>
  406234:	mov	x1, x21
  406238:	mov	x0, x20
  40623c:	bl	410740 <_ZdlPvm@@Base>
  406240:	ldr	x20, [x19, #16]
  406244:	cbnz	x20, 406224 <printf@plt+0x4cd4>
  406248:	ldr	x21, [sp, #32]
  40624c:	ldr	x0, [x19, #72]
  406250:	cbz	x0, 406258 <printf@plt+0x4d08>
  406254:	bl	401420 <_ZdaPv@plt>
  406258:	ldr	x0, [x19, #32]
  40625c:	cbz	x0, 40627c <printf@plt+0x4d2c>
  406260:	mov	x20, #0x10                  	// #16
  406264:	ldr	x1, [x0]
  406268:	str	x1, [x19, #32]
  40626c:	mov	x1, x20
  406270:	bl	410740 <_ZdlPvm@@Base>
  406274:	ldr	x0, [x19, #32]
  406278:	cbnz	x0, 406264 <printf@plt+0x4d14>
  40627c:	ldp	x19, x20, [sp, #16]
  406280:	ldp	x29, x30, [sp], #48
  406284:	ret
  406288:	strb	w1, [x0, #12]
  40628c:	strb	w2, [x0, #13]
  406290:	ret
  406294:	stp	x29, x30, [sp, #-48]!
  406298:	mov	x29, sp
  40629c:	stp	x19, x20, [sp, #16]
  4062a0:	str	x21, [sp, #32]
  4062a4:	mov	x20, x0
  4062a8:	mov	w19, w1
  4062ac:	mov	x21, x2
  4062b0:	tbnz	w1, #31, 4062c0 <printf@plt+0x4d70>
  4062b4:	ldr	w0, [x0, #4]
  4062b8:	cmp	w0, w1
  4062bc:	b.gt	4062d0 <printf@plt+0x4d80>
  4062c0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4062c4:	add	x1, x1, #0xfe0
  4062c8:	mov	w0, #0x510                 	// #1296
  4062cc:	bl	40eb6c <printf@plt+0xd61c>
  4062d0:	ldr	x0, [x20, #80]
  4062d4:	mov	x1, x21
  4062d8:	add	x0, x0, w19, sxtw #4
  4062dc:	bl	410a0c <_ZdlPvm@@Base+0x2cc>
  4062e0:	ldp	x19, x20, [sp, #16]
  4062e4:	ldr	x21, [sp, #32]
  4062e8:	ldp	x29, x30, [sp], #48
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-48]!
  4062f4:	mov	x29, sp
  4062f8:	stp	x19, x20, [sp, #16]
  4062fc:	str	x21, [sp, #32]
  406300:	mov	x20, x0
  406304:	mov	w19, w1
  406308:	mov	w21, w2
  40630c:	tbnz	w1, #31, 406320 <printf@plt+0x4dd0>
  406310:	ldr	w0, [x0, #4]
  406314:	sub	w0, w0, #0x1
  406318:	cmp	w0, w1
  40631c:	b.gt	406330 <printf@plt+0x4de0>
  406320:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  406324:	add	x1, x1, #0xfe0
  406328:	mov	w0, #0x516                 	// #1302
  40632c:	bl	40eb6c <printf@plt+0xd61c>
  406330:	ldr	x0, [x20, #88]
  406334:	str	w21, [x0, w19, sxtw #2]
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldr	x21, [sp, #32]
  406340:	ldp	x29, x30, [sp], #48
  406344:	ret
  406348:	stp	x29, x30, [sp, #-32]!
  40634c:	mov	x29, sp
  406350:	stp	x19, x20, [sp, #16]
  406354:	mov	x20, x0
  406358:	mov	w19, w1
  40635c:	tbnz	w1, #31, 40636c <printf@plt+0x4e1c>
  406360:	ldr	w0, [x0, #4]
  406364:	cmp	w0, w1
  406368:	b.gt	40637c <printf@plt+0x4e2c>
  40636c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  406370:	add	x1, x1, #0xfe0
  406374:	mov	w0, #0x51c                 	// #1308
  406378:	bl	40eb6c <printf@plt+0xd61c>
  40637c:	ldr	x0, [x20, #96]
  406380:	mov	w1, #0x1                   	// #1
  406384:	strb	w1, [x0, w19, sxtw]
  406388:	ldp	x19, x20, [sp, #16]
  40638c:	ldp	x29, x30, [sp], #32
  406390:	ret
  406394:	stp	x29, x30, [sp, #-32]!
  406398:	mov	x29, sp
  40639c:	stp	x19, x20, [sp, #16]
  4063a0:	mov	x20, x0
  4063a4:	mov	w19, w1
  4063a8:	tbnz	w1, #31, 4063b8 <printf@plt+0x4e68>
  4063ac:	ldr	w0, [x0, #4]
  4063b0:	cmp	w0, w1
  4063b4:	b.gt	4063c8 <printf@plt+0x4e78>
  4063b8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4063bc:	add	x1, x1, #0xfe0
  4063c0:	mov	w0, #0x522                 	// #1314
  4063c4:	bl	40eb6c <printf@plt+0xd61c>
  4063c8:	ldr	x0, [x20, #128]
  4063cc:	mov	w1, #0x1                   	// #1
  4063d0:	strb	w1, [x0, w19, sxtw]
  4063d4:	ldp	x19, x20, [sp, #16]
  4063d8:	ldp	x29, x30, [sp], #32
  4063dc:	ret
  4063e0:	ldr	x2, [x0, #24]
  4063e4:	cbz	x2, 406400 <printf@plt+0x4eb0>
  4063e8:	mov	x0, x2
  4063ec:	ldr	x2, [x2, #8]
  4063f0:	cbnz	x2, 4063e8 <printf@plt+0x4e98>
  4063f4:	add	x0, x0, #0x8
  4063f8:	str	x1, [x0]
  4063fc:	ret
  406400:	add	x0, x0, #0x18
  406404:	b	4063f8 <printf@plt+0x4ea8>
  406408:	stp	x29, x30, [sp, #-64]!
  40640c:	mov	x29, sp
  406410:	stp	x19, x20, [sp, #16]
  406414:	stp	x21, x22, [sp, #32]
  406418:	stp	x23, x24, [sp, #48]
  40641c:	mov	x20, x0
  406420:	mov	w22, w1
  406424:	mov	x21, x2
  406428:	mov	x23, x3
  40642c:	mov	w24, w4
  406430:	mov	x0, #0x38                  	// #56
  406434:	bl	4106d0 <_Znwm@@Base>
  406438:	mov	x19, x0
  40643c:	mov	w4, w24
  406440:	mov	x3, x23
  406444:	mov	w2, w22
  406448:	mov	x1, x21
  40644c:	bl	405e2c <printf@plt+0x48dc>
  406450:	mov	x1, x19
  406454:	mov	x0, x20
  406458:	bl	4063e0 <printf@plt+0x4e90>
  40645c:	ldp	x19, x20, [sp, #16]
  406460:	ldp	x21, x22, [sp, #32]
  406464:	ldp	x23, x24, [sp, #48]
  406468:	ldp	x29, x30, [sp], #64
  40646c:	ret
  406470:	mov	x20, x0
  406474:	mov	x1, #0x38                  	// #56
  406478:	mov	x0, x19
  40647c:	bl	410740 <_ZdlPvm@@Base>
  406480:	mov	x0, x20
  406484:	bl	4014f0 <_Unwind_Resume@plt>
  406488:	stp	x29, x30, [sp, #-32]!
  40648c:	mov	x29, sp
  406490:	stp	x19, x20, [sp, #16]
  406494:	mov	x19, x0
  406498:	mov	w20, w1
  40649c:	mov	x0, #0x18                  	// #24
  4064a0:	bl	4106d0 <_Znwm@@Base>
  4064a4:	mov	x1, x0
  4064a8:	str	xzr, [x0, #8]
  4064ac:	str	w20, [x0, #16]
  4064b0:	strb	wzr, [x0, #20]
  4064b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  4064b8:	add	x0, x0, #0xa78
  4064bc:	str	x0, [x1]
  4064c0:	mov	x0, x19
  4064c4:	bl	4063e0 <printf@plt+0x4e90>
  4064c8:	ldp	x19, x20, [sp, #16]
  4064cc:	ldp	x29, x30, [sp], #32
  4064d0:	ret
  4064d4:	stp	x29, x30, [sp, #-32]!
  4064d8:	mov	x29, sp
  4064dc:	stp	x19, x20, [sp, #16]
  4064e0:	mov	x19, x0
  4064e4:	mov	w20, w1
  4064e8:	mov	x0, #0x18                  	// #24
  4064ec:	bl	4106d0 <_Znwm@@Base>
  4064f0:	mov	x1, x0
  4064f4:	str	xzr, [x0, #8]
  4064f8:	str	w20, [x0, #16]
  4064fc:	strb	wzr, [x0, #20]
  406500:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  406504:	add	x0, x0, #0xab0
  406508:	str	x0, [x1]
  40650c:	mov	x0, x19
  406510:	bl	4063e0 <printf@plt+0x4e90>
  406514:	ldp	x19, x20, [sp, #16]
  406518:	ldp	x29, x30, [sp], #32
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-64]!
  406524:	mov	x29, sp
  406528:	stp	x19, x20, [sp, #16]
  40652c:	mov	x19, x0
  406530:	ldr	w0, [x0]
  406534:	cmp	w0, w1
  406538:	b.gt	406734 <printf@plt+0x51e4>
  40653c:	stp	x21, x22, [sp, #32]
  406540:	mov	w20, w1
  406544:	ldr	w21, [x19, #116]
  406548:	cmp	w21, w1
  40654c:	b.gt	406740 <printf@plt+0x51f0>
  406550:	cbnz	w21, 4065ec <printf@plt+0x509c>
  406554:	mov	w0, #0x10                  	// #16
  406558:	str	w0, [x19, #116]
  40655c:	cmp	w1, #0xf
  406560:	b.le	4065dc <printf@plt+0x508c>
  406564:	add	w1, w1, #0x1
  406568:	str	w1, [x19, #116]
  40656c:	sxtw	x0, w1
  406570:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406574:	cmp	x2, w1, sxtw
  406578:	b.cc	4065d4 <printf@plt+0x5084>  // b.lo, b.ul, b.last
  40657c:	lsl	x0, x0, #3
  406580:	bl	401280 <_Znam@plt>
  406584:	str	x0, [x19, #56]
  406588:	ldrsw	x0, [x19, #116]
  40658c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  406590:	cmp	x0, x1
  406594:	b.hi	4065e4 <printf@plt+0x5094>  // b.pmore
  406598:	lsl	x0, x0, #3
  40659c:	bl	401280 <_Znam@plt>
  4065a0:	str	x0, [x19, #64]
  4065a4:	ldr	w0, [x19, #116]
  4065a8:	cmp	w0, w20
  4065ac:	b.gt	4065c0 <printf@plt+0x5070>
  4065b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4065b4:	add	x1, x1, #0xfe0
  4065b8:	mov	w0, #0x559                 	// #1369
  4065bc:	bl	40eb6c <printf@plt+0xd61c>
  4065c0:	ldr	w1, [x19]
  4065c4:	cmp	w20, w1
  4065c8:	b.lt	406750 <printf@plt+0x5200>  // b.tstop
  4065cc:	str	x23, [sp, #48]
  4065d0:	b	406748 <printf@plt+0x51f8>
  4065d4:	str	x23, [sp, #48]
  4065d8:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  4065dc:	mov	x0, #0x10                  	// #16
  4065e0:	b	40657c <printf@plt+0x502c>
  4065e4:	str	x23, [sp, #48]
  4065e8:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  4065ec:	ldr	x22, [x19, #56]
  4065f0:	lsl	w1, w21, #1
  4065f4:	cmp	w1, w20
  4065f8:	csinc	w1, w1, w20, gt
  4065fc:	str	w1, [x19, #116]
  406600:	sxtw	x0, w1
  406604:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406608:	cmp	x2, w1, sxtw
  40660c:	b.cc	406674 <printf@plt+0x5124>  // b.lo, b.ul, b.last
  406610:	lsl	x0, x0, #3
  406614:	bl	401280 <_Znam@plt>
  406618:	str	x0, [x19, #56]
  40661c:	sbfiz	x21, x21, #3, #32
  406620:	mov	x2, x21
  406624:	mov	x1, x22
  406628:	bl	4012a0 <memcpy@plt>
  40662c:	mov	x0, x22
  406630:	bl	401420 <_ZdaPv@plt>
  406634:	ldr	x22, [x19, #64]
  406638:	ldrsw	x0, [x19, #116]
  40663c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  406640:	cmp	x0, x1
  406644:	b.hi	40666c <printf@plt+0x511c>  // b.pmore
  406648:	lsl	x0, x0, #3
  40664c:	bl	401280 <_Znam@plt>
  406650:	str	x0, [x19, #64]
  406654:	mov	x2, x21
  406658:	mov	x1, x22
  40665c:	bl	4012a0 <memcpy@plt>
  406660:	mov	x0, x22
  406664:	bl	401420 <_ZdaPv@plt>
  406668:	b	4065a4 <printf@plt+0x5054>
  40666c:	str	x23, [sp, #48]
  406670:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  406674:	str	x23, [sp, #48]
  406678:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  40667c:	bl	401460 <__cxa_throw_bad_array_new_length@plt>
  406680:	ldr	w1, [x19]
  406684:	add	w1, w1, #0x1
  406688:	str	w1, [x19]
  40668c:	cmp	w1, w20
  406690:	b.gt	40672c <printf@plt+0x51dc>
  406694:	ldrsw	x0, [x19, #4]
  406698:	cmp	x0, x21
  40669c:	b.hi	40667c <printf@plt+0x512c>  // b.pmore
  4066a0:	sxtw	x22, w1
  4066a4:	ldr	x23, [x19, #56]
  4066a8:	lsl	x0, x0, #3
  4066ac:	bl	401280 <_Znam@plt>
  4066b0:	str	x0, [x23, x22, lsl #3]
  4066b4:	ldr	w2, [x19, #4]
  4066b8:	cmp	w2, #0x0
  4066bc:	b.le	4066e4 <printf@plt+0x5194>
  4066c0:	mov	x0, #0x0                   	// #0
  4066c4:	ldrsw	x2, [x19]
  4066c8:	ldr	x1, [x19, #56]
  4066cc:	ldr	x1, [x1, x2, lsl #3]
  4066d0:	str	xzr, [x1, x0, lsl #3]
  4066d4:	ldr	w2, [x19, #4]
  4066d8:	add	x0, x0, #0x1
  4066dc:	cmp	w2, w0
  4066e0:	b.gt	4066c4 <printf@plt+0x5174>
  4066e4:	ldrsw	x23, [x19]
  4066e8:	ldr	x22, [x19, #64]
  4066ec:	add	w0, w2, #0x1
  4066f0:	sxtw	x0, w0
  4066f4:	bl	401280 <_Znam@plt>
  4066f8:	str	x0, [x22, x23, lsl #3]
  4066fc:	ldr	w0, [x19, #4]
  406700:	tbnz	w0, #31, 406680 <printf@plt+0x5130>
  406704:	mov	x0, #0x0                   	// #0
  406708:	ldrsw	x1, [x19]
  40670c:	ldr	x2, [x19, #64]
  406710:	ldr	x2, [x2, x1, lsl #3]
  406714:	strb	wzr, [x2, x0]
  406718:	add	x0, x0, #0x1
  40671c:	ldr	w2, [x19, #4]
  406720:	cmp	w2, w0
  406724:	b.ge	406708 <printf@plt+0x51b8>  // b.tcont
  406728:	b	406680 <printf@plt+0x5130>
  40672c:	ldp	x21, x22, [sp, #32]
  406730:	ldr	x23, [sp, #48]
  406734:	ldp	x19, x20, [sp, #16]
  406738:	ldp	x29, x30, [sp], #64
  40673c:	ret
  406740:	str	x23, [sp, #48]
  406744:	ldr	w1, [x19]
  406748:	mov	x21, #0xfffffffffffffff     	// #1152921504606846975
  40674c:	b	406694 <printf@plt+0x5144>
  406750:	ldp	x21, x22, [sp, #32]
  406754:	b	406734 <printf@plt+0x51e4>
  406758:	stp	x29, x30, [sp, #-80]!
  40675c:	mov	x29, sp
  406760:	stp	x19, x20, [sp, #16]
  406764:	str	x21, [sp, #32]
  406768:	mov	x21, x0
  40676c:	mov	w20, w1
  406770:	mov	w19, w2
  406774:	cmp	w1, #0x0
  406778:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  40677c:	b.lt	406798 <printf@plt+0x5248>  // b.tstop
  406780:	ldr	w0, [x0]
  406784:	cmp	w0, w1
  406788:	b.le	406798 <printf@plt+0x5248>
  40678c:	ldr	w0, [x21, #4]
  406790:	cmp	w0, w2
  406794:	b.gt	4067a8 <printf@plt+0x5258>
  406798:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40679c:	add	x1, x1, #0xfe0
  4067a0:	mov	w0, #0x569                 	// #1385
  4067a4:	bl	40eb6c <printf@plt+0xd61c>
  4067a8:	cbz	w19, 406830 <printf@plt+0x52e0>
  4067ac:	sxtw	x1, w20
  4067b0:	ldr	x0, [x21, #56]
  4067b4:	ldr	x2, [x0, x1, lsl #3]
  4067b8:	sxtw	x0, w19
  4067bc:	sbfiz	x4, x19, #3, #32
  4067c0:	ldr	x3, [x2, x0, lsl #3]
  4067c4:	cbz	x3, 406850 <printf@plt+0x5300>
  4067c8:	ldr	w0, [x3, #32]
  4067cc:	cmp	w0, w20
  4067d0:	b.gt	406810 <printf@plt+0x52c0>
  4067d4:	ldr	w1, [x3, #36]
  4067d8:	cmp	w1, w20
  4067dc:	b.lt	406810 <printf@plt+0x52c0>  // b.tstop
  4067e0:	ldr	w2, [x3, #40]
  4067e4:	cmp	w2, w19
  4067e8:	b.gt	406810 <printf@plt+0x52c0>
  4067ec:	ldr	w3, [x3, #44]
  4067f0:	cmp	w3, w19
  4067f4:	b.lt	406810 <printf@plt+0x52c0>  // b.tstop
  4067f8:	sub	w0, w1, w0
  4067fc:	cmp	w0, #0x0
  406800:	b.le	406810 <printf@plt+0x52c0>
  406804:	sub	w2, w3, w2
  406808:	cmp	w2, #0x0
  40680c:	b.gt	406820 <printf@plt+0x52d0>
  406810:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  406814:	add	x1, x1, #0xfe0
  406818:	mov	w0, #0x570                 	// #1392
  40681c:	bl	40eb6c <printf@plt+0xd61c>
  406820:	ldp	x19, x20, [sp, #16]
  406824:	ldr	x21, [sp, #32]
  406828:	ldp	x29, x30, [sp], #80
  40682c:	ret
  406830:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  406834:	add	x1, x1, #0x70
  406838:	mov	x3, x1
  40683c:	mov	x2, x1
  406840:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  406844:	add	x0, x0, #0x0
  406848:	bl	40f540 <printf@plt+0xdff0>
  40684c:	b	406820 <printf@plt+0x52d0>
  406850:	add	x2, x2, x4
  406854:	ldur	x2, [x2, #-8]
  406858:	cbz	x2, 406820 <printf@plt+0x52d0>
  40685c:	ldr	w3, [x2, #32]
  406860:	cmp	w3, w20
  406864:	b.ne	40687c <printf@plt+0x532c>  // b.any
  406868:	str	w19, [x2, #44]
  40686c:	ldr	x3, [x21, #56]
  406870:	ldr	x1, [x3, x1, lsl #3]
  406874:	str	x2, [x1, x0, lsl #3]
  406878:	b	406820 <printf@plt+0x52d0>
  40687c:	add	w1, w20, #0x1
  406880:	add	x0, sp, #0x30
  406884:	bl	40f0b4 <printf@plt+0xdb64>
  406888:	add	w1, w19, #0x1
  40688c:	add	x0, sp, #0x40
  406890:	bl	40f0b4 <printf@plt+0xdb64>
  406894:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  406898:	add	x3, x3, #0x70
  40689c:	add	x2, sp, #0x40
  4068a0:	add	x1, sp, #0x30
  4068a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4068a8:	add	x0, x0, #0x30
  4068ac:	bl	40f540 <printf@plt+0xdff0>
  4068b0:	b	406820 <printf@plt+0x52d0>
  4068b4:	stp	x29, x30, [sp, #-112]!
  4068b8:	mov	x29, sp
  4068bc:	stp	x19, x20, [sp, #16]
  4068c0:	stp	x21, x22, [sp, #32]
  4068c4:	mov	x21, x0
  4068c8:	mov	w20, w1
  4068cc:	mov	w19, w2
  4068d0:	cmp	w1, #0x0
  4068d4:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  4068d8:	b.lt	4068f4 <printf@plt+0x53a4>  // b.tstop
  4068dc:	ldr	w0, [x0]
  4068e0:	cmp	w0, w1
  4068e4:	b.le	4068f4 <printf@plt+0x53a4>
  4068e8:	ldr	w0, [x21, #4]
  4068ec:	cmp	w0, w2
  4068f0:	b.gt	406904 <printf@plt+0x53b4>
  4068f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4068f8:	add	x1, x1, #0xfe0
  4068fc:	mov	w0, #0x588                 	// #1416
  406900:	bl	40eb6c <printf@plt+0xd61c>
  406904:	cbz	w20, 406978 <printf@plt+0x5428>
  406908:	stp	x23, x24, [sp, #48]
  40690c:	ldr	x0, [x21, #56]
  406910:	sbfiz	x24, x20, #3, #32
  406914:	sxtw	x2, w19
  406918:	sbfiz	x22, x19, #3, #32
  40691c:	ldr	x1, [x0, w20, sxtw #3]
  406920:	ldr	x1, [x1, x2, lsl #3]
  406924:	cbz	x1, 4069bc <printf@plt+0x546c>
  406928:	ldr	w0, [x1, #32]
  40692c:	cmp	w0, w20
  406930:	b.gt	406998 <printf@plt+0x5448>
  406934:	ldr	w2, [x1, #36]
  406938:	cmp	w2, w20
  40693c:	b.lt	406998 <printf@plt+0x5448>  // b.tstop
  406940:	ldr	w3, [x1, #40]
  406944:	cmp	w3, w19
  406948:	b.gt	406998 <printf@plt+0x5448>
  40694c:	ldr	w1, [x1, #44]
  406950:	cmp	w1, w19
  406954:	b.lt	406998 <printf@plt+0x5448>  // b.tstop
  406958:	sub	w0, w2, w0
  40695c:	cmp	w0, #0x0
  406960:	b.le	406998 <printf@plt+0x5448>
  406964:	sub	w1, w1, w3
  406968:	cmp	w1, #0x0
  40696c:	b.le	406998 <printf@plt+0x5448>
  406970:	ldp	x23, x24, [sp, #48]
  406974:	b	4069ac <printf@plt+0x545c>
  406978:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40697c:	add	x1, x1, #0x70
  406980:	mov	x3, x1
  406984:	mov	x2, x1
  406988:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40698c:	add	x0, x0, #0x60
  406990:	bl	40f540 <printf@plt+0xdff0>
  406994:	b	4069ac <printf@plt+0x545c>
  406998:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40699c:	add	x1, x1, #0xfe0
  4069a0:	mov	w0, #0x58f                 	// #1423
  4069a4:	bl	40eb6c <printf@plt+0xd61c>
  4069a8:	ldp	x23, x24, [sp, #48]
  4069ac:	ldp	x19, x20, [sp, #16]
  4069b0:	ldp	x21, x22, [sp, #32]
  4069b4:	ldp	x29, x30, [sp], #112
  4069b8:	ret
  4069bc:	add	x0, x0, x24
  4069c0:	ldur	x0, [x0, #-8]
  4069c4:	ldr	x23, [x0, x2, lsl #3]
  4069c8:	cbz	x23, 406a80 <printf@plt+0x5530>
  4069cc:	ldr	w0, [x23, #40]
  4069d0:	cmp	w0, w19
  4069d4:	b.ne	406a34 <printf@plt+0x54e4>  // b.any
  4069d8:	ldr	w0, [x23, #44]
  4069dc:	cmp	w19, w0
  4069e0:	b.gt	406a74 <printf@plt+0x5524>
  4069e4:	stp	x25, x26, [sp, #64]
  4069e8:	adrp	x25, 411000 <_ZdlPvm@@Base+0x8c0>
  4069ec:	add	x25, x25, #0xfe0
  4069f0:	mov	w26, #0x5a0                 	// #1440
  4069f4:	ldr	x0, [x21, #56]
  4069f8:	ldr	x0, [x0, x24]
  4069fc:	str	x23, [x0, x22]
  406a00:	add	w19, w19, #0x1
  406a04:	ldr	w0, [x23, #44]
  406a08:	cmp	w0, w19
  406a0c:	b.lt	406a70 <printf@plt+0x5520>  // b.tstop
  406a10:	add	x22, x22, #0x8
  406a14:	ldr	x0, [x21, #56]
  406a18:	ldr	x0, [x0, x24]
  406a1c:	ldr	x0, [x0, x22]
  406a20:	cbz	x0, 4069f4 <printf@plt+0x54a4>
  406a24:	mov	x1, x25
  406a28:	mov	w0, w26
  406a2c:	bl	40eb6c <printf@plt+0xd61c>
  406a30:	b	4069f4 <printf@plt+0x54a4>
  406a34:	add	w1, w20, #0x1
  406a38:	add	x0, sp, #0x50
  406a3c:	bl	40f0b4 <printf@plt+0xdb64>
  406a40:	add	w1, w19, #0x1
  406a44:	add	x0, sp, #0x60
  406a48:	bl	40f0b4 <printf@plt+0xdb64>
  406a4c:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  406a50:	add	x3, x3, #0x70
  406a54:	add	x2, sp, #0x60
  406a58:	add	x1, sp, #0x50
  406a5c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  406a60:	add	x0, x0, #0x88
  406a64:	bl	40f540 <printf@plt+0xdff0>
  406a68:	ldp	x23, x24, [sp, #48]
  406a6c:	b	4069ac <printf@plt+0x545c>
  406a70:	ldp	x25, x26, [sp, #64]
  406a74:	str	w20, [x23, #36]
  406a78:	ldp	x23, x24, [sp, #48]
  406a7c:	b	4069ac <printf@plt+0x545c>
  406a80:	ldp	x23, x24, [sp, #48]
  406a84:	b	4069ac <printf@plt+0x545c>
  406a88:	mov	x8, x0
  406a8c:	and	w1, w1, #0xff
  406a90:	cbz	x0, 406bc4 <printf@plt+0x5674>
  406a94:	ldrb	w6, [x0]
  406a98:	cbz	w6, 406bcc <printf@plt+0x567c>
  406a9c:	mov	x4, x0
  406aa0:	mov	w3, w6
  406aa4:	mov	w5, #0x0                   	// #0
  406aa8:	mov	w0, #0x1                   	// #1
  406aac:	b	406acc <printf@plt+0x557c>
  406ab0:	ldrb	w7, [x2]
  406ab4:	cmp	w7, w3
  406ab8:	b.eq	406af4 <printf@plt+0x55a4>  // b.none
  406abc:	cmp	w3, #0x5c
  406ac0:	b.eq	406ae0 <printf@plt+0x5590>  // b.none
  406ac4:	ldrb	w3, [x4, #1]!
  406ac8:	cbz	w3, 406afc <printf@plt+0x55ac>
  406acc:	cbz	w5, 406ab0 <printf@plt+0x5560>
  406ad0:	ldrb	w5, [x2, #1]
  406ad4:	cmp	w5, w3
  406ad8:	cset	w5, ne  // ne = any
  406adc:	b	406ac4 <printf@plt+0x5574>
  406ae0:	ldrb	w3, [x4, #1]
  406ae4:	cmp	w3, #0x26
  406ae8:	b.ne	406ac4 <printf@plt+0x5574>  // b.any
  406aec:	sub	w0, w4, w8
  406af0:	ret
  406af4:	mov	w5, w0
  406af8:	b	406ac4 <printf@plt+0x5574>
  406afc:	mov	x4, x8
  406b00:	mov	w3, w6
  406b04:	mov	w0, #0xffffffff            	// #-1
  406b08:	mov	w5, #0x0                   	// #0
  406b0c:	mov	w10, #0x1                   	// #1
  406b10:	adrp	x7, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  406b14:	add	x9, x7, #0x768
  406b18:	b	406b38 <printf@plt+0x55e8>
  406b1c:	ldrb	w7, [x2]
  406b20:	cmp	w7, w3
  406b24:	b.eq	406b64 <printf@plt+0x5614>  // b.none
  406b28:	cmp	w1, w3
  406b2c:	b.eq	406b4c <printf@plt+0x55fc>  // b.none
  406b30:	ldrb	w3, [x4, #1]!
  406b34:	cbz	w3, 406b6c <printf@plt+0x561c>
  406b38:	cbz	w5, 406b1c <printf@plt+0x55cc>
  406b3c:	ldrb	w5, [x2, #1]
  406b40:	cmp	w5, w3
  406b44:	cset	w5, ne  // ne = any
  406b48:	b	406b30 <printf@plt+0x55e0>
  406b4c:	ldrb	w3, [x4, #1]
  406b50:	ldrb	w7, [x9, w3, sxtw]
  406b54:	sub	x3, x4, x8
  406b58:	cmp	w7, #0x0
  406b5c:	csel	w0, w3, w0, ne  // ne = any
  406b60:	b	406b30 <printf@plt+0x55e0>
  406b64:	mov	w5, w10
  406b68:	b	406b30 <printf@plt+0x55e0>
  406b6c:	tbz	w0, #31, 406af0 <printf@plt+0x55a0>
  406b70:	mov	x1, x8
  406b74:	mov	w7, #0x1                   	// #1
  406b78:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  406b7c:	add	x5, x5, #0x768
  406b80:	b	406ba8 <printf@plt+0x5658>
  406b84:	ldrb	w4, [x2]
  406b88:	cmp	w4, w6
  406b8c:	b.eq	406bbc <printf@plt+0x566c>  // b.none
  406b90:	ldrb	w6, [x5, w6, sxtw]
  406b94:	sub	w4, w1, w8
  406b98:	cmp	w6, #0x0
  406b9c:	csinc	w0, w0, w4, eq  // eq = none
  406ba0:	ldrb	w6, [x1, #1]!
  406ba4:	cbz	w6, 406af0 <printf@plt+0x55a0>
  406ba8:	cbz	w3, 406b84 <printf@plt+0x5634>
  406bac:	ldrb	w3, [x2, #1]
  406bb0:	cmp	w3, w6
  406bb4:	cset	w3, ne  // ne = any
  406bb8:	b	406ba0 <printf@plt+0x5650>
  406bbc:	mov	w3, w7
  406bc0:	b	406ba0 <printf@plt+0x5650>
  406bc4:	mov	w0, #0xffffffff            	// #-1
  406bc8:	b	406af0 <printf@plt+0x55a0>
  406bcc:	mov	w0, #0xffffffff            	// #-1
  406bd0:	b	406af0 <printf@plt+0x55a0>
  406bd4:	stp	x29, x30, [sp, #-224]!
  406bd8:	mov	x29, sp
  406bdc:	stp	x19, x20, [sp, #16]
  406be0:	stp	x21, x22, [sp, #32]
  406be4:	stp	x23, x24, [sp, #48]
  406be8:	stp	x25, x26, [sp, #64]
  406bec:	mov	x20, x0
  406bf0:	mov	w22, w1
  406bf4:	mov	w21, w2
  406bf8:	mov	x19, x3
  406bfc:	mov	x23, x4
  406c00:	mov	x24, x5
  406c04:	mov	w25, w6
  406c08:	bl	406520 <printf@plt+0x4fd0>
  406c0c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  406c10:	add	x1, x1, #0xb8
  406c14:	add	x0, sp, #0x60
  406c18:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  406c1c:	ldr	w2, [x19, #8]
  406c20:	ldr	w0, [sp, #104]
  406c24:	cmp	w2, w0
  406c28:	b.eq	406d48 <printf@plt+0x57f8>  // b.none
  406c2c:	add	x0, sp, #0x60
  406c30:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406c34:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  406c38:	add	x1, x1, #0x198
  406c3c:	add	x0, sp, #0x70
  406c40:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  406c44:	ldr	w2, [x19, #8]
  406c48:	ldr	w0, [sp, #120]
  406c4c:	cmp	w2, w0
  406c50:	b.eq	406dfc <printf@plt+0x58ac>  // b.none
  406c54:	add	x0, sp, #0x70
  406c58:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406c5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  406c60:	add	x1, x1, #0x190
  406c64:	add	x0, sp, #0x80
  406c68:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  406c6c:	ldr	w2, [x19, #8]
  406c70:	ldr	w0, [sp, #136]
  406c74:	cmp	w2, w0
  406c78:	b.eq	406e38 <printf@plt+0x58e8>  // b.none
  406c7c:	add	x0, sp, #0x80
  406c80:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406c84:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  406c88:	add	x1, x1, #0x188
  406c8c:	add	x0, sp, #0x90
  406c90:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  406c94:	ldr	w2, [x19, #8]
  406c98:	ldr	w0, [sp, #152]
  406c9c:	cmp	w2, w0
  406ca0:	b.eq	406edc <printf@plt+0x598c>  // b.none
  406ca4:	add	x0, sp, #0x90
  406ca8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406cac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  406cb0:	add	x1, x1, #0x180
  406cb4:	add	x0, sp, #0xa0
  406cb8:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  406cbc:	ldr	w2, [x19, #8]
  406cc0:	ldr	w0, [sp, #168]
  406cc4:	cmp	w2, w0
  406cc8:	b.eq	406f80 <printf@plt+0x5a30>  // b.none
  406ccc:	add	x0, sp, #0xa0
  406cd0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406cd4:	ldr	w0, [x19, #8]
  406cd8:	cmp	w0, #0x2
  406cdc:	b.le	406cf0 <printf@plt+0x57a0>
  406ce0:	ldr	x0, [x19]
  406ce4:	ldrb	w1, [x0]
  406ce8:	cmp	w1, #0x5c
  406cec:	b.eq	406fb4 <printf@plt+0x5a64>  // b.none
  406cf0:	mov	w1, #0xa                   	// #10
  406cf4:	mov	x0, x19
  406cf8:	bl	411000 <_ZdlPvm@@Base+0x8c0>
  406cfc:	mov	w26, w0
  406d00:	ldr	w1, [x23, #48]
  406d04:	cmp	w1, #0x4
  406d08:	b.eq	40731c <printf@plt+0x5dcc>  // b.none
  406d0c:	b.ls	406ff8 <printf@plt+0x5aa8>  // b.plast
  406d10:	cmp	w1, #0x7
  406d14:	b.eq	40739c <printf@plt+0x5e4c>  // b.none
  406d18:	b.ls	4070b4 <printf@plt+0x5b64>  // b.plast
  406d1c:	cmp	w1, #0x8
  406d20:	b.ne	407410 <printf@plt+0x5ec0>  // b.any
  406d24:	ldr	w0, [x19, #8]
  406d28:	cbnz	w0, 4073e8 <printf@plt+0x5e98>
  406d2c:	mov	x0, #0x48                  	// #72
  406d30:	bl	4106d0 <_Znwm@@Base>
  406d34:	mov	x19, x0
  406d38:	mov	x2, x23
  406d3c:	mov	x1, x20
  406d40:	bl	405cdc <printf@plt+0x478c>
  406d44:	b	406d80 <printf@plt+0x5830>
  406d48:	cbz	w2, 406d60 <printf@plt+0x5810>
  406d4c:	sxtw	x2, w2
  406d50:	ldr	x1, [sp, #96]
  406d54:	ldr	x0, [x19]
  406d58:	bl	401320 <memcmp@plt>
  406d5c:	cbnz	w0, 406c2c <printf@plt+0x56dc>
  406d60:	add	x0, sp, #0x60
  406d64:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406d68:	mov	x0, #0x40                  	// #64
  406d6c:	bl	4106d0 <_Znwm@@Base>
  406d70:	mov	x19, x0
  406d74:	mov	x2, x23
  406d78:	mov	x1, x20
  406d7c:	bl	405d08 <printf@plt+0x47b8>
  406d80:	sxtw	x1, w22
  406d84:	sxtw	x0, w21
  406d88:	ldr	x2, [x20, #56]
  406d8c:	ldr	x2, [x2, x1, lsl #3]
  406d90:	ldr	x2, [x2, x0, lsl #3]
  406d94:	cbz	x2, 407424 <printf@plt+0x5ed4>
  406d98:	add	w1, w22, #0x1
  406d9c:	add	x0, sp, #0xc0
  406da0:	bl	40f0b4 <printf@plt+0xdb64>
  406da4:	add	w1, w21, #0x1
  406da8:	add	x0, sp, #0xd0
  406dac:	bl	40f0b4 <printf@plt+0xdb64>
  406db0:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  406db4:	add	x5, x5, #0x70
  406db8:	add	x4, sp, #0xd0
  406dbc:	add	x3, sp, #0xc0
  406dc0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x18c0>
  406dc4:	add	x2, x2, #0x158
  406dc8:	mov	w1, w25
  406dcc:	mov	x0, x24
  406dd0:	bl	40f5b8 <printf@plt+0xe068>
  406dd4:	ldr	x0, [x19]
  406dd8:	ldr	x1, [x0, #8]
  406ddc:	mov	x0, x19
  406de0:	blr	x1
  406de4:	ldp	x19, x20, [sp, #16]
  406de8:	ldp	x21, x22, [sp, #32]
  406dec:	ldp	x23, x24, [sp, #48]
  406df0:	ldp	x25, x26, [sp, #64]
  406df4:	ldp	x29, x30, [sp], #224
  406df8:	ret
  406dfc:	cbz	w2, 406e14 <printf@plt+0x58c4>
  406e00:	sxtw	x2, w2
  406e04:	ldr	x1, [sp, #112]
  406e08:	ldr	x0, [x19]
  406e0c:	bl	401320 <memcmp@plt>
  406e10:	cbnz	w0, 406c54 <printf@plt+0x5704>
  406e14:	add	x0, sp, #0x70
  406e18:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406e1c:	mov	x0, #0x40                  	// #64
  406e20:	bl	4106d0 <_Znwm@@Base>
  406e24:	mov	x19, x0
  406e28:	mov	x2, x23
  406e2c:	mov	x1, x20
  406e30:	bl	405d34 <printf@plt+0x47e4>
  406e34:	b	406d80 <printf@plt+0x5830>
  406e38:	cbz	w2, 406e50 <printf@plt+0x5900>
  406e3c:	sxtw	x2, w2
  406e40:	ldr	x1, [sp, #128]
  406e44:	ldr	x0, [x19]
  406e48:	bl	401320 <memcmp@plt>
  406e4c:	cbnz	w0, 406c7c <printf@plt+0x572c>
  406e50:	add	x0, sp, #0x80
  406e54:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406e58:	cmp	w21, #0x0
  406e5c:	b.le	406e98 <printf@plt+0x5948>
  406e60:	sxtw	x19, w22
  406e64:	sxtw	x26, w21
  406e68:	ldr	x0, [x20, #56]
  406e6c:	ldr	x0, [x0, x19, lsl #3]
  406e70:	add	x0, x0, w21, sxtw #3
  406e74:	ldur	x0, [x0, #-8]
  406e78:	cbz	x0, 406e98 <printf@plt+0x5948>
  406e7c:	ldr	x1, [x0]
  406e80:	ldr	x1, [x1, #56]
  406e84:	blr	x1
  406e88:	cbz	x0, 406e98 <printf@plt+0x5948>
  406e8c:	ldr	w1, [x0, #32]
  406e90:	cmp	w1, w22
  406e94:	b.eq	406eb4 <printf@plt+0x5964>  // b.none
  406e98:	mov	x0, #0x48                  	// #72
  406e9c:	bl	4106d0 <_Znwm@@Base>
  406ea0:	mov	x19, x0
  406ea4:	mov	x2, x23
  406ea8:	mov	x1, x20
  406eac:	bl	405cb0 <printf@plt+0x4760>
  406eb0:	b	406d80 <printf@plt+0x5830>
  406eb4:	ldr	x1, [x0, #56]
  406eb8:	ldrb	w2, [x1, #45]
  406ebc:	ldrb	w1, [x23, #45]
  406ec0:	cmp	w2, w1
  406ec4:	b.ne	406e98 <printf@plt+0x5948>  // b.any
  406ec8:	str	w21, [x0, #44]
  406ecc:	ldr	x1, [x20, #56]
  406ed0:	ldr	x1, [x1, x19, lsl #3]
  406ed4:	str	x0, [x1, x26, lsl #3]
  406ed8:	b	406de4 <printf@plt+0x5894>
  406edc:	cbz	w2, 406ef4 <printf@plt+0x59a4>
  406ee0:	sxtw	x2, w2
  406ee4:	ldr	x1, [sp, #144]
  406ee8:	ldr	x0, [x19]
  406eec:	bl	401320 <memcmp@plt>
  406ef0:	cbnz	w0, 406ca4 <printf@plt+0x5754>
  406ef4:	add	x0, sp, #0x90
  406ef8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406efc:	cmp	w21, #0x0
  406f00:	b.le	406f3c <printf@plt+0x59ec>
  406f04:	sxtw	x19, w22
  406f08:	sxtw	x26, w21
  406f0c:	ldr	x0, [x20, #56]
  406f10:	ldr	x0, [x0, x19, lsl #3]
  406f14:	add	x0, x0, w21, sxtw #3
  406f18:	ldur	x0, [x0, #-8]
  406f1c:	cbz	x0, 406f3c <printf@plt+0x59ec>
  406f20:	ldr	x1, [x0]
  406f24:	ldr	x1, [x1, #64]
  406f28:	blr	x1
  406f2c:	cbz	x0, 406f3c <printf@plt+0x59ec>
  406f30:	ldr	w1, [x0, #32]
  406f34:	cmp	w1, w22
  406f38:	b.eq	406f58 <printf@plt+0x5a08>  // b.none
  406f3c:	mov	x0, #0x48                  	// #72
  406f40:	bl	4106d0 <_Znwm@@Base>
  406f44:	mov	x19, x0
  406f48:	mov	x2, x23
  406f4c:	mov	x1, x20
  406f50:	bl	405cdc <printf@plt+0x478c>
  406f54:	b	406d80 <printf@plt+0x5830>
  406f58:	ldr	x1, [x0, #56]
  406f5c:	ldrb	w2, [x1, #45]
  406f60:	ldrb	w1, [x23, #45]
  406f64:	cmp	w2, w1
  406f68:	b.ne	406f3c <printf@plt+0x59ec>  // b.any
  406f6c:	str	w21, [x0, #44]
  406f70:	ldr	x1, [x20, #56]
  406f74:	ldr	x1, [x1, x19, lsl #3]
  406f78:	str	x0, [x1, x26, lsl #3]
  406f7c:	b	406de4 <printf@plt+0x5894>
  406f80:	cbz	w2, 406f98 <printf@plt+0x5a48>
  406f84:	sxtw	x2, w2
  406f88:	ldr	x1, [sp, #160]
  406f8c:	ldr	x0, [x19]
  406f90:	bl	401320 <memcmp@plt>
  406f94:	cbnz	w0, 406ccc <printf@plt+0x577c>
  406f98:	add	x0, sp, #0xa0
  406f9c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  406fa0:	mov	w2, w21
  406fa4:	mov	w1, w22
  406fa8:	mov	x0, x20
  406fac:	bl	4068b4 <printf@plt+0x5364>
  406fb0:	b	406de4 <printf@plt+0x5894>
  406fb4:	ldrb	w0, [x0, #1]
  406fb8:	cmp	w0, #0x52
  406fbc:	b.ne	406cf0 <printf@plt+0x57a0>  // b.any
  406fc0:	mov	w1, #0xa                   	// #10
  406fc4:	mov	x0, x19
  406fc8:	bl	411000 <_ZdlPvm@@Base+0x8c0>
  406fcc:	tbnz	w0, #31, 4070d8 <printf@plt+0x5b88>
  406fd0:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  406fd4:	add	x3, x3, #0x70
  406fd8:	mov	x5, x3
  406fdc:	mov	x4, x3
  406fe0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x18c0>
  406fe4:	add	x2, x2, #0xc0
  406fe8:	mov	w1, w25
  406fec:	mov	x0, x24
  406ff0:	bl	40f5b8 <printf@plt+0xe068>
  406ff4:	b	406de4 <printf@plt+0x5894>
  406ff8:	cmp	w1, #0x2
  406ffc:	b.eq	407214 <printf@plt+0x5cc4>  // b.none
  407000:	b.ls	407068 <printf@plt+0x5b18>  // b.plast
  407004:	ldr	w0, [x19, #8]
  407008:	cbz	w0, 407300 <printf@plt+0x5db0>
  40700c:	str	x27, [sp, #80]
  407010:	mov	x0, x19
  407014:	bl	411048 <_ZdlPvm@@Base+0x908>
  407018:	mov	x27, x0
  40701c:	tbnz	w26, #31, 407294 <printf@plt+0x5d44>
  407020:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  407024:	add	x3, x3, #0x70
  407028:	mov	x5, x3
  40702c:	mov	x4, x3
  407030:	adrp	x2, 412000 <_ZdlPvm@@Base+0x18c0>
  407034:	add	x2, x2, #0xd8
  407038:	mov	w1, w25
  40703c:	mov	x0, x24
  407040:	bl	40f5b8 <printf@plt+0xe068>
  407044:	mov	x0, #0x48                  	// #72
  407048:	bl	4106d0 <_Znwm@@Base>
  40704c:	mov	x19, x0
  407050:	mov	x3, x27
  407054:	mov	x2, x23
  407058:	mov	x1, x20
  40705c:	bl	405bac <printf@plt+0x465c>
  407060:	ldr	x27, [sp, #80]
  407064:	b	406d80 <printf@plt+0x5830>
  407068:	cbz	w1, 407154 <printf@plt+0x5c04>
  40706c:	cmp	w1, #0x1
  407070:	b.ne	407410 <printf@plt+0x5ec0>  // b.any
  407074:	ldr	w0, [x19, #8]
  407078:	cbz	w0, 4071f8 <printf@plt+0x5ca8>
  40707c:	str	x27, [sp, #80]
  407080:	mov	x0, x19
  407084:	bl	411048 <_ZdlPvm@@Base+0x908>
  407088:	mov	x27, x0
  40708c:	tbnz	w26, #31, 4071d4 <printf@plt+0x5c84>
  407090:	mov	x0, #0x48                  	// #72
  407094:	bl	4106d0 <_Znwm@@Base>
  407098:	mov	x19, x0
  40709c:	mov	x3, x27
  4070a0:	mov	x2, x23
  4070a4:	mov	x1, x20
  4070a8:	bl	405c14 <printf@plt+0x46c4>
  4070ac:	ldr	x27, [sp, #80]
  4070b0:	b	406d80 <printf@plt+0x5830>
  4070b4:	cmp	w1, #0x5
  4070b8:	b.eq	407124 <printf@plt+0x5bd4>  // b.none
  4070bc:	cmp	w1, #0x6
  4070c0:	b.ne	407410 <printf@plt+0x5ec0>  // b.any
  4070c4:	mov	w2, w21
  4070c8:	mov	w1, w22
  4070cc:	mov	x0, x20
  4070d0:	bl	4068b4 <printf@plt+0x5364>
  4070d4:	b	406de4 <printf@plt+0x5894>
  4070d8:	ldr	w2, [x19, #8]
  4070dc:	ldr	x1, [x19]
  4070e0:	sub	w2, w2, #0x2
  4070e4:	add	x1, x1, #0x2
  4070e8:	add	x0, sp, #0xb0
  4070ec:	bl	410890 <_ZdlPvm@@Base+0x150>
  4070f0:	add	x0, sp, #0xb0
  4070f4:	bl	411048 <_ZdlPvm@@Base+0x908>
  4070f8:	mov	x26, x0
  4070fc:	add	x0, sp, #0xb0
  407100:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  407104:	mov	x0, #0x48                  	// #72
  407108:	bl	4106d0 <_Znwm@@Base>
  40710c:	mov	x19, x0
  407110:	mov	x3, x26
  407114:	mov	x2, x23
  407118:	mov	x1, x20
  40711c:	bl	4059bc <printf@plt+0x446c>
  407120:	b	406d80 <printf@plt+0x5830>
  407124:	ldr	w0, [x19, #8]
  407128:	cbnz	w0, 407140 <printf@plt+0x5bf0>
  40712c:	mov	w2, w21
  407130:	mov	w1, w22
  407134:	mov	x0, x20
  407138:	bl	406758 <printf@plt+0x5208>
  40713c:	b	406de4 <printf@plt+0x5894>
  407140:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  407144:	add	x1, x1, #0xfe0
  407148:	mov	w0, #0x605                 	// #1541
  40714c:	bl	40eb6c <printf@plt+0xd61c>
  407150:	b	40712c <printf@plt+0x5bdc>
  407154:	ldr	w0, [x19, #8]
  407158:	cbz	w0, 4071b8 <printf@plt+0x5c68>
  40715c:	str	x27, [sp, #80]
  407160:	mov	x0, x19
  407164:	bl	411048 <_ZdlPvm@@Base+0x908>
  407168:	mov	x27, x0
  40716c:	tbnz	w26, #31, 407194 <printf@plt+0x5c44>
  407170:	mov	x0, #0x48                  	// #72
  407174:	bl	4106d0 <_Znwm@@Base>
  407178:	mov	x19, x0
  40717c:	mov	x3, x27
  407180:	mov	x2, x23
  407184:	mov	x1, x20
  407188:	bl	405bac <printf@plt+0x465c>
  40718c:	ldr	x27, [sp, #80]
  407190:	b	406d80 <printf@plt+0x5830>
  407194:	mov	x0, #0x48                  	// #72
  407198:	bl	4106d0 <_Znwm@@Base>
  40719c:	mov	x19, x0
  4071a0:	mov	x3, x27
  4071a4:	mov	x2, x23
  4071a8:	mov	x1, x20
  4071ac:	bl	405a24 <printf@plt+0x44d4>
  4071b0:	ldr	x27, [sp, #80]
  4071b4:	b	406d80 <printf@plt+0x5830>
  4071b8:	mov	x0, #0x40                  	// #64
  4071bc:	bl	4106d0 <_Znwm@@Base>
  4071c0:	mov	x19, x0
  4071c4:	mov	x2, x23
  4071c8:	mov	x1, x20
  4071cc:	bl	40595c <printf@plt+0x440c>
  4071d0:	b	406d80 <printf@plt+0x5830>
  4071d4:	mov	x0, #0x48                  	// #72
  4071d8:	bl	4106d0 <_Znwm@@Base>
  4071dc:	mov	x19, x0
  4071e0:	mov	x3, x27
  4071e4:	mov	x2, x23
  4071e8:	mov	x1, x20
  4071ec:	bl	405a7c <printf@plt+0x452c>
  4071f0:	ldr	x27, [sp, #80]
  4071f4:	b	406d80 <printf@plt+0x5830>
  4071f8:	mov	x0, #0x40                  	// #64
  4071fc:	bl	4106d0 <_Znwm@@Base>
  407200:	mov	x19, x0
  407204:	mov	x2, x23
  407208:	mov	x1, x20
  40720c:	bl	40595c <printf@plt+0x440c>
  407210:	b	406d80 <printf@plt+0x5830>
  407214:	ldr	w0, [x19, #8]
  407218:	cbz	w0, 407278 <printf@plt+0x5d28>
  40721c:	str	x27, [sp, #80]
  407220:	mov	x0, x19
  407224:	bl	411048 <_ZdlPvm@@Base+0x908>
  407228:	mov	x27, x0
  40722c:	tbnz	w26, #31, 407254 <printf@plt+0x5d04>
  407230:	mov	x0, #0x48                  	// #72
  407234:	bl	4106d0 <_Znwm@@Base>
  407238:	mov	x19, x0
  40723c:	mov	x3, x27
  407240:	mov	x2, x23
  407244:	mov	x1, x20
  407248:	bl	405be0 <printf@plt+0x4690>
  40724c:	ldr	x27, [sp, #80]
  407250:	b	406d80 <printf@plt+0x5830>
  407254:	mov	x0, #0x48                  	// #72
  407258:	bl	4106d0 <_Znwm@@Base>
  40725c:	mov	x19, x0
  407260:	mov	x3, x27
  407264:	mov	x2, x23
  407268:	mov	x1, x20
  40726c:	bl	405a50 <printf@plt+0x4500>
  407270:	ldr	x27, [sp, #80]
  407274:	b	406d80 <printf@plt+0x5830>
  407278:	mov	x0, #0x40                  	// #64
  40727c:	bl	4106d0 <_Znwm@@Base>
  407280:	mov	x19, x0
  407284:	mov	x2, x23
  407288:	mov	x1, x20
  40728c:	bl	40595c <printf@plt+0x440c>
  407290:	b	406d80 <printf@plt+0x5830>
  407294:	add	x2, x20, #0xc
  407298:	ldrb	w1, [x20, #14]
  40729c:	bl	406a88 <printf@plt+0x5538>
  4072a0:	mov	w26, w0
  4072a4:	tbnz	w0, #31, 4072dc <printf@plt+0x5d8c>
  4072a8:	mov	x0, #0x50                  	// #80
  4072ac:	bl	4106d0 <_Znwm@@Base>
  4072b0:	mov	x19, x0
  4072b4:	mov	x2, x23
  4072b8:	mov	x1, x20
  4072bc:	bl	405930 <printf@plt+0x43e0>
  4072c0:	str	x27, [x19, #64]
  4072c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  4072c8:	add	x0, x0, #0x3f8
  4072cc:	str	x0, [x19]
  4072d0:	str	w26, [x19, #72]
  4072d4:	ldr	x27, [sp, #80]
  4072d8:	b	406d80 <printf@plt+0x5830>
  4072dc:	mov	x0, #0x48                  	// #72
  4072e0:	bl	4106d0 <_Znwm@@Base>
  4072e4:	mov	x19, x0
  4072e8:	mov	x3, x27
  4072ec:	mov	x2, x23
  4072f0:	mov	x1, x20
  4072f4:	bl	405a7c <printf@plt+0x452c>
  4072f8:	ldr	x27, [sp, #80]
  4072fc:	b	406d80 <printf@plt+0x5830>
  407300:	mov	x0, #0x40                  	// #64
  407304:	bl	4106d0 <_Znwm@@Base>
  407308:	mov	x19, x0
  40730c:	mov	x2, x23
  407310:	mov	x1, x20
  407314:	bl	40595c <printf@plt+0x440c>
  407318:	b	406d80 <printf@plt+0x5830>
  40731c:	ldr	w0, [x19, #8]
  407320:	cbz	w0, 407380 <printf@plt+0x5e30>
  407324:	str	x27, [sp, #80]
  407328:	mov	x0, x19
  40732c:	bl	411048 <_ZdlPvm@@Base+0x908>
  407330:	mov	x27, x0
  407334:	tbnz	w26, #31, 40735c <printf@plt+0x5e0c>
  407338:	mov	x0, #0x48                  	// #72
  40733c:	bl	4106d0 <_Znwm@@Base>
  407340:	mov	x19, x0
  407344:	mov	x3, x27
  407348:	mov	x2, x23
  40734c:	mov	x1, x20
  407350:	bl	405c48 <printf@plt+0x46f8>
  407354:	ldr	x27, [sp, #80]
  407358:	b	406d80 <printf@plt+0x5830>
  40735c:	mov	x0, #0x48                  	// #72
  407360:	bl	4106d0 <_Znwm@@Base>
  407364:	mov	x19, x0
  407368:	mov	x3, x27
  40736c:	mov	x2, x23
  407370:	mov	x1, x20
  407374:	bl	405aec <printf@plt+0x459c>
  407378:	ldr	x27, [sp, #80]
  40737c:	b	406d80 <printf@plt+0x5830>
  407380:	mov	x0, #0x40                  	// #64
  407384:	bl	4106d0 <_Znwm@@Base>
  407388:	mov	x19, x0
  40738c:	mov	x2, x23
  407390:	mov	x1, x20
  407394:	bl	40595c <printf@plt+0x440c>
  407398:	b	406d80 <printf@plt+0x5830>
  40739c:	ldr	w0, [x19, #8]
  4073a0:	cbnz	w0, 4073c0 <printf@plt+0x5e70>
  4073a4:	mov	x0, #0x48                  	// #72
  4073a8:	bl	4106d0 <_Znwm@@Base>
  4073ac:	mov	x19, x0
  4073b0:	mov	x2, x23
  4073b4:	mov	x1, x20
  4073b8:	bl	405cb0 <printf@plt+0x4760>
  4073bc:	b	406d80 <printf@plt+0x5830>
  4073c0:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4073c4:	add	x3, x3, #0x70
  4073c8:	mov	x5, x3
  4073cc:	mov	x4, x3
  4073d0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x18c0>
  4073d4:	add	x2, x2, #0xf8
  4073d8:	mov	w1, w25
  4073dc:	mov	x0, x24
  4073e0:	bl	40f5b8 <printf@plt+0xe068>
  4073e4:	b	4073a4 <printf@plt+0x5e54>
  4073e8:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4073ec:	add	x3, x3, #0x70
  4073f0:	mov	x5, x3
  4073f4:	mov	x4, x3
  4073f8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x18c0>
  4073fc:	add	x2, x2, #0x128
  407400:	mov	w1, w25
  407404:	mov	x0, x24
  407408:	bl	40f5b8 <printf@plt+0xe068>
  40740c:	b	406d2c <printf@plt+0x57dc>
  407410:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  407414:	add	x1, x1, #0xfe0
  407418:	mov	w0, #0x656                 	// #1622
  40741c:	bl	40eb6c <printf@plt+0xd61c>
  407420:	b	406de4 <printf@plt+0x5894>
  407424:	str	w25, [x19, #16]
  407428:	str	x24, [x19, #24]
  40742c:	str	w22, [x19, #36]
  407430:	str	w22, [x19, #32]
  407434:	str	w21, [x19, #44]
  407438:	str	w21, [x19, #40]
  40743c:	ldr	x2, [x20, #48]
  407440:	str	x19, [x2]
  407444:	add	x2, x19, #0x8
  407448:	str	x2, [x20, #48]
  40744c:	ldr	x2, [x20, #56]
  407450:	ldr	x1, [x2, x1, lsl #3]
  407454:	str	x19, [x1, x0, lsl #3]
  407458:	b	406de4 <printf@plt+0x5894>
  40745c:	str	x27, [sp, #80]
  407460:	mov	x19, x0
  407464:	add	x0, sp, #0xb0
  407468:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40746c:	mov	x0, x19
  407470:	bl	4014f0 <_Unwind_Resume@plt>
  407474:	stp	x29, x30, [sp, #-48]!
  407478:	mov	x29, sp
  40747c:	stp	x19, x20, [sp, #16]
  407480:	str	x21, [sp, #32]
  407484:	mov	x19, x0
  407488:	mov	w20, w1
  40748c:	mov	x21, x2
  407490:	bl	406520 <printf@plt+0x4fd0>
  407494:	ldr	w0, [x19, #4]
  407498:	tbnz	w0, #31, 4074c4 <printf@plt+0x5f74>
  40749c:	sbfiz	x4, x20, #3, #32
  4074a0:	mov	x1, #0x0                   	// #0
  4074a4:	ldrb	w3, [x21, x1]
  4074a8:	ldr	x0, [x19, #64]
  4074ac:	ldr	x0, [x0, x4]
  4074b0:	strb	w3, [x0, x1]
  4074b4:	add	x1, x1, #0x1
  4074b8:	ldr	w0, [x19, #4]
  4074bc:	cmp	w0, w1
  4074c0:	b.ge	4074a4 <printf@plt+0x5f54>  // b.tcont
  4074c4:	ldp	x19, x20, [sp, #16]
  4074c8:	ldr	x21, [sp, #32]
  4074cc:	ldp	x29, x30, [sp], #48
  4074d0:	ret
  4074d4:	stp	x29, x30, [sp, #-80]!
  4074d8:	mov	x29, sp
  4074dc:	stp	x21, x22, [sp, #32]
  4074e0:	ldr	x21, [x0, #40]
  4074e4:	cbz	x21, 407598 <printf@plt+0x6048>
  4074e8:	stp	x19, x20, [sp, #16]
  4074ec:	stp	x23, x24, [sp, #48]
  4074f0:	stp	x25, x26, [sp, #64]
  4074f4:	mov	x23, x0
  4074f8:	mov	w26, #0x67e                 	// #1662
  4074fc:	adrp	x25, 411000 <_ZdlPvm@@Base+0x8c0>
  407500:	add	x25, x25, #0xfe0
  407504:	b	407574 <printf@plt+0x6024>
  407508:	mov	x1, x25
  40750c:	mov	w0, w26
  407510:	bl	40eb6c <printf@plt+0xd61c>
  407514:	add	w19, w19, #0x1
  407518:	add	x20, x20, #0x8
  40751c:	ldr	w0, [x21, #44]
  407520:	cmp	w0, w19
  407524:	b.lt	407540 <printf@plt+0x5ff0>  // b.tstop
  407528:	ldr	x0, [x23, #56]
  40752c:	ldr	x0, [x0, x22]
  407530:	ldr	x0, [x0, x20]
  407534:	cmp	x0, x21
  407538:	b.eq	407514 <printf@plt+0x5fc4>  // b.none
  40753c:	b	407508 <printf@plt+0x5fb8>
  407540:	add	w24, w24, #0x1
  407544:	add	x22, x22, #0x8
  407548:	ldr	w0, [x21, #36]
  40754c:	cmp	w0, w24
  407550:	b.lt	40756c <printf@plt+0x601c>  // b.tstop
  407554:	ldr	w19, [x21, #40]
  407558:	ldr	w0, [x21, #44]
  40755c:	cmp	w19, w0
  407560:	b.gt	407540 <printf@plt+0x5ff0>
  407564:	sbfiz	x20, x19, #3, #32
  407568:	b	407528 <printf@plt+0x5fd8>
  40756c:	ldr	x21, [x21, #8]
  407570:	cbz	x21, 40758c <printf@plt+0x603c>
  407574:	ldr	w24, [x21, #32]
  407578:	ldr	w0, [x21, #36]
  40757c:	cmp	w24, w0
  407580:	b.gt	40756c <printf@plt+0x601c>
  407584:	sbfiz	x22, x24, #3, #32
  407588:	b	407554 <printf@plt+0x6004>
  40758c:	ldp	x19, x20, [sp, #16]
  407590:	ldp	x23, x24, [sp, #48]
  407594:	ldp	x25, x26, [sp, #64]
  407598:	ldp	x21, x22, [sp, #32]
  40759c:	ldp	x29, x30, [sp], #80
  4075a0:	ret
  4075a4:	stp	x29, x30, [sp, #-96]!
  4075a8:	mov	x29, sp
  4075ac:	stp	x19, x20, [sp, #16]
  4075b0:	mov	x20, x0
  4075b4:	ldrsw	x0, [x0]
  4075b8:	bl	401280 <_Znam@plt>
  4075bc:	str	x0, [x20, #72]
  4075c0:	ldr	w0, [x20]
  4075c4:	cmp	w0, #0x0
  4075c8:	b.le	4076f4 <printf@plt+0x61a4>
  4075cc:	stp	x21, x22, [sp, #32]
  4075d0:	stp	x23, x24, [sp, #48]
  4075d4:	stp	x25, x26, [sp, #64]
  4075d8:	str	x27, [sp, #80]
  4075dc:	mov	x22, #0x0                   	// #0
  4075e0:	adrp	x27, 411000 <_ZdlPvm@@Base+0x8c0>
  4075e4:	add	x27, x27, #0xfe0
  4075e8:	mov	w24, #0x1                   	// #1
  4075ec:	b	407664 <printf@plt+0x6114>
  4075f0:	cbnz	w0, 407698 <printf@plt+0x6148>
  4075f4:	ldr	w1, [x19, #44]
  4075f8:	add	w1, w1, #0x1
  4075fc:	ldr	w0, [x20, #4]
  407600:	cmp	w0, w1
  407604:	b.le	4076b0 <printf@plt+0x6160>
  407608:	ldr	x0, [x20, #56]
  40760c:	ldr	x0, [x0, x21]
  407610:	ldr	x19, [x0, w1, sxtw #3]
  407614:	cbz	x19, 4075f8 <printf@plt+0x60a8>
  407618:	ldr	w1, [x19, #32]
  40761c:	ldr	w0, [x19, #36]
  407620:	cmp	w1, w0
  407624:	b.ne	4075f4 <printf@plt+0x60a4>  // b.any
  407628:	ldr	x0, [x19]
  40762c:	ldr	x1, [x0, #80]
  407630:	mov	x0, x19
  407634:	blr	x1
  407638:	cmp	w0, #0x1
  40763c:	b.eq	4076a8 <printf@plt+0x6158>  // b.none
  407640:	b.gt	407688 <printf@plt+0x6138>
  407644:	cmn	w0, #0x1
  407648:	b.ne	4075f0 <printf@plt+0x60a0>  // b.any
  40764c:	ldr	x0, [x20, #72]
  407650:	strb	wzr, [x0, x22]
  407654:	add	x22, x22, #0x1
  407658:	ldr	w0, [x20]
  40765c:	cmp	w0, w22
  407660:	b.le	4076e4 <printf@plt+0x6194>
  407664:	ldr	w0, [x20, #4]
  407668:	cmp	w0, #0x0
  40766c:	b.le	4076d8 <printf@plt+0x6188>
  407670:	lsl	x21, x22, #3
  407674:	mov	w1, #0x0                   	// #0
  407678:	mov	w23, #0x0                   	// #0
  40767c:	mov	w25, #0x0                   	// #0
  407680:	mov	w26, #0x6b2                 	// #1714
  407684:	b	407608 <printf@plt+0x60b8>
  407688:	cmp	w0, #0x2
  40768c:	b.ne	407698 <printf@plt+0x6148>  // b.any
  407690:	mov	w23, w24
  407694:	b	4075f4 <printf@plt+0x60a4>
  407698:	mov	x1, x27
  40769c:	mov	w0, w26
  4076a0:	bl	40eb6c <printf@plt+0xd61c>
  4076a4:	b	4075f4 <printf@plt+0x60a4>
  4076a8:	mov	w25, w0
  4076ac:	b	4075f4 <printf@plt+0x60a4>
  4076b0:	cbz	w23, 4076c4 <printf@plt+0x6174>
  4076b4:	ldr	x0, [x20, #72]
  4076b8:	mov	w1, #0x2                   	// #2
  4076bc:	strb	w1, [x0, x22]
  4076c0:	b	407654 <printf@plt+0x6104>
  4076c4:	cbz	w25, 4076d8 <printf@plt+0x6188>
  4076c8:	ldr	x0, [x20, #72]
  4076cc:	mov	w1, #0x1                   	// #1
  4076d0:	strb	w1, [x0, x22]
  4076d4:	b	407654 <printf@plt+0x6104>
  4076d8:	ldr	x0, [x20, #72]
  4076dc:	strb	wzr, [x0, x22]
  4076e0:	b	407654 <printf@plt+0x6104>
  4076e4:	ldp	x21, x22, [sp, #32]
  4076e8:	ldp	x23, x24, [sp, #48]
  4076ec:	ldp	x25, x26, [sp, #64]
  4076f0:	ldr	x27, [sp, #80]
  4076f4:	ldp	x19, x20, [sp, #16]
  4076f8:	ldp	x29, x30, [sp], #96
  4076fc:	ret
  407700:	ldr	w2, [x0, #4]
  407704:	cmp	w2, #0x0
  407708:	b.le	407738 <printf@plt+0x61e8>
  40770c:	ldr	x1, [x0, #128]
  407710:	add	x3, x1, #0x1
  407714:	sub	w2, w2, #0x1
  407718:	add	x3, x3, x2
  40771c:	mov	w0, #0x0                   	// #0
  407720:	ldrb	w2, [x1], #1
  407724:	cmp	w2, #0x0
  407728:	cinc	w0, w0, ne  // ne = any
  40772c:	cmp	x1, x3
  407730:	b.ne	407720 <printf@plt+0x61d0>  // b.any
  407734:	ret
  407738:	mov	w0, #0x0                   	// #0
  40773c:	b	407734 <printf@plt+0x61e4>
  407740:	stp	x29, x30, [sp, #-32]!
  407744:	mov	x29, sp
  407748:	stp	x19, x20, [sp, #16]
  40774c:	mov	x19, x8
  407750:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407754:	add	x20, x20, #0x1e8
  407758:	mov	w3, w1
  40775c:	mov	w2, w0
  407760:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407764:	add	x1, x1, #0x1a0
  407768:	mov	x0, x20
  40776c:	bl	401380 <sprintf@plt>
  407770:	mov	x1, x20
  407774:	mov	x0, x19
  407778:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40777c:	mov	x0, x19
  407780:	ldp	x19, x20, [sp, #16]
  407784:	ldp	x29, x30, [sp], #32
  407788:	ret
  40778c:	stp	x29, x30, [sp, #-32]!
  407790:	mov	x29, sp
  407794:	stp	x19, x20, [sp, #16]
  407798:	mov	x20, x8
  40779c:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4077a0:	add	x19, x19, #0x1e8
  4077a4:	add	x19, x19, #0x20
  4077a8:	mov	w3, w1
  4077ac:	mov	w2, w0
  4077b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4077b4:	add	x1, x1, #0x1b0
  4077b8:	mov	x0, x19
  4077bc:	bl	401380 <sprintf@plt>
  4077c0:	mov	x1, x19
  4077c4:	mov	x0, x20
  4077c8:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  4077cc:	mov	x0, x20
  4077d0:	ldp	x19, x20, [sp, #16]
  4077d4:	ldp	x29, x30, [sp], #32
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-32]!
  4077e0:	mov	x29, sp
  4077e4:	stp	x19, x20, [sp, #16]
  4077e8:	mov	x20, x8
  4077ec:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4077f0:	add	x19, x19, #0x1e8
  4077f4:	add	x19, x19, #0x40
  4077f8:	mov	w3, w1
  4077fc:	mov	w2, w0
  407800:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407804:	add	x1, x1, #0x1c0
  407808:	mov	x0, x19
  40780c:	bl	401380 <sprintf@plt>
  407810:	mov	x1, x19
  407814:	mov	x0, x20
  407818:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40781c:	mov	x0, x20
  407820:	ldp	x19, x20, [sp, #16]
  407824:	ldp	x29, x30, [sp], #32
  407828:	ret
  40782c:	stp	x29, x30, [sp, #-48]!
  407830:	mov	x29, sp
  407834:	stp	x19, x20, [sp, #16]
  407838:	str	x21, [sp, #32]
  40783c:	mov	x19, x8
  407840:	mov	w20, w0
  407844:	mov	w21, w1
  407848:	mov	w2, w0
  40784c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407850:	add	x1, x1, #0x1d0
  407854:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407858:	add	x0, x0, #0x1e8
  40785c:	add	x0, x0, #0x60
  407860:	bl	401380 <sprintf@plt>
  407864:	cmp	w20, w21
  407868:	b.ne	407894 <printf@plt+0x6344>  // b.any
  40786c:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407870:	add	x1, x1, #0x1e8
  407874:	add	x1, x1, #0x60
  407878:	mov	x0, x19
  40787c:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407880:	mov	x0, x19
  407884:	ldp	x19, x20, [sp, #16]
  407888:	ldr	x21, [sp, #32]
  40788c:	ldp	x29, x30, [sp], #48
  407890:	ret
  407894:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407898:	add	x20, x20, #0x1e8
  40789c:	add	x20, x20, #0x60
  4078a0:	mov	x0, x20
  4078a4:	bl	4012e0 <strlen@plt>
  4078a8:	mov	w2, w21
  4078ac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4078b0:	add	x1, x1, #0x1d8
  4078b4:	add	x0, x20, x0
  4078b8:	bl	401380 <sprintf@plt>
  4078bc:	b	40786c <printf@plt+0x631c>
  4078c0:	stp	x29, x30, [sp, #-48]!
  4078c4:	mov	x29, sp
  4078c8:	stp	x19, x20, [sp, #16]
  4078cc:	str	x21, [sp, #32]
  4078d0:	mov	x19, x8
  4078d4:	mov	w20, w0
  4078d8:	mov	w21, w1
  4078dc:	mov	w2, w0
  4078e0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4078e4:	add	x1, x1, #0x1e0
  4078e8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4078ec:	add	x0, x0, #0x1e8
  4078f0:	add	x0, x0, #0x78
  4078f4:	bl	401380 <sprintf@plt>
  4078f8:	cmp	w20, w21
  4078fc:	b.ne	407928 <printf@plt+0x63d8>  // b.any
  407900:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407904:	add	x1, x1, #0x1e8
  407908:	add	x1, x1, #0x78
  40790c:	mov	x0, x19
  407910:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407914:	mov	x0, x19
  407918:	ldp	x19, x20, [sp, #16]
  40791c:	ldr	x21, [sp, #32]
  407920:	ldp	x29, x30, [sp], #48
  407924:	ret
  407928:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40792c:	add	x20, x20, #0x1e8
  407930:	add	x20, x20, #0x78
  407934:	mov	x0, x20
  407938:	bl	4012e0 <strlen@plt>
  40793c:	mov	w2, w21
  407940:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407944:	add	x1, x1, #0x1d8
  407948:	add	x0, x20, x0
  40794c:	bl	401380 <sprintf@plt>
  407950:	b	407900 <printf@plt+0x63b0>
  407954:	stp	x29, x30, [sp, #-48]!
  407958:	mov	x29, sp
  40795c:	stp	x19, x20, [sp, #16]
  407960:	str	x21, [sp, #32]
  407964:	mov	x19, x8
  407968:	mov	w20, w0
  40796c:	mov	w21, w1
  407970:	mov	w2, w0
  407974:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407978:	add	x1, x1, #0x1e8
  40797c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407980:	add	x0, x0, #0x1e8
  407984:	add	x0, x0, #0x98
  407988:	bl	401380 <sprintf@plt>
  40798c:	cmp	w20, w21
  407990:	b.ne	4079bc <printf@plt+0x646c>  // b.any
  407994:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407998:	add	x1, x1, #0x1e8
  40799c:	add	x1, x1, #0x98
  4079a0:	mov	x0, x19
  4079a4:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  4079a8:	mov	x0, x19
  4079ac:	ldp	x19, x20, [sp, #16]
  4079b0:	ldr	x21, [sp, #32]
  4079b4:	ldp	x29, x30, [sp], #48
  4079b8:	ret
  4079bc:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4079c0:	add	x20, x20, #0x1e8
  4079c4:	add	x20, x20, #0x98
  4079c8:	mov	x0, x20
  4079cc:	bl	4012e0 <strlen@plt>
  4079d0:	mov	w2, w21
  4079d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4079d8:	add	x1, x1, #0x1d8
  4079dc:	add	x0, x20, x0
  4079e0:	bl	401380 <sprintf@plt>
  4079e4:	b	407994 <printf@plt+0x6444>
  4079e8:	stp	x29, x30, [sp, #-48]!
  4079ec:	mov	x29, sp
  4079f0:	stp	x19, x20, [sp, #16]
  4079f4:	str	x21, [sp, #32]
  4079f8:	mov	x19, x8
  4079fc:	mov	w20, w0
  407a00:	mov	w21, w1
  407a04:	mov	w2, w0
  407a08:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407a0c:	add	x1, x1, #0x1f0
  407a10:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407a14:	add	x0, x0, #0x1e8
  407a18:	add	x0, x0, #0xb8
  407a1c:	bl	401380 <sprintf@plt>
  407a20:	cmp	w20, w21
  407a24:	b.ne	407a50 <printf@plt+0x6500>  // b.any
  407a28:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407a2c:	add	x1, x1, #0x1e8
  407a30:	add	x1, x1, #0xb8
  407a34:	mov	x0, x19
  407a38:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407a3c:	mov	x0, x19
  407a40:	ldp	x19, x20, [sp, #16]
  407a44:	ldr	x21, [sp, #32]
  407a48:	ldp	x29, x30, [sp], #48
  407a4c:	ret
  407a50:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407a54:	add	x20, x20, #0x1e8
  407a58:	add	x20, x20, #0xb8
  407a5c:	mov	x0, x20
  407a60:	bl	4012e0 <strlen@plt>
  407a64:	mov	w2, w21
  407a68:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407a6c:	add	x1, x1, #0x1d8
  407a70:	add	x0, x20, x0
  407a74:	bl	401380 <sprintf@plt>
  407a78:	b	407a28 <printf@plt+0x64d8>
  407a7c:	stp	x29, x30, [sp, #-32]!
  407a80:	mov	x29, sp
  407a84:	stp	x19, x20, [sp, #16]
  407a88:	mov	x20, x8
  407a8c:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407a90:	add	x19, x19, #0x1e8
  407a94:	add	x19, x19, #0xd8
  407a98:	mov	w2, w0
  407a9c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407aa0:	add	x1, x1, #0x1f8
  407aa4:	mov	x0, x19
  407aa8:	bl	401380 <sprintf@plt>
  407aac:	mov	x1, x19
  407ab0:	mov	x0, x20
  407ab4:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407ab8:	mov	x0, x20
  407abc:	ldp	x19, x20, [sp, #16]
  407ac0:	ldp	x29, x30, [sp], #32
  407ac4:	ret
  407ac8:	stp	x29, x30, [sp, #-32]!
  407acc:	mov	x29, sp
  407ad0:	stp	x19, x20, [sp, #16]
  407ad4:	mov	x20, x8
  407ad8:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407adc:	add	x19, x19, #0x1e8
  407ae0:	add	x19, x19, #0xe8
  407ae4:	mov	w2, w0
  407ae8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407aec:	add	x1, x1, #0x200
  407af0:	mov	x0, x19
  407af4:	bl	401380 <sprintf@plt>
  407af8:	mov	x1, x19
  407afc:	mov	x0, x20
  407b00:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407b04:	mov	x0, x20
  407b08:	ldp	x19, x20, [sp, #16]
  407b0c:	ldp	x29, x30, [sp], #32
  407b10:	ret
  407b14:	stp	x29, x30, [sp, #-32]!
  407b18:	mov	x29, sp
  407b1c:	stp	x19, x20, [sp, #16]
  407b20:	mov	x20, x8
  407b24:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407b28:	add	x19, x19, #0x1e8
  407b2c:	add	x19, x19, #0xf8
  407b30:	mov	w2, w0
  407b34:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407b38:	add	x1, x1, #0x208
  407b3c:	mov	x0, x19
  407b40:	bl	401380 <sprintf@plt>
  407b44:	mov	x1, x19
  407b48:	mov	x0, x20
  407b4c:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407b50:	mov	x0, x20
  407b54:	ldp	x19, x20, [sp, #16]
  407b58:	ldp	x29, x30, [sp], #32
  407b5c:	ret
  407b60:	stp	x29, x30, [sp, #-32]!
  407b64:	mov	x29, sp
  407b68:	stp	x19, x20, [sp, #16]
  407b6c:	mov	x20, x8
  407b70:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407b74:	add	x19, x19, #0x1e8
  407b78:	add	x19, x19, #0x108
  407b7c:	mov	w2, w0
  407b80:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407b84:	add	x1, x1, #0x210
  407b88:	mov	x0, x19
  407b8c:	bl	401380 <sprintf@plt>
  407b90:	mov	x1, x19
  407b94:	mov	x0, x20
  407b98:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407b9c:	mov	x0, x20
  407ba0:	ldp	x19, x20, [sp, #16]
  407ba4:	ldp	x29, x30, [sp], #32
  407ba8:	ret
  407bac:	stp	x29, x30, [sp, #-32]!
  407bb0:	mov	x29, sp
  407bb4:	stp	x19, x20, [sp, #16]
  407bb8:	mov	x20, x8
  407bbc:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407bc0:	add	x19, x19, #0x1e8
  407bc4:	add	x19, x19, #0x118
  407bc8:	mov	w2, w0
  407bcc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407bd0:	add	x1, x1, #0x218
  407bd4:	mov	x0, x19
  407bd8:	bl	401380 <sprintf@plt>
  407bdc:	mov	x1, x19
  407be0:	mov	x0, x20
  407be4:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407be8:	mov	x0, x20
  407bec:	ldp	x19, x20, [sp, #16]
  407bf0:	ldp	x29, x30, [sp], #32
  407bf4:	ret
  407bf8:	stp	x29, x30, [sp, #-32]!
  407bfc:	mov	x29, sp
  407c00:	stp	x19, x20, [sp, #16]
  407c04:	mov	x20, x8
  407c08:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  407c0c:	add	x19, x19, #0x1e8
  407c10:	add	x19, x19, #0x128
  407c14:	mov	w2, w0
  407c18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407c1c:	add	x1, x1, #0x220
  407c20:	mov	x0, x19
  407c24:	bl	401380 <sprintf@plt>
  407c28:	mov	x1, x19
  407c2c:	mov	x0, x20
  407c30:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  407c34:	mov	x0, x20
  407c38:	ldp	x19, x20, [sp, #16]
  407c3c:	ldp	x29, x30, [sp], #32
  407c40:	ret
  407c44:	str	x3, [x0]
  407c48:	str	w1, [x0, #8]
  407c4c:	str	w2, [x0, #12]
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-48]!
  407c58:	mov	x29, sp
  407c5c:	stp	x19, x20, [sp, #16]
  407c60:	str	xzr, [x0, #32]
  407c64:	ldr	x20, [x0, #40]
  407c68:	cbz	x20, 407d48 <printf@plt+0x67f8>
  407c6c:	str	x21, [sp, #32]
  407c70:	mov	x19, x0
  407c74:	mov	x21, #0x10                  	// #16
  407c78:	b	407c84 <printf@plt+0x6734>
  407c7c:	ldr	x20, [x20, #8]
  407c80:	cbz	x20, 407cdc <printf@plt+0x678c>
  407c84:	ldr	w1, [x20, #44]
  407c88:	ldr	w0, [x20, #40]
  407c8c:	cmp	w1, w0
  407c90:	b.eq	407c7c <printf@plt+0x672c>  // b.none
  407c94:	ldr	x1, [x19, #32]
  407c98:	cbz	x1, 407cb4 <printf@plt+0x6764>
  407c9c:	ldr	x0, [x20, #40]
  407ca0:	ldr	x2, [x1, #8]
  407ca4:	cmp	x2, x0
  407ca8:	b.eq	407c7c <printf@plt+0x672c>  // b.none
  407cac:	ldr	x1, [x1]
  407cb0:	cbnz	x1, 407ca0 <printf@plt+0x6750>
  407cb4:	mov	x0, x21
  407cb8:	bl	4106d0 <_Znwm@@Base>
  407cbc:	ldr	w2, [x20, #40]
  407cc0:	ldr	w1, [x20, #44]
  407cc4:	ldr	x3, [x19, #32]
  407cc8:	str	x3, [x0]
  407ccc:	str	w2, [x0, #8]
  407cd0:	str	w1, [x0, #12]
  407cd4:	str	x0, [x19, #32]
  407cd8:	b	407c7c <printf@plt+0x672c>
  407cdc:	ldr	x5, [x19, #32]
  407ce0:	str	xzr, [x19, #32]
  407ce4:	cbz	x5, 407d54 <printf@plt+0x6804>
  407ce8:	add	x7, x19, #0x20
  407cec:	b	407d30 <printf@plt+0x67e0>
  407cf0:	mov	x4, x1
  407cf4:	ldr	x1, [x1]
  407cf8:	cbz	x1, 407d1c <printf@plt+0x67cc>
  407cfc:	ldr	w2, [x1, #12]
  407d00:	cmp	w3, w2
  407d04:	b.lt	407d1c <printf@plt+0x67cc>  // b.tstop
  407d08:	b.ne	407cf0 <printf@plt+0x67a0>  // b.any
  407d0c:	ldr	w6, [x5, #8]
  407d10:	ldr	w2, [x1, #8]
  407d14:	cmp	w6, w2
  407d18:	b.le	407cf0 <printf@plt+0x67a0>
  407d1c:	ldr	x0, [x5]
  407d20:	str	x1, [x5]
  407d24:	str	x5, [x4]
  407d28:	cbz	x0, 407d44 <printf@plt+0x67f4>
  407d2c:	mov	x5, x0
  407d30:	mov	x4, x7
  407d34:	ldr	x1, [x19, #32]
  407d38:	cbz	x1, 407d1c <printf@plt+0x67cc>
  407d3c:	ldr	w3, [x5, #12]
  407d40:	b	407cfc <printf@plt+0x67ac>
  407d44:	ldr	x21, [sp, #32]
  407d48:	ldp	x19, x20, [sp, #16]
  407d4c:	ldp	x29, x30, [sp], #48
  407d50:	ret
  407d54:	ldr	x21, [sp, #32]
  407d58:	b	407d48 <printf@plt+0x67f8>
  407d5c:	ldr	w1, [x0, #120]
  407d60:	tst	w1, #0x1c
  407d64:	b.eq	407dbc <printf@plt+0x686c>  // b.none
  407d68:	mov	w1, #0x1                   	// #1
  407d6c:	str	w1, [x0, #108]
  407d70:	str	w1, [x0, #104]
  407d74:	ldr	w1, [x0, #104]
  407d78:	ldr	w2, [x0, #108]
  407d7c:	add	w1, w1, w2
  407d80:	str	w1, [x0, #112]
  407d84:	ldr	w4, [x0, #4]
  407d88:	sub	w4, w4, #0x1
  407d8c:	cmp	w4, #0x0
  407d90:	b.le	407db8 <printf@plt+0x6868>
  407d94:	ldr	x5, [x0, #88]
  407d98:	mov	x1, #0x0                   	// #0
  407d9c:	ldr	w2, [x0, #112]
  407da0:	ldr	w3, [x5, x1, lsl #2]
  407da4:	add	w2, w2, w3
  407da8:	str	w2, [x0, #112]
  407dac:	add	x1, x1, #0x1
  407db0:	cmp	w4, w1
  407db4:	b.gt	407d9c <printf@plt+0x684c>
  407db8:	ret
  407dbc:	ldr	w4, [x0]
  407dc0:	cmp	w4, #0x0
  407dc4:	b.le	407d74 <printf@plt+0x6824>
  407dc8:	ldr	x2, [x0, #64]
  407dcc:	ldrsw	x5, [x0, #4]
  407dd0:	mov	x1, #0x0                   	// #0
  407dd4:	mov	w6, #0x1                   	// #1
  407dd8:	b	407de8 <printf@plt+0x6898>
  407ddc:	add	x1, x1, #0x1
  407de0:	cmp	w4, w1
  407de4:	b.le	407d74 <printf@plt+0x6824>
  407de8:	ldr	x3, [x2, x1, lsl #3]
  407dec:	ldrb	w3, [x3]
  407df0:	cbz	w3, 407df8 <printf@plt+0x68a8>
  407df4:	str	w6, [x0, #104]
  407df8:	ldr	x3, [x2, x1, lsl #3]
  407dfc:	ldrb	w3, [x3, x5]
  407e00:	cbz	w3, 407ddc <printf@plt+0x688c>
  407e04:	str	w6, [x0, #108]
  407e08:	b	407ddc <printf@plt+0x688c>
  407e0c:	stp	x29, x30, [sp, #-80]!
  407e10:	mov	x29, sp
  407e14:	stp	x19, x20, [sp, #16]
  407e18:	stp	x21, x22, [sp, #32]
  407e1c:	stp	x23, x24, [sp, #48]
  407e20:	mov	x21, x0
  407e24:	mov	w20, w1
  407e28:	mov	w22, w2
  407e2c:	mov	x23, x3
  407e30:	ldr	x0, [x0, #72]
  407e34:	ldrb	w1, [x0, w1, sxtw]
  407e38:	cbz	w1, 407ef4 <printf@plt+0x69a4>
  407e3c:	ldr	w0, [x21]
  407e40:	sub	w0, w0, #0x1
  407e44:	cmp	w0, w20
  407e48:	b.le	407ef4 <printf@plt+0x69a4>
  407e4c:	cmp	w1, #0x2
  407e50:	b.eq	407ee0 <printf@plt+0x6990>  // b.none
  407e54:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407e58:	add	x1, x1, #0x238
  407e5c:	mov	x0, x3
  407e60:	bl	410a64 <_ZdlPvm@@Base+0x324>
  407e64:	add	w20, w20, #0x1
  407e68:	mov	w19, #0x0                   	// #0
  407e6c:	cmp	w22, #0x0
  407e70:	b.le	407e9c <printf@plt+0x694c>
  407e74:	ldr	x0, [x21, #56]
  407e78:	add	x0, x0, w20, sxtw #3
  407e7c:	ldur	x0, [x0, #-8]
  407e80:	add	x0, x0, w22, sxtw #3
  407e84:	ldur	x24, [x0, #-8]
  407e88:	cbz	x24, 407e9c <printf@plt+0x694c>
  407e8c:	ldr	w1, [x24, #32]
  407e90:	ldr	w0, [x24, #36]
  407e94:	cmp	w1, w0
  407e98:	b.eq	407f58 <printf@plt+0x6a08>  // b.none
  407e9c:	ldr	w0, [x21, #4]
  407ea0:	cmp	w0, w22
  407ea4:	b.le	408018 <printf@plt+0x6ac8>
  407ea8:	str	x25, [sp, #64]
  407eac:	sxtw	x25, w20
  407eb0:	ldr	x0, [x21, #56]
  407eb4:	add	x0, x0, w20, sxtw #3
  407eb8:	ldur	x0, [x0, #-8]
  407ebc:	ldr	x22, [x0, w22, sxtw #3]
  407ec0:	cbz	x22, 40804c <printf@plt+0x6afc>
  407ec4:	ldr	w1, [x22, #32]
  407ec8:	ldr	w0, [x22, #36]
  407ecc:	mov	w24, #0x0                   	// #0
  407ed0:	cmp	w1, w0
  407ed4:	b.eq	407f8c <printf@plt+0x6a3c>  // b.none
  407ed8:	ldr	x25, [sp, #64]
  407edc:	b	40801c <printf@plt+0x6acc>
  407ee0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407ee4:	add	x1, x1, #0x228
  407ee8:	mov	x0, x3
  407eec:	bl	410a64 <_ZdlPvm@@Base+0x324>
  407ef0:	b	407e64 <printf@plt+0x6914>
  407ef4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  407ef8:	add	x1, x1, #0xb08
  407efc:	mov	x0, x23
  407f00:	bl	410a64 <_ZdlPvm@@Base+0x324>
  407f04:	cbz	w20, 408038 <printf@plt+0x6ae8>
  407f08:	ldr	x19, [x21, #24]
  407f0c:	cbnz	x19, 407f1c <printf@plt+0x69cc>
  407f10:	b	407e68 <printf@plt+0x6918>
  407f14:	ldr	x19, [x19, #8]
  407f18:	cbz	x19, 407e68 <printf@plt+0x6918>
  407f1c:	ldr	w1, [x19, #16]
  407f20:	cmp	w1, w20
  407f24:	b.gt	407e68 <printf@plt+0x6918>
  407f28:	b.ne	407f14 <printf@plt+0x69c4>  // b.any
  407f2c:	ldr	x0, [x19]
  407f30:	ldr	x1, [x0, #24]
  407f34:	mov	x0, x19
  407f38:	blr	x1
  407f3c:	cbnz	w0, 408038 <printf@plt+0x6ae8>
  407f40:	ldr	x0, [x19]
  407f44:	ldr	x1, [x0, #32]
  407f48:	mov	x0, x19
  407f4c:	blr	x1
  407f50:	cbz	w0, 407f14 <printf@plt+0x69c4>
  407f54:	b	408038 <printf@plt+0x6ae8>
  407f58:	ldr	x0, [x24]
  407f5c:	ldr	x1, [x0, #64]
  407f60:	mov	x0, x24
  407f64:	blr	x1
  407f68:	mov	w19, #0x2                   	// #2
  407f6c:	cbnz	x0, 407e9c <printf@plt+0x694c>
  407f70:	ldr	x0, [x24]
  407f74:	ldr	x1, [x0, #56]
  407f78:	mov	x0, x24
  407f7c:	blr	x1
  407f80:	cmp	x0, #0x0
  407f84:	cset	w19, ne  // ne = any
  407f88:	b	407e9c <printf@plt+0x694c>
  407f8c:	ldr	x0, [x22]
  407f90:	ldr	x1, [x0, #64]
  407f94:	mov	x0, x22
  407f98:	blr	x1
  407f9c:	cbz	x0, 407ff8 <printf@plt+0x6aa8>
  407fa0:	ldr	x0, [x21, #72]
  407fa4:	add	x25, x0, x25
  407fa8:	ldurb	w0, [x25, #-1]
  407fac:	cbz	w0, 408058 <printf@plt+0x6b08>
  407fb0:	mov	w24, #0x2                   	// #2
  407fb4:	ldr	x25, [sp, #64]
  407fb8:	cmp	w0, #0x2
  407fbc:	b.ne	408038 <printf@plt+0x6ae8>  // b.any
  407fc0:	cmp	w19, #0x2
  407fc4:	cset	w1, eq  // eq = none
  407fc8:	cmp	w24, #0x2
  407fcc:	cset	w0, eq  // eq = none
  407fd0:	cmp	w0, w1, uxtb
  407fd4:	b.ne	4080b8 <printf@plt+0x6b68>  // b.any
  407fd8:	cmp	w19, #0x1
  407fdc:	ccmp	w24, #0x1, #0x4, ne  // ne = any
  407fe0:	b.ne	408038 <printf@plt+0x6ae8>  // b.any
  407fe4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  407fe8:	add	x1, x1, #0x258
  407fec:	mov	x0, x23
  407ff0:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  407ff4:	b	408038 <printf@plt+0x6ae8>
  407ff8:	ldr	x0, [x22]
  407ffc:	ldr	x1, [x0, #56]
  408000:	mov	x0, x22
  408004:	blr	x1
  408008:	cmp	x0, #0x0
  40800c:	cset	w24, ne  // ne = any
  408010:	ldr	x25, [sp, #64]
  408014:	b	40801c <printf@plt+0x6acc>
  408018:	mov	w24, #0x0                   	// #0
  40801c:	ldr	x0, [x21, #72]
  408020:	add	x20, x0, w20, sxtw
  408024:	ldurb	w0, [x20, #-1]
  408028:	cbnz	w0, 407fb8 <printf@plt+0x6a68>
  40802c:	cmp	w19, #0x0
  408030:	ccmp	w24, #0x0, #0x0, le
  408034:	b.gt	408060 <printf@plt+0x6b10>
  408038:	ldp	x19, x20, [sp, #16]
  40803c:	ldp	x21, x22, [sp, #32]
  408040:	ldp	x23, x24, [sp, #48]
  408044:	ldp	x29, x30, [sp], #80
  408048:	ret
  40804c:	mov	w24, #0x0                   	// #0
  408050:	ldr	x25, [sp, #64]
  408054:	b	40801c <printf@plt+0x6acc>
  408058:	mov	w24, #0x2                   	// #2
  40805c:	ldr	x25, [sp, #64]
  408060:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  408064:	add	x1, x1, #0x248
  408068:	mov	x0, x23
  40806c:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  408070:	cmp	w19, #0x2
  408074:	cset	w1, eq  // eq = none
  408078:	cmp	w24, #0x2
  40807c:	cset	w0, eq  // eq = none
  408080:	cmp	w0, w1, uxtb
  408084:	b.ne	4080a4 <printf@plt+0x6b54>  // b.any
  408088:	cmp	w19, #0x2
  40808c:	b.ne	408038 <printf@plt+0x6ae8>  // b.any
  408090:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  408094:	add	x1, x1, #0x260
  408098:	mov	x0, x23
  40809c:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4080a0:	b	408038 <printf@plt+0x6ae8>
  4080a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4080a8:	add	x1, x1, #0x258
  4080ac:	mov	x0, x23
  4080b0:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4080b4:	b	408038 <printf@plt+0x6ae8>
  4080b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4080bc:	add	x1, x1, #0x268
  4080c0:	mov	x0, x23
  4080c4:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4080c8:	b	408038 <printf@plt+0x6ae8>
  4080cc:	stp	x29, x30, [sp, #-80]!
  4080d0:	mov	x29, sp
  4080d4:	stp	x19, x20, [sp, #16]
  4080d8:	stp	x21, x22, [sp, #32]
  4080dc:	stp	x23, x24, [sp, #48]
  4080e0:	str	x25, [sp, #64]
  4080e4:	mov	x21, x0
  4080e8:	mov	w20, w1
  4080ec:	mov	w22, w2
  4080f0:	mov	x23, x3
  4080f4:	ldr	x0, [x0, #72]
  4080f8:	ldrb	w0, [x0, w1, sxtw]
  4080fc:	cmp	w0, #0x0
  408100:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  408104:	b.gt	40812c <printf@plt+0x6bdc>
  408108:	sxtw	x24, w1
  40810c:	ldr	x19, [x21, #24]
  408110:	cbz	x19, 4082c8 <printf@plt+0x6d78>
  408114:	ldr	w1, [x19, #16]
  408118:	cmp	w1, w20
  40811c:	b.gt	4082bc <printf@plt+0x6d6c>
  408120:	ldr	x19, [x19, #8]
  408124:	cbnz	x19, 408114 <printf@plt+0x6bc4>
  408128:	b	4082c8 <printf@plt+0x6d78>
  40812c:	sub	w20, w1, #0x1
  408130:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  408134:	add	x1, x1, #0xb08
  408138:	mov	x0, x3
  40813c:	bl	410a64 <_ZdlPvm@@Base+0x324>
  408140:	b	408304 <printf@plt+0x6db4>
  408144:	ldr	x0, [x19]
  408148:	ldr	x1, [x0, #32]
  40814c:	mov	x0, x19
  408150:	blr	x1
  408154:	cbnz	w0, 408178 <printf@plt+0x6c28>
  408158:	ldr	w0, [x19, #16]
  40815c:	cmp	w25, w0
  408160:	b.ne	4082c8 <printf@plt+0x6d78>  // b.any
  408164:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  408168:	add	x1, x1, #0xb08
  40816c:	mov	x0, x23
  408170:	bl	410a64 <_ZdlPvm@@Base+0x324>
  408174:	b	4083c0 <printf@plt+0x6e70>
  408178:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  40817c:	add	x1, x1, #0x268
  408180:	mov	x0, x23
  408184:	bl	410a64 <_ZdlPvm@@Base+0x324>
  408188:	b	4083c0 <printf@plt+0x6e70>
  40818c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  408190:	add	x1, x1, #0x270
  408194:	mov	x0, x23
  408198:	bl	410a64 <_ZdlPvm@@Base+0x324>
  40819c:	b	408304 <printf@plt+0x6db4>
  4081a0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4081a4:	add	x1, x1, #0x278
  4081a8:	mov	x0, x23
  4081ac:	bl	410a64 <_ZdlPvm@@Base+0x324>
  4081b0:	b	408304 <printf@plt+0x6db4>
  4081b4:	ldr	x0, [x24]
  4081b8:	ldr	x1, [x0, #64]
  4081bc:	mov	x0, x24
  4081c0:	blr	x1
  4081c4:	mov	w19, #0x2                   	// #2
  4081c8:	cbnz	x0, 40833c <printf@plt+0x6dec>
  4081cc:	ldr	x0, [x24]
  4081d0:	ldr	x1, [x0, #56]
  4081d4:	mov	x0, x24
  4081d8:	blr	x1
  4081dc:	cmp	x0, #0x0
  4081e0:	cset	w19, ne  // ne = any
  4081e4:	b	40833c <printf@plt+0x6dec>
  4081e8:	ldr	x0, [x22]
  4081ec:	ldr	x1, [x0, #56]
  4081f0:	mov	x0, x22
  4081f4:	blr	x1
  4081f8:	cmp	x0, #0x0
  4081fc:	cset	w25, ne  // ne = any
  408200:	b	408208 <printf@plt+0x6cb8>
  408204:	mov	w25, #0x0                   	// #0
  408208:	ldr	x0, [x21, #72]
  40820c:	add	x20, x0, w20, sxtw
  408210:	ldrb	w0, [x20, #1]
  408214:	cbnz	w0, 4083b8 <printf@plt+0x6e68>
  408218:	cmp	w19, #0x0
  40821c:	ccmp	w25, #0x0, #0x0, le
  408220:	b.le	4083c0 <printf@plt+0x6e70>
  408224:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  408228:	add	x1, x1, #0x280
  40822c:	mov	x0, x23
  408230:	bl	410a64 <_ZdlPvm@@Base+0x324>
  408234:	cmp	w19, #0x2
  408238:	cset	w1, eq  // eq = none
  40823c:	cmp	w25, #0x2
  408240:	cset	w0, eq  // eq = none
  408244:	cmp	w0, w1, uxtb
  408248:	b.ne	408278 <printf@plt+0x6d28>  // b.any
  40824c:	cmp	w19, #0x2
  408250:	b.ne	4083c0 <printf@plt+0x6e70>  // b.any
  408254:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  408258:	add	x1, x1, #0x258
  40825c:	mov	x0, x23
  408260:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  408264:	b	4083c0 <printf@plt+0x6e70>
  408268:	mov	w25, #0x0                   	// #0
  40826c:	b	408208 <printf@plt+0x6cb8>
  408270:	mov	w25, #0x2                   	// #2
  408274:	b	408224 <printf@plt+0x6cd4>
  408278:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  40827c:	add	x1, x1, #0x260
  408280:	mov	x0, x23
  408284:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  408288:	b	4083c0 <printf@plt+0x6e70>
  40828c:	mov	w25, #0x2                   	// #2
  408290:	cmp	w19, #0x2
  408294:	ccmp	w25, #0x2, #0x4, ne  // ne = any
  408298:	b.eq	4083c0 <printf@plt+0x6e70>  // b.none
  40829c:	cmp	w19, #0x1
  4082a0:	ccmp	w25, #0x1, #0x4, ne  // ne = any
  4082a4:	b.ne	4083c0 <printf@plt+0x6e70>  // b.any
  4082a8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4082ac:	add	x1, x1, #0x258
  4082b0:	mov	x0, x23
  4082b4:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4082b8:	b	4083c0 <printf@plt+0x6e70>
  4082bc:	add	w25, w20, #0x1
  4082c0:	cmp	w1, w25
  4082c4:	b.eq	408144 <printf@plt+0x6bf4>  // b.none
  4082c8:	ldr	w0, [x21]
  4082cc:	sub	w0, w0, #0x1
  4082d0:	cmp	w0, w20
  4082d4:	b.eq	408164 <printf@plt+0x6c14>  // b.none
  4082d8:	ldr	x0, [x21, #72]
  4082dc:	add	x0, x0, x24
  4082e0:	ldrb	w0, [x0, #1]
  4082e4:	cmp	w0, #0x1
  4082e8:	b.eq	40818c <printf@plt+0x6c3c>  // b.none
  4082ec:	cmp	w0, #0x2
  4082f0:	b.eq	4081a0 <printf@plt+0x6c50>  // b.none
  4082f4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4082f8:	add	x1, x1, #0xb08
  4082fc:	mov	x0, x23
  408300:	bl	410a64 <_ZdlPvm@@Base+0x324>
  408304:	mov	w19, #0x0                   	// #0
  408308:	cmp	w22, #0x0
  40830c:	b.le	40833c <printf@plt+0x6dec>
  408310:	sxtw	x0, w20
  408314:	add	x0, x0, #0x1
  408318:	ldr	x1, [x21, #56]
  40831c:	ldr	x0, [x1, x0, lsl #3]
  408320:	add	x0, x0, w22, sxtw #3
  408324:	ldur	x24, [x0, #-8]
  408328:	cbz	x24, 40833c <printf@plt+0x6dec>
  40832c:	ldr	w1, [x24, #32]
  408330:	ldr	w0, [x24, #36]
  408334:	cmp	w1, w0
  408338:	b.eq	4081b4 <printf@plt+0x6c64>  // b.none
  40833c:	ldr	w0, [x21, #4]
  408340:	cmp	w0, w22
  408344:	b.le	408204 <printf@plt+0x6cb4>
  408348:	sxtw	x24, w20
  40834c:	add	x24, x24, #0x1
  408350:	ldr	x0, [x21, #56]
  408354:	ldr	x0, [x0, x24, lsl #3]
  408358:	ldr	x22, [x0, w22, sxtw #3]
  40835c:	cbz	x22, 408268 <printf@plt+0x6d18>
  408360:	ldr	w1, [x22, #32]
  408364:	ldr	w0, [x22, #36]
  408368:	mov	w25, #0x0                   	// #0
  40836c:	cmp	w1, w0
  408370:	b.ne	408208 <printf@plt+0x6cb8>  // b.any
  408374:	ldr	x0, [x22]
  408378:	ldr	x1, [x0, #64]
  40837c:	mov	x0, x22
  408380:	blr	x1
  408384:	cbz	x0, 4081e8 <printf@plt+0x6c98>
  408388:	ldr	x0, [x21, #72]
  40838c:	ldrb	w0, [x0, x24]
  408390:	cbz	w0, 408270 <printf@plt+0x6d20>
  408394:	cmp	w0, #0x2
  408398:	b.ne	4083c0 <printf@plt+0x6e70>  // b.any
  40839c:	cmp	w19, #0x2
  4083a0:	b.ne	40828c <printf@plt+0x6d3c>  // b.any
  4083a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x18c0>
  4083a8:	add	x1, x1, #0x268
  4083ac:	mov	x0, x23
  4083b0:	bl	410bc0 <_ZdlPvm@@Base+0x480>
  4083b4:	b	4083c0 <printf@plt+0x6e70>
  4083b8:	cmp	w0, #0x2
  4083bc:	b.eq	408290 <printf@plt+0x6d40>  // b.none
  4083c0:	ldp	x19, x20, [sp, #16]
  4083c4:	ldp	x21, x22, [sp, #32]
  4083c8:	ldp	x23, x24, [sp, #48]
  4083cc:	ldr	x25, [sp, #64]
  4083d0:	ldp	x29, x30, [sp], #80
  4083d4:	ret
  4083d8:	stp	x29, x30, [sp, #-64]!
  4083dc:	mov	x29, sp
  4083e0:	stp	x19, x20, [sp, #16]
  4083e4:	stp	x21, x22, [sp, #32]
  4083e8:	stp	x23, x24, [sp, #48]
  4083ec:	mov	x19, x0
  4083f0:	mov	w23, w1
  4083f4:	mov	w22, w2
  4083f8:	mov	w20, w3
  4083fc:	mov	w24, w4
  408400:	mov	x0, #0x38                  	// #56
  408404:	bl	4106d0 <_Znwm@@Base>
  408408:	mov	x21, x0
  40840c:	ldr	x5, [x19, #16]
  408410:	mov	w4, w24
  408414:	mov	w3, w20
  408418:	mov	w2, w22
  40841c:	mov	w1, w23
  408420:	bl	405eb4 <printf@plt+0x4964>
  408424:	str	x21, [x19, #16]
  408428:	add	x3, x21, #0x18
  40842c:	mov	w2, w20
  408430:	mov	w1, w23
  408434:	mov	x0, x19
  408438:	bl	407e0c <printf@plt+0x68bc>
  40843c:	ldr	x3, [x19, #16]
  408440:	add	x3, x3, #0x28
  408444:	mov	w2, w20
  408448:	mov	w1, w22
  40844c:	mov	x0, x19
  408450:	bl	4080cc <printf@plt+0x6b7c>
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldp	x21, x22, [sp, #32]
  40845c:	ldp	x23, x24, [sp, #48]
  408460:	ldp	x29, x30, [sp], #64
  408464:	ret
  408468:	mov	x19, x0
  40846c:	mov	x1, #0x38                  	// #56
  408470:	mov	x0, x21
  408474:	bl	410740 <_ZdlPvm@@Base>
  408478:	mov	x0, x19
  40847c:	bl	4014f0 <_Unwind_Resume@plt>
  408480:	stp	x29, x30, [sp, #-48]!
  408484:	mov	x29, sp
  408488:	stp	x19, x20, [sp, #16]
  40848c:	stp	x21, x22, [sp, #32]
  408490:	mov	x21, x0
  408494:	mov	w20, w1
  408498:	mov	w19, w2
  40849c:	tbnz	w1, #31, 4084b0 <printf@plt+0x6f60>
  4084a0:	ldr	w0, [x0]
  4084a4:	cmp	w2, #0x0
  4084a8:	ccmp	w0, w1, #0x4, ge  // ge = tcont
  4084ac:	b.gt	408528 <printf@plt+0x6fd8>
  4084b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4084b4:	add	x1, x1, #0xfe0
  4084b8:	mov	w0, #0xa84                 	// #2692
  4084bc:	bl	40eb6c <printf@plt+0xd61c>
  4084c0:	mov	w0, #0x0                   	// #0
  4084c4:	cbz	w19, 408518 <printf@plt+0x6fc8>
  4084c8:	ldr	w1, [x21, #4]
  4084cc:	cmp	w1, w19
  4084d0:	b.eq	408518 <printf@plt+0x6fc8>  // b.none
  4084d4:	sxtw	x20, w20
  4084d8:	sxtw	x22, w19
  4084dc:	ldr	x0, [x21, #56]
  4084e0:	ldr	x0, [x0, x20, lsl #3]
  4084e4:	ldr	x1, [x0, x22, lsl #3]
  4084e8:	mov	w0, #0x0                   	// #0
  4084ec:	cbz	x1, 408518 <printf@plt+0x6fc8>
  4084f0:	ldr	w2, [x1, #40]
  4084f4:	cmp	w2, w19
  4084f8:	b.eq	408518 <printf@plt+0x6fc8>  // b.none
  4084fc:	ldr	x0, [x1]
  408500:	ldr	x2, [x0, #64]
  408504:	mov	x0, x1
  408508:	blr	x2
  40850c:	mov	x1, x0
  408510:	mov	w0, #0x0                   	// #0
  408514:	cbz	x1, 408538 <printf@plt+0x6fe8>
  408518:	ldp	x19, x20, [sp, #16]
  40851c:	ldp	x21, x22, [sp, #32]
  408520:	ldp	x29, x30, [sp], #48
  408524:	ret
  408528:	ldr	w0, [x21, #4]
  40852c:	cmp	w0, w2
  408530:	b.ge	4084c0 <printf@plt+0x6f70>  // b.tcont
  408534:	b	4084b0 <printf@plt+0x6f60>
  408538:	ldr	x0, [x21, #56]
  40853c:	ldr	x0, [x0, x20, lsl #3]
  408540:	ldr	x0, [x0, x22, lsl #3]
  408544:	ldr	x1, [x0]
  408548:	ldr	x1, [x1, #56]
  40854c:	blr	x1
  408550:	cmp	x0, #0x0
  408554:	cset	w0, eq  // eq = none
  408558:	b	408518 <printf@plt+0x6fc8>
  40855c:	stp	x29, x30, [sp, #-96]!
  408560:	mov	x29, sp
  408564:	stp	x19, x20, [sp, #16]
  408568:	stp	x21, x22, [sp, #32]
  40856c:	stp	x23, x24, [sp, #48]
  408570:	mov	x20, x0
  408574:	ldr	w0, [x0, #120]
  408578:	tbz	w0, #3, 408620 <printf@plt+0x70d0>
  40857c:	ldr	w0, [x20, #4]
  408580:	cmp	w0, #0x1
  408584:	b.le	408620 <printf@plt+0x70d0>
  408588:	mov	w21, #0x1                   	// #1
  40858c:	b	408618 <printf@plt+0x70c8>
  408590:	mov	w2, w21
  408594:	mov	w1, w22
  408598:	mov	x0, x20
  40859c:	bl	408480 <printf@plt+0x6f30>
  4085a0:	cbz	w0, 4085ac <printf@plt+0x705c>
  4085a4:	add	w22, w22, #0x1
  4085a8:	b	4085fc <printf@plt+0x70ac>
  4085ac:	ldr	w0, [x20]
  4085b0:	cmp	w0, w22
  4085b4:	b.le	408608 <printf@plt+0x70b8>
  4085b8:	mov	w19, w22
  4085bc:	mov	w2, w21
  4085c0:	mov	w1, w19
  4085c4:	mov	x0, x20
  4085c8:	bl	408480 <printf@plt+0x6f30>
  4085cc:	cbnz	w0, 4085e0 <printf@plt+0x7090>
  4085d0:	add	w19, w19, #0x1
  4085d4:	ldr	w0, [x20]
  4085d8:	cmp	w0, w19
  4085dc:	b.gt	4085bc <printf@plt+0x706c>
  4085e0:	mov	w4, #0x0                   	// #0
  4085e4:	mov	w3, w21
  4085e8:	sub	w2, w19, #0x1
  4085ec:	mov	w1, w22
  4085f0:	mov	x0, x20
  4085f4:	bl	4083d8 <printf@plt+0x6e88>
  4085f8:	mov	w22, w19
  4085fc:	ldr	w0, [x20]
  408600:	cmp	w0, w22
  408604:	b.gt	408590 <printf@plt+0x7040>
  408608:	add	w21, w21, #0x1
  40860c:	ldr	w0, [x20, #4]
  408610:	cmp	w0, w21
  408614:	b.le	408620 <printf@plt+0x70d0>
  408618:	mov	w22, #0x0                   	// #0
  40861c:	b	4085fc <printf@plt+0x70ac>
  408620:	ldr	w0, [x20, #120]
  408624:	tst	w0, #0x1c
  408628:	b.ne	408650 <printf@plt+0x7100>  // b.any
  40862c:	ldr	w0, [x20]
  408630:	cmp	w0, #0x0
  408634:	b.le	4087b8 <printf@plt+0x7268>
  408638:	stp	x25, x26, [sp, #64]
  40863c:	stp	x27, x28, [sp, #80]
  408640:	mov	x23, #0x0                   	// #0
  408644:	mov	w26, #0xffffffff            	// #-1
  408648:	mov	w25, #0x0                   	// #0
  40864c:	b	408798 <printf@plt+0x7248>
  408650:	ldr	w2, [x20]
  408654:	mov	w4, #0x0                   	// #0
  408658:	mov	w3, #0x0                   	// #0
  40865c:	sub	w2, w2, #0x1
  408660:	mov	w1, #0x0                   	// #0
  408664:	mov	x0, x20
  408668:	bl	4083d8 <printf@plt+0x6e88>
  40866c:	ldr	w2, [x20]
  408670:	mov	w4, #0x0                   	// #0
  408674:	ldr	w3, [x20, #4]
  408678:	sub	w2, w2, #0x1
  40867c:	mov	w1, #0x0                   	// #0
  408680:	mov	x0, x20
  408684:	bl	4083d8 <printf@plt+0x6e88>
  408688:	b	40862c <printf@plt+0x70dc>
  40868c:	mov	w2, w19
  408690:	mov	w1, w28
  408694:	mov	x0, x20
  408698:	bl	408480 <printf@plt+0x6f30>
  40869c:	cbz	w0, 4086cc <printf@plt+0x717c>
  4086a0:	b	408730 <printf@plt+0x71e0>
  4086a4:	ldr	x0, [x20, #64]
  4086a8:	ldr	x0, [x0, x23]
  4086ac:	ldrb	w0, [x0, x19]
  4086b0:	cmp	w0, #0x1
  4086b4:	cset	w4, hi  // hi = pmore
  4086b8:	mov	w3, w24
  4086bc:	mov	w2, w25
  4086c0:	add	w1, w21, #0x1
  4086c4:	mov	x0, x20
  4086c8:	bl	4083d8 <printf@plt+0x6e88>
  4086cc:	add	x19, x19, #0x1
  4086d0:	ldr	w0, [x20, #4]
  4086d4:	cmp	w0, w19
  4086d8:	b.lt	408780 <printf@plt+0x7230>  // b.tstop
  4086dc:	mov	w24, w19
  4086e0:	ldr	x0, [x20, #64]
  4086e4:	ldr	x0, [x0, x23]
  4086e8:	ldrb	w0, [x0, x19]
  4086ec:	cbz	w0, 4086cc <printf@plt+0x717c>
  4086f0:	mov	w2, w19
  4086f4:	mov	w1, w25
  4086f8:	mov	x0, x20
  4086fc:	bl	408480 <printf@plt+0x6f30>
  408700:	cbnz	w0, 4086cc <printf@plt+0x717c>
  408704:	ldr	w0, [x20]
  408708:	sub	w0, w0, #0x1
  40870c:	cmp	w0, w25
  408710:	b.eq	408730 <printf@plt+0x71e0>  // b.none
  408714:	ldr	x0, [x20, #64]
  408718:	ldr	x1, [x0, x27]
  40871c:	ldr	x0, [x0, x23]
  408720:	ldrb	w1, [x1, x19]
  408724:	ldrb	w0, [x0, x19]
  408728:	cmp	w1, w0
  40872c:	b.eq	40868c <printf@plt+0x713c>  // b.none
  408730:	mov	w21, w26
  408734:	tbnz	w26, #31, 4086a4 <printf@plt+0x7154>
  408738:	sub	x22, x23, #0x8
  40873c:	ldr	x0, [x20, #64]
  408740:	ldr	x1, [x0, x22]
  408744:	ldr	x0, [x0, x23]
  408748:	ldrb	w1, [x1, x19]
  40874c:	ldrb	w0, [x0, x19]
  408750:	cmp	w1, w0
  408754:	b.ne	4086a4 <printf@plt+0x7154>  // b.any
  408758:	mov	w2, w24
  40875c:	mov	w1, w21
  408760:	mov	x0, x20
  408764:	bl	408480 <printf@plt+0x6f30>
  408768:	cbnz	w0, 4086a4 <printf@plt+0x7154>
  40876c:	sub	w21, w21, #0x1
  408770:	sub	x22, x22, #0x8
  408774:	cmn	w21, #0x1
  408778:	b.ne	40873c <printf@plt+0x71ec>  // b.any
  40877c:	b	4086a4 <printf@plt+0x7154>
  408780:	add	w25, w25, #0x1
  408784:	add	w26, w26, #0x1
  408788:	add	x23, x23, #0x8
  40878c:	ldr	w0, [x20]
  408790:	cmp	w0, w25
  408794:	b.le	4087b0 <printf@plt+0x7260>
  408798:	ldr	w0, [x20, #4]
  40879c:	tbnz	w0, #31, 408780 <printf@plt+0x7230>
  4087a0:	add	x27, x23, #0x8
  4087a4:	mov	x19, #0x0                   	// #0
  4087a8:	add	w28, w25, #0x1
  4087ac:	b	4086dc <printf@plt+0x718c>
  4087b0:	ldp	x25, x26, [sp, #64]
  4087b4:	ldp	x27, x28, [sp, #80]
  4087b8:	ldr	x19, [x20, #16]
  4087bc:	cbz	x19, 4088ac <printf@plt+0x735c>
  4087c0:	mov	w23, #0x1                   	// #1
  4087c4:	b	40888c <printf@plt+0x733c>
  4087c8:	ldr	w1, [x19, #8]
  4087cc:	cmp	w1, w21
  4087d0:	ccmp	w2, w21, #0x4, ne  // ne = any
  4087d4:	ldr	x1, [x0]
  4087d8:	ldr	x2, [x1, #88]
  4087dc:	cset	w1, eq  // eq = none
  4087e0:	blr	x2
  4087e4:	b	408838 <printf@plt+0x72e8>
  4087e8:	ldr	x2, [x0]
  4087ec:	ldr	x2, [x2, #96]
  4087f0:	blr	x2
  4087f4:	add	w21, w21, #0x1
  4087f8:	ldr	w2, [x19, #12]
  4087fc:	add	x22, x22, #0x8
  408800:	cmp	w2, w21
  408804:	b.lt	408884 <printf@plt+0x7334>  // b.tstop
  408808:	ldr	w1, [x19, #16]
  40880c:	cmp	w1, #0x0
  408810:	b.le	408838 <printf@plt+0x72e8>
  408814:	ldr	x0, [x20, #56]
  408818:	ldr	x0, [x0, x22]
  40881c:	add	x0, x0, w1, sxtw #3
  408820:	ldur	x0, [x0, #-8]
  408824:	cbz	x0, 408838 <printf@plt+0x72e8>
  408828:	sub	w1, w1, #0x1
  40882c:	ldr	w3, [x0, #44]
  408830:	cmp	w3, w1
  408834:	b.eq	4087c8 <printf@plt+0x7278>  // b.none
  408838:	ldr	w1, [x19, #16]
  40883c:	ldr	w0, [x20, #4]
  408840:	cmp	w1, w0
  408844:	b.ge	4087f4 <printf@plt+0x72a4>  // b.tcont
  408848:	ldr	x0, [x20, #56]
  40884c:	ldr	x0, [x0, x22]
  408850:	ldr	x0, [x0, w1, sxtw #3]
  408854:	cbz	x0, 4087f4 <printf@plt+0x72a4>
  408858:	ldr	w2, [x0, #40]
  40885c:	cmp	w1, w2
  408860:	b.ne	4087f4 <printf@plt+0x72a4>  // b.any
  408864:	ldr	w2, [x19, #8]
  408868:	mov	w1, w23
  40886c:	cmp	w2, w21
  408870:	b.eq	4087e8 <printf@plt+0x7298>  // b.none
  408874:	ldr	w1, [x19, #12]
  408878:	cmp	w1, w21
  40887c:	cset	w1, eq  // eq = none
  408880:	b	4087e8 <printf@plt+0x7298>
  408884:	ldr	x19, [x19]
  408888:	cbz	x19, 4088ac <printf@plt+0x735c>
  40888c:	ldrb	w0, [x19, #20]
  408890:	cbz	w0, 408884 <printf@plt+0x7334>
  408894:	ldr	w21, [x19, #8]
  408898:	ldr	w2, [x19, #12]
  40889c:	cmp	w21, w2
  4088a0:	b.gt	408884 <printf@plt+0x7334>
  4088a4:	sbfiz	x22, x21, #3, #32
  4088a8:	b	408808 <printf@plt+0x72b8>
  4088ac:	ldp	x19, x20, [sp, #16]
  4088b0:	ldp	x21, x22, [sp, #32]
  4088b4:	ldp	x23, x24, [sp, #48]
  4088b8:	ldp	x29, x30, [sp], #96
  4088bc:	ret
  4088c0:	stp	x29, x30, [sp, #-32]!
  4088c4:	mov	x29, sp
  4088c8:	stp	x19, x20, [sp, #16]
  4088cc:	mov	x20, x0
  4088d0:	mov	w19, w1
  4088d4:	tbnz	w1, #31, 4088e4 <printf@plt+0x7394>
  4088d8:	ldr	w0, [x0]
  4088dc:	cmp	w0, w1
  4088e0:	b.gt	4088f4 <printf@plt+0x73a4>
  4088e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  4088e8:	add	x1, x1, #0xfe0
  4088ec:	mov	w0, #0xa8e                 	// #2702
  4088f0:	bl	40eb6c <printf@plt+0xd61c>
  4088f4:	ldr	w1, [x20, #4]
  4088f8:	cmp	w1, #0x0
  4088fc:	b.le	408948 <printf@plt+0x73f8>
  408900:	ldr	x0, [x20, #56]
  408904:	ldr	x3, [x0, w19, sxtw #3]
  408908:	mov	x0, #0x0                   	// #0
  40890c:	b	40891c <printf@plt+0x73cc>
  408910:	add	x0, x0, #0x1
  408914:	cmp	w1, w0
  408918:	b.le	408938 <printf@plt+0x73e8>
  40891c:	ldr	x2, [x3, x0, lsl #3]
  408920:	cbz	x2, 408910 <printf@plt+0x73c0>
  408924:	ldr	w2, [x2, #32]
  408928:	cmp	w2, w19
  40892c:	b.eq	408910 <printf@plt+0x73c0>  // b.none
  408930:	mov	w0, #0x0                   	// #0
  408934:	b	40893c <printf@plt+0x73ec>
  408938:	mov	w0, #0x1                   	// #1
  40893c:	ldp	x19, x20, [sp, #16]
  408940:	ldp	x29, x30, [sp], #32
  408944:	ret
  408948:	mov	w0, #0x1                   	// #1
  40894c:	b	40893c <printf@plt+0x73ec>
  408950:	stp	x29, x30, [sp, #-32]!
  408954:	mov	x29, sp
  408958:	stp	x19, x20, [sp, #16]
  40895c:	mov	x20, x0
  408960:	mov	w19, w1
  408964:	tbnz	w1, #31, 408974 <printf@plt+0x7424>
  408968:	ldr	w0, [x0]
  40896c:	cmp	w0, w1
  408970:	b.gt	408984 <printf@plt+0x7434>
  408974:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  408978:	add	x1, x1, #0xfe0
  40897c:	mov	w0, #0xa97                 	// #2711
  408980:	bl	40eb6c <printf@plt+0xd61c>
  408984:	ldr	w1, [x20, #4]
  408988:	cmp	w1, #0x0
  40898c:	b.le	4089d8 <printf@plt+0x7488>
  408990:	ldr	x0, [x20, #56]
  408994:	ldr	x3, [x0, w19, sxtw #3]
  408998:	mov	x0, #0x0                   	// #0
  40899c:	b	4089ac <printf@plt+0x745c>
  4089a0:	add	x0, x0, #0x1
  4089a4:	cmp	w1, w0
  4089a8:	b.le	4089c8 <printf@plt+0x7478>
  4089ac:	ldr	x2, [x3, x0, lsl #3]
  4089b0:	cbz	x2, 4089a0 <printf@plt+0x7450>
  4089b4:	ldr	w2, [x2, #36]
  4089b8:	cmp	w2, w19
  4089bc:	b.eq	4089a0 <printf@plt+0x7450>  // b.none
  4089c0:	mov	w0, #0x0                   	// #0
  4089c4:	b	4089cc <printf@plt+0x747c>
  4089c8:	mov	w0, #0x1                   	// #1
  4089cc:	ldp	x19, x20, [sp, #16]
  4089d0:	ldp	x29, x30, [sp], #32
  4089d4:	ret
  4089d8:	mov	w0, #0x1                   	// #1
  4089dc:	b	4089cc <printf@plt+0x747c>
  4089e0:	ldr	w0, [x0]
  4089e4:	ret
  4089e8:	cbz	x0, 408b50 <printf@plt+0x7600>
  4089ec:	stp	x29, x30, [sp, #-96]!
  4089f0:	mov	x29, sp
  4089f4:	stp	x19, x20, [sp, #16]
  4089f8:	stp	x21, x22, [sp, #32]
  4089fc:	stp	x23, x24, [sp, #48]
  408a00:	stp	x25, x26, [sp, #64]
  408a04:	mov	x6, x0
  408a08:	mov	x21, x1
  408a0c:	mov	x22, x2
  408a10:	mov	x23, x3
  408a14:	mov	x24, x4
  408a18:	mov	x25, x5
  408a1c:	mov	x19, x0
  408a20:	ldrb	w0, [x19], #1
  408a24:	cbz	w0, 408b38 <printf@plt+0x75e8>
  408a28:	stp	x27, x28, [sp, #80]
  408a2c:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  408a30:	adrp	x26, 411000 <_ZdlPvm@@Base+0x8c0>
  408a34:	add	x26, x26, #0xfe0
  408a38:	mov	w28, #0xbc2                 	// #3010
  408a3c:	mov	w27, #0x25                  	// #37
  408a40:	b	408af8 <printf@plt+0x75a8>
  408a44:	cmp	w0, #0x25
  408a48:	b.ne	408acc <printf@plt+0x757c>  // b.any
  408a4c:	ldr	x1, [x20, #440]
  408a50:	mov	w0, w27
  408a54:	bl	401300 <putc@plt>
  408a58:	mov	x6, x19
  408a5c:	b	408aec <printf@plt+0x759c>
  408a60:	cmp	w0, #0x35
  408a64:	b.eq	408abc <printf@plt+0x756c>  // b.none
  408a68:	b.ls	408a84 <printf@plt+0x7534>  // b.plast
  408a6c:	sub	w0, w0, #0x36
  408a70:	and	w0, w0, #0xff
  408a74:	cmp	w0, #0x3
  408a78:	b.hi	408acc <printf@plt+0x757c>  // b.pmore
  408a7c:	mov	x6, x19
  408a80:	b	408aec <printf@plt+0x759c>
  408a84:	cmp	w0, #0x34
  408a88:	b.ne	408acc <printf@plt+0x757c>  // b.any
  408a8c:	mov	x0, x24
  408a90:	bl	4058a8 <printf@plt+0x4358>
  408a94:	mov	x6, x19
  408a98:	b	408aec <printf@plt+0x759c>
  408a9c:	mov	x0, x21
  408aa0:	bl	4058a8 <printf@plt+0x4358>
  408aa4:	mov	x6, x19
  408aa8:	b	408aec <printf@plt+0x759c>
  408aac:	mov	x0, x23
  408ab0:	bl	4058a8 <printf@plt+0x4358>
  408ab4:	mov	x6, x19
  408ab8:	b	408aec <printf@plt+0x759c>
  408abc:	mov	x0, x25
  408ac0:	bl	4058a8 <printf@plt+0x4358>
  408ac4:	mov	x6, x19
  408ac8:	b	408aec <printf@plt+0x759c>
  408acc:	mov	x1, x26
  408ad0:	mov	w0, w28
  408ad4:	bl	40eb6c <printf@plt+0xd61c>
  408ad8:	mov	x6, x19
  408adc:	b	408aec <printf@plt+0x759c>
  408ae0:	ldr	x1, [x20, #440]
  408ae4:	bl	401300 <putc@plt>
  408ae8:	mov	x6, x19
  408aec:	mov	x19, x6
  408af0:	ldrb	w0, [x19], #1
  408af4:	cbz	w0, 408b34 <printf@plt+0x75e4>
  408af8:	cmp	w0, #0x25
  408afc:	b.ne	408ae0 <printf@plt+0x7590>  // b.any
  408b00:	add	x19, x6, #0x2
  408b04:	ldrb	w0, [x6, #1]
  408b08:	cmp	w0, #0x33
  408b0c:	b.eq	408aac <printf@plt+0x755c>  // b.none
  408b10:	b.hi	408a60 <printf@plt+0x7510>  // b.pmore
  408b14:	cmp	w0, #0x31
  408b18:	b.eq	408a9c <printf@plt+0x754c>  // b.none
  408b1c:	cmp	w0, #0x32
  408b20:	b.ne	408a44 <printf@plt+0x74f4>  // b.any
  408b24:	mov	x0, x22
  408b28:	bl	4058a8 <printf@plt+0x4358>
  408b2c:	mov	x6, x19
  408b30:	b	408aec <printf@plt+0x759c>
  408b34:	ldp	x27, x28, [sp, #80]
  408b38:	ldp	x19, x20, [sp, #16]
  408b3c:	ldp	x21, x22, [sp, #32]
  408b40:	ldp	x23, x24, [sp, #48]
  408b44:	ldp	x25, x26, [sp, #64]
  408b48:	ldp	x29, x30, [sp], #96
  408b4c:	ret
  408b50:	ret
  408b54:	stp	x29, x30, [sp, #-96]!
  408b58:	mov	x29, sp
  408b5c:	str	x19, [sp, #16]
  408b60:	mov	x19, x0
  408b64:	ldr	w0, [x0, #32]
  408b68:	ldr	w1, [x19, #36]
  408b6c:	cmp	w0, w1
  408b70:	b.eq	408bdc <printf@plt+0x768c>  // b.none
  408b74:	ldr	x1, [x19, #56]
  408b78:	ldr	w1, [x1, #40]
  408b7c:	cmp	w1, #0x1
  408b80:	b.eq	408ba4 <printf@plt+0x7654>  // b.none
  408b84:	cmp	w1, #0x2
  408b88:	b.eq	408c60 <printf@plt+0x7710>  // b.none
  408b8c:	cbz	w1, 408be8 <printf@plt+0x7698>
  408b90:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  408b94:	add	x1, x1, #0xfe0
  408b98:	mov	w0, #0x1a8                 	// #424
  408b9c:	bl	40eb6c <printf@plt+0xd61c>
  408ba0:	b	408bdc <printf@plt+0x768c>
  408ba4:	add	x8, sp, #0x20
  408ba8:	bl	407ac8 <printf@plt+0x6578>
  408bac:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408bb0:	add	x2, x2, #0x1e8
  408bb4:	add	x2, x2, #0x138
  408bb8:	mov	x5, x2
  408bbc:	mov	x4, x2
  408bc0:	mov	x3, x2
  408bc4:	add	x1, sp, #0x20
  408bc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408bcc:	add	x0, x0, #0x290
  408bd0:	bl	4089e8 <printf@plt+0x7498>
  408bd4:	add	x0, sp, #0x20
  408bd8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408bdc:	ldr	x19, [sp, #16]
  408be0:	ldp	x29, x30, [sp], #96
  408be4:	ret
  408be8:	add	x8, sp, #0x30
  408bec:	bl	407ac8 <printf@plt+0x6578>
  408bf0:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408bf4:	add	x2, x2, #0x1e8
  408bf8:	add	x2, x2, #0x138
  408bfc:	mov	x5, x2
  408c00:	mov	x4, x2
  408c04:	mov	x3, x2
  408c08:	add	x1, sp, #0x30
  408c0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408c10:	add	x0, x0, #0x290
  408c14:	bl	4089e8 <printf@plt+0x7498>
  408c18:	add	x0, sp, #0x30
  408c1c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408c20:	add	x8, sp, #0x40
  408c24:	ldr	w0, [x19, #32]
  408c28:	bl	407ac8 <printf@plt+0x6578>
  408c2c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408c30:	add	x2, x2, #0x1e8
  408c34:	add	x2, x2, #0x138
  408c38:	mov	x5, x2
  408c3c:	mov	x4, x2
  408c40:	mov	x3, x2
  408c44:	add	x1, sp, #0x40
  408c48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408c4c:	add	x0, x0, #0x2a0
  408c50:	bl	4089e8 <printf@plt+0x7498>
  408c54:	add	x0, sp, #0x40
  408c58:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408c5c:	b	408bdc <printf@plt+0x768c>
  408c60:	add	x8, sp, #0x50
  408c64:	bl	407ac8 <printf@plt+0x6578>
  408c68:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408c6c:	add	x2, x2, #0x1e8
  408c70:	add	x2, x2, #0x138
  408c74:	mov	x5, x2
  408c78:	mov	x4, x2
  408c7c:	mov	x3, x2
  408c80:	add	x1, sp, #0x50
  408c84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408c88:	add	x0, x0, #0x2c0
  408c8c:	bl	4089e8 <printf@plt+0x7498>
  408c90:	add	x0, sp, #0x50
  408c94:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408c98:	b	408bdc <printf@plt+0x768c>
  408c9c:	mov	x19, x0
  408ca0:	add	x0, sp, #0x20
  408ca4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408ca8:	mov	x0, x19
  408cac:	bl	4014f0 <_Unwind_Resume@plt>
  408cb0:	mov	x19, x0
  408cb4:	add	x0, sp, #0x30
  408cb8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408cbc:	mov	x0, x19
  408cc0:	bl	4014f0 <_Unwind_Resume@plt>
  408cc4:	mov	x19, x0
  408cc8:	add	x0, sp, #0x40
  408ccc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408cd0:	mov	x0, x19
  408cd4:	bl	4014f0 <_Unwind_Resume@plt>
  408cd8:	mov	x19, x0
  408cdc:	add	x0, sp, #0x50
  408ce0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408ce4:	mov	x0, x19
  408ce8:	bl	4014f0 <_Unwind_Resume@plt>
  408cec:	stp	x29, x30, [sp, #-48]!
  408cf0:	mov	x29, sp
  408cf4:	add	x8, sp, #0x20
  408cf8:	ldr	w0, [x0, #44]
  408cfc:	bl	407b60 <printf@plt+0x6610>
  408d00:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408d04:	add	x2, x2, #0x1e8
  408d08:	add	x2, x2, #0x138
  408d0c:	mov	x5, x2
  408d10:	mov	x4, x2
  408d14:	mov	x3, x2
  408d18:	add	x1, sp, #0x20
  408d1c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408d20:	add	x0, x0, #0x2e8
  408d24:	bl	4089e8 <printf@plt+0x7498>
  408d28:	add	x0, sp, #0x20
  408d2c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408d30:	ldp	x29, x30, [sp], #48
  408d34:	ret
  408d38:	str	x19, [sp, #16]
  408d3c:	mov	x19, x0
  408d40:	add	x0, sp, #0x20
  408d44:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408d48:	mov	x0, x19
  408d4c:	bl	4014f0 <_Unwind_Resume@plt>
  408d50:	stp	x29, x30, [sp, #-48]!
  408d54:	mov	x29, sp
  408d58:	add	x8, sp, #0x20
  408d5c:	ldr	w0, [x0, #44]
  408d60:	bl	407b60 <printf@plt+0x6610>
  408d64:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408d68:	add	x2, x2, #0x1e8
  408d6c:	add	x2, x2, #0x138
  408d70:	mov	x5, x2
  408d74:	mov	x4, x2
  408d78:	mov	x3, x2
  408d7c:	add	x1, sp, #0x20
  408d80:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408d84:	add	x0, x0, #0x2e8
  408d88:	bl	4089e8 <printf@plt+0x7498>
  408d8c:	add	x0, sp, #0x20
  408d90:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408d94:	ldp	x29, x30, [sp], #48
  408d98:	ret
  408d9c:	str	x19, [sp, #16]
  408da0:	mov	x19, x0
  408da4:	add	x0, sp, #0x20
  408da8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408dac:	mov	x0, x19
  408db0:	bl	4014f0 <_Unwind_Resume@plt>
  408db4:	stp	x29, x30, [sp, #-48]!
  408db8:	mov	x29, sp
  408dbc:	add	x8, sp, #0x20
  408dc0:	ldr	w0, [x0, #44]
  408dc4:	bl	407b60 <printf@plt+0x6610>
  408dc8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408dcc:	add	x2, x2, #0x1e8
  408dd0:	add	x2, x2, #0x138
  408dd4:	mov	x5, x2
  408dd8:	mov	x4, x2
  408ddc:	mov	x3, x2
  408de0:	add	x1, sp, #0x20
  408de4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408de8:	add	x0, x0, #0x2e8
  408dec:	bl	4089e8 <printf@plt+0x7498>
  408df0:	add	x0, sp, #0x20
  408df4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408df8:	ldp	x29, x30, [sp], #48
  408dfc:	ret
  408e00:	str	x19, [sp, #16]
  408e04:	mov	x19, x0
  408e08:	add	x0, sp, #0x20
  408e0c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408e10:	mov	x0, x19
  408e14:	bl	4014f0 <_Unwind_Resume@plt>
  408e18:	stp	x29, x30, [sp, #-48]!
  408e1c:	mov	x29, sp
  408e20:	add	x8, sp, #0x20
  408e24:	ldr	w0, [x0, #44]
  408e28:	bl	407b60 <printf@plt+0x6610>
  408e2c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408e30:	add	x2, x2, #0x1e8
  408e34:	add	x2, x2, #0x138
  408e38:	mov	x5, x2
  408e3c:	mov	x4, x2
  408e40:	mov	x3, x2
  408e44:	add	x1, sp, #0x20
  408e48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408e4c:	add	x0, x0, #0x2e8
  408e50:	bl	4089e8 <printf@plt+0x7498>
  408e54:	add	x0, sp, #0x20
  408e58:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408e5c:	ldp	x29, x30, [sp], #48
  408e60:	ret
  408e64:	str	x19, [sp, #16]
  408e68:	mov	x19, x0
  408e6c:	add	x0, sp, #0x20
  408e70:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408e74:	mov	x0, x19
  408e78:	bl	4014f0 <_Unwind_Resume@plt>
  408e7c:	stp	x29, x30, [sp, #-128]!
  408e80:	mov	x29, sp
  408e84:	str	x19, [sp, #16]
  408e88:	mov	x19, x0
  408e8c:	ldr	w0, [x0, #32]
  408e90:	ldr	w1, [x19, #36]
  408e94:	cmp	w0, w1
  408e98:	b.eq	408f04 <printf@plt+0x79b4>  // b.none
  408e9c:	ldr	x1, [x19, #56]
  408ea0:	ldr	w1, [x1, #40]
  408ea4:	cmp	w1, #0x1
  408ea8:	b.eq	408ecc <printf@plt+0x797c>  // b.none
  408eac:	cmp	w1, #0x2
  408eb0:	b.eq	408fac <printf@plt+0x7a5c>  // b.none
  408eb4:	cbz	w1, 408f1c <printf@plt+0x79cc>
  408eb8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  408ebc:	add	x1, x1, #0xfe0
  408ec0:	mov	w0, #0x296                 	// #662
  408ec4:	bl	40eb6c <printf@plt+0xd61c>
  408ec8:	b	408f04 <printf@plt+0x79b4>
  408ecc:	add	x8, sp, #0x20
  408ed0:	bl	407ac8 <printf@plt+0x6578>
  408ed4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408ed8:	add	x2, x2, #0x1e8
  408edc:	add	x2, x2, #0x138
  408ee0:	mov	x5, x2
  408ee4:	mov	x4, x2
  408ee8:	mov	x3, x2
  408eec:	add	x1, sp, #0x20
  408ef0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408ef4:	add	x0, x0, #0x290
  408ef8:	bl	4089e8 <printf@plt+0x7498>
  408efc:	add	x0, sp, #0x20
  408f00:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408f04:	ldr	x0, [x19, #56]
  408f08:	ldrb	w0, [x0, #45]
  408f0c:	cbnz	w0, 409000 <printf@plt+0x7ab0>
  408f10:	ldr	x19, [sp, #16]
  408f14:	ldp	x29, x30, [sp], #128
  408f18:	ret
  408f1c:	add	x8, sp, #0x30
  408f20:	bl	407ac8 <printf@plt+0x6578>
  408f24:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408f28:	add	x2, x2, #0x1e8
  408f2c:	add	x2, x2, #0x138
  408f30:	mov	x5, x2
  408f34:	mov	x4, x2
  408f38:	mov	x3, x2
  408f3c:	add	x1, sp, #0x30
  408f40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408f44:	add	x0, x0, #0x290
  408f48:	bl	4089e8 <printf@plt+0x7498>
  408f4c:	add	x0, sp, #0x30
  408f50:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408f54:	add	x8, sp, #0x40
  408f58:	ldr	w0, [x19, #32]
  408f5c:	bl	407ac8 <printf@plt+0x6578>
  408f60:	add	x8, sp, #0x50
  408f64:	ldr	w1, [x19, #40]
  408f68:	ldr	w0, [x19, #32]
  408f6c:	bl	4077dc <printf@plt+0x628c>
  408f70:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408f74:	add	x3, x3, #0x1e8
  408f78:	add	x3, x3, #0x138
  408f7c:	mov	x5, x3
  408f80:	mov	x4, x3
  408f84:	add	x2, sp, #0x50
  408f88:	add	x1, sp, #0x40
  408f8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408f90:	add	x0, x0, #0x2f8
  408f94:	bl	4089e8 <printf@plt+0x7498>
  408f98:	add	x0, sp, #0x50
  408f9c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408fa0:	add	x0, sp, #0x40
  408fa4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408fa8:	b	408f04 <printf@plt+0x79b4>
  408fac:	add	x8, sp, #0x60
  408fb0:	bl	407ac8 <printf@plt+0x6578>
  408fb4:	add	x8, sp, #0x70
  408fb8:	ldr	w1, [x19, #40]
  408fbc:	ldr	w0, [x19, #32]
  408fc0:	bl	4077dc <printf@plt+0x628c>
  408fc4:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  408fc8:	add	x3, x3, #0x1e8
  408fcc:	add	x3, x3, #0x138
  408fd0:	mov	x5, x3
  408fd4:	mov	x4, x3
  408fd8:	add	x2, sp, #0x70
  408fdc:	add	x1, sp, #0x60
  408fe0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  408fe4:	add	x0, x0, #0x320
  408fe8:	bl	4089e8 <printf@plt+0x7498>
  408fec:	add	x0, sp, #0x70
  408ff0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408ff4:	add	x0, sp, #0x60
  408ff8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  408ffc:	b	408f04 <printf@plt+0x79b4>
  409000:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409004:	ldr	x3, [x0, #440]
  409008:	mov	x2, #0x9                   	// #9
  40900c:	mov	x1, #0x1                   	// #1
  409010:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409014:	add	x0, x0, #0x348
  409018:	bl	4014e0 <fwrite@plt>
  40901c:	b	408f10 <printf@plt+0x79c0>
  409020:	mov	x19, x0
  409024:	add	x0, sp, #0x20
  409028:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40902c:	mov	x0, x19
  409030:	bl	4014f0 <_Unwind_Resume@plt>
  409034:	mov	x19, x0
  409038:	add	x0, sp, #0x30
  40903c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409040:	mov	x0, x19
  409044:	bl	4014f0 <_Unwind_Resume@plt>
  409048:	mov	x19, x0
  40904c:	add	x0, sp, #0x50
  409050:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409054:	add	x0, sp, #0x40
  409058:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40905c:	mov	x0, x19
  409060:	bl	4014f0 <_Unwind_Resume@plt>
  409064:	mov	x19, x0
  409068:	b	409054 <printf@plt+0x7b04>
  40906c:	mov	x19, x0
  409070:	add	x0, sp, #0x70
  409074:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409078:	add	x0, sp, #0x60
  40907c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409080:	mov	x0, x19
  409084:	bl	4014f0 <_Unwind_Resume@plt>
  409088:	mov	x19, x0
  40908c:	b	409078 <printf@plt+0x7b28>
  409090:	stp	x29, x30, [sp, #-64]!
  409094:	mov	x29, sp
  409098:	str	x19, [sp, #16]
  40909c:	mov	x19, x0
  4090a0:	add	x8, sp, #0x20
  4090a4:	ldr	w0, [x0, #32]
  4090a8:	bl	407ac8 <printf@plt+0x6578>
  4090ac:	add	x8, sp, #0x30
  4090b0:	ldr	w1, [x19, #40]
  4090b4:	ldr	w0, [x19, #32]
  4090b8:	bl	4077dc <printf@plt+0x628c>
  4090bc:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4090c0:	add	x3, x3, #0x1e8
  4090c4:	add	x3, x3, #0x138
  4090c8:	mov	x5, x3
  4090cc:	mov	x4, x3
  4090d0:	add	x2, sp, #0x30
  4090d4:	add	x1, sp, #0x20
  4090d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4090dc:	add	x0, x0, #0x358
  4090e0:	bl	4089e8 <printf@plt+0x7498>
  4090e4:	add	x0, sp, #0x30
  4090e8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4090ec:	add	x0, sp, #0x20
  4090f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4090f4:	ldr	x19, [sp, #16]
  4090f8:	ldp	x29, x30, [sp], #64
  4090fc:	ret
  409100:	mov	x19, x0
  409104:	add	x0, sp, #0x30
  409108:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40910c:	add	x0, sp, #0x20
  409110:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409114:	mov	x0, x19
  409118:	bl	4014f0 <_Unwind_Resume@plt>
  40911c:	mov	x19, x0
  409120:	b	40910c <printf@plt+0x7bbc>
  409124:	stp	x29, x30, [sp, #-64]!
  409128:	mov	x29, sp
  40912c:	str	x19, [sp, #16]
  409130:	mov	x19, x0
  409134:	add	x8, sp, #0x20
  409138:	ldr	w0, [x0, #40]
  40913c:	bl	407b14 <printf@plt+0x65c4>
  409140:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409144:	add	x2, x2, #0x1e8
  409148:	add	x2, x2, #0x138
  40914c:	mov	x5, x2
  409150:	mov	x4, x2
  409154:	mov	x3, x2
  409158:	add	x1, sp, #0x20
  40915c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409160:	add	x0, x0, #0x380
  409164:	bl	4089e8 <printf@plt+0x7498>
  409168:	add	x0, sp, #0x20
  40916c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409170:	add	x8, sp, #0x30
  409174:	ldr	w1, [x19, #40]
  409178:	ldr	w0, [x19, #32]
  40917c:	bl	40778c <printf@plt+0x623c>
  409180:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409184:	add	x2, x2, #0x1e8
  409188:	add	x2, x2, #0x138
  40918c:	mov	x5, x2
  409190:	mov	x4, x2
  409194:	mov	x3, x2
  409198:	add	x1, sp, #0x30
  40919c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4091a0:	add	x0, x0, #0x390
  4091a4:	bl	4089e8 <printf@plt+0x7498>
  4091a8:	add	x0, sp, #0x30
  4091ac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4091b0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4091b4:	ldr	x3, [x0, #440]
  4091b8:	mov	x2, #0x4                   	// #4
  4091bc:	mov	x1, #0x1                   	// #1
  4091c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4091c4:	add	x0, x0, #0x398
  4091c8:	bl	4014e0 <fwrite@plt>
  4091cc:	ldr	x19, [sp, #16]
  4091d0:	ldp	x29, x30, [sp], #64
  4091d4:	ret
  4091d8:	mov	x19, x0
  4091dc:	add	x0, sp, #0x20
  4091e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4091e4:	mov	x0, x19
  4091e8:	bl	4014f0 <_Unwind_Resume@plt>
  4091ec:	mov	x19, x0
  4091f0:	add	x0, sp, #0x30
  4091f4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4091f8:	mov	x0, x19
  4091fc:	bl	4014f0 <_Unwind_Resume@plt>
  409200:	stp	x29, x30, [sp, #-96]!
  409204:	mov	x29, sp
  409208:	str	x19, [sp, #16]
  40920c:	mov	x19, x0
  409210:	add	x8, sp, #0x20
  409214:	ldr	w0, [x0, #40]
  409218:	bl	407b14 <printf@plt+0x65c4>
  40921c:	add	x8, sp, #0x30
  409220:	ldr	w1, [x19, #44]
  409224:	ldr	w0, [x19, #40]
  409228:	bl	40782c <printf@plt+0x62dc>
  40922c:	add	x8, sp, #0x40
  409230:	ldr	w1, [x19, #40]
  409234:	ldr	w0, [x19, #32]
  409238:	bl	407740 <printf@plt+0x61f0>
  40923c:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409240:	add	x4, x4, #0x1e8
  409244:	add	x4, x4, #0x138
  409248:	mov	x5, x4
  40924c:	add	x3, sp, #0x40
  409250:	add	x2, sp, #0x30
  409254:	add	x1, sp, #0x20
  409258:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40925c:	add	x0, x0, #0x3a0
  409260:	bl	4089e8 <printf@plt+0x7498>
  409264:	add	x0, sp, #0x40
  409268:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40926c:	add	x0, sp, #0x30
  409270:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409274:	add	x0, sp, #0x20
  409278:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40927c:	add	x8, sp, #0x50
  409280:	ldr	w1, [x19, #40]
  409284:	ldr	w0, [x19, #32]
  409288:	bl	40778c <printf@plt+0x623c>
  40928c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409290:	add	x2, x2, #0x1e8
  409294:	add	x2, x2, #0x138
  409298:	mov	x5, x2
  40929c:	mov	x4, x2
  4092a0:	mov	x3, x2
  4092a4:	add	x1, sp, #0x50
  4092a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4092ac:	add	x0, x0, #0x390
  4092b0:	bl	4089e8 <printf@plt+0x7498>
  4092b4:	add	x0, sp, #0x50
  4092b8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4092bc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4092c0:	ldr	x3, [x0, #440]
  4092c4:	mov	x2, #0x4                   	// #4
  4092c8:	mov	x1, #0x1                   	// #1
  4092cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4092d0:	add	x0, x0, #0x398
  4092d4:	bl	4014e0 <fwrite@plt>
  4092d8:	ldr	x19, [sp, #16]
  4092dc:	ldp	x29, x30, [sp], #96
  4092e0:	ret
  4092e4:	mov	x19, x0
  4092e8:	add	x0, sp, #0x40
  4092ec:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4092f0:	add	x0, sp, #0x30
  4092f4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4092f8:	add	x0, sp, #0x20
  4092fc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409300:	mov	x0, x19
  409304:	bl	4014f0 <_Unwind_Resume@plt>
  409308:	mov	x19, x0
  40930c:	b	4092f0 <printf@plt+0x7da0>
  409310:	mov	x19, x0
  409314:	b	4092f8 <printf@plt+0x7da8>
  409318:	mov	x19, x0
  40931c:	add	x0, sp, #0x50
  409320:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409324:	mov	x0, x19
  409328:	bl	4014f0 <_Unwind_Resume@plt>
  40932c:	stp	x29, x30, [sp, #-96]!
  409330:	mov	x29, sp
  409334:	str	x19, [sp, #16]
  409338:	mov	x19, x0
  40933c:	add	x8, sp, #0x20
  409340:	ldr	w0, [x0, #40]
  409344:	bl	407b14 <printf@plt+0x65c4>
  409348:	add	x8, sp, #0x30
  40934c:	ldr	w1, [x19, #44]
  409350:	ldr	w0, [x19, #40]
  409354:	bl	40782c <printf@plt+0x62dc>
  409358:	add	x8, sp, #0x40
  40935c:	ldr	w1, [x19, #40]
  409360:	ldr	w0, [x19, #32]
  409364:	bl	407740 <printf@plt+0x61f0>
  409368:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40936c:	add	x4, x4, #0x1e8
  409370:	add	x4, x4, #0x138
  409374:	mov	x5, x4
  409378:	add	x3, sp, #0x40
  40937c:	add	x2, sp, #0x30
  409380:	add	x1, sp, #0x20
  409384:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409388:	add	x0, x0, #0x3c0
  40938c:	bl	4089e8 <printf@plt+0x7498>
  409390:	add	x0, sp, #0x40
  409394:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409398:	add	x0, sp, #0x30
  40939c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4093a0:	add	x0, sp, #0x20
  4093a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4093a8:	add	x8, sp, #0x50
  4093ac:	ldr	w1, [x19, #40]
  4093b0:	ldr	w0, [x19, #32]
  4093b4:	bl	40778c <printf@plt+0x623c>
  4093b8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4093bc:	add	x2, x2, #0x1e8
  4093c0:	add	x2, x2, #0x138
  4093c4:	mov	x5, x2
  4093c8:	mov	x4, x2
  4093cc:	mov	x3, x2
  4093d0:	add	x1, sp, #0x50
  4093d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4093d8:	add	x0, x0, #0x390
  4093dc:	bl	4089e8 <printf@plt+0x7498>
  4093e0:	add	x0, sp, #0x50
  4093e4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4093e8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4093ec:	ldr	x3, [x0, #440]
  4093f0:	mov	x2, #0x4                   	// #4
  4093f4:	mov	x1, #0x1                   	// #1
  4093f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4093fc:	add	x0, x0, #0x398
  409400:	bl	4014e0 <fwrite@plt>
  409404:	ldr	x19, [sp, #16]
  409408:	ldp	x29, x30, [sp], #96
  40940c:	ret
  409410:	mov	x19, x0
  409414:	add	x0, sp, #0x40
  409418:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40941c:	add	x0, sp, #0x30
  409420:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409424:	add	x0, sp, #0x20
  409428:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40942c:	mov	x0, x19
  409430:	bl	4014f0 <_Unwind_Resume@plt>
  409434:	mov	x19, x0
  409438:	b	40941c <printf@plt+0x7ecc>
  40943c:	mov	x19, x0
  409440:	b	409424 <printf@plt+0x7ed4>
  409444:	mov	x19, x0
  409448:	add	x0, sp, #0x50
  40944c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409450:	mov	x0, x19
  409454:	bl	4014f0 <_Unwind_Resume@plt>
  409458:	stp	x29, x30, [sp, #-96]!
  40945c:	mov	x29, sp
  409460:	str	x19, [sp, #16]
  409464:	mov	x19, x0
  409468:	add	x8, sp, #0x20
  40946c:	ldr	w0, [x0, #40]
  409470:	bl	407b14 <printf@plt+0x65c4>
  409474:	add	x8, sp, #0x30
  409478:	ldr	w1, [x19, #44]
  40947c:	ldr	w0, [x19, #40]
  409480:	bl	40782c <printf@plt+0x62dc>
  409484:	add	x8, sp, #0x40
  409488:	ldr	w1, [x19, #44]
  40948c:	ldr	w0, [x19, #40]
  409490:	bl	4079e8 <printf@plt+0x6498>
  409494:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409498:	add	x4, x4, #0x1e8
  40949c:	add	x4, x4, #0x138
  4094a0:	mov	x5, x4
  4094a4:	add	x3, sp, #0x40
  4094a8:	add	x2, sp, #0x30
  4094ac:	add	x1, sp, #0x20
  4094b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4094b4:	add	x0, x0, #0x3c0
  4094b8:	bl	4089e8 <printf@plt+0x7498>
  4094bc:	add	x0, sp, #0x40
  4094c0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4094c4:	add	x0, sp, #0x30
  4094c8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4094cc:	add	x0, sp, #0x20
  4094d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4094d4:	add	x8, sp, #0x50
  4094d8:	ldr	w1, [x19, #40]
  4094dc:	ldr	w0, [x19, #32]
  4094e0:	bl	40778c <printf@plt+0x623c>
  4094e4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4094e8:	add	x2, x2, #0x1e8
  4094ec:	add	x2, x2, #0x138
  4094f0:	mov	x5, x2
  4094f4:	mov	x4, x2
  4094f8:	mov	x3, x2
  4094fc:	add	x1, sp, #0x50
  409500:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409504:	add	x0, x0, #0x390
  409508:	bl	4089e8 <printf@plt+0x7498>
  40950c:	add	x0, sp, #0x50
  409510:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409514:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409518:	ldr	x3, [x0, #440]
  40951c:	mov	x2, #0x4                   	// #4
  409520:	mov	x1, #0x1                   	// #1
  409524:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409528:	add	x0, x0, #0x398
  40952c:	bl	4014e0 <fwrite@plt>
  409530:	ldr	x19, [sp, #16]
  409534:	ldp	x29, x30, [sp], #96
  409538:	ret
  40953c:	mov	x19, x0
  409540:	add	x0, sp, #0x40
  409544:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409548:	add	x0, sp, #0x30
  40954c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409550:	add	x0, sp, #0x20
  409554:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409558:	mov	x0, x19
  40955c:	bl	4014f0 <_Unwind_Resume@plt>
  409560:	mov	x19, x0
  409564:	b	409548 <printf@plt+0x7ff8>
  409568:	mov	x19, x0
  40956c:	b	409550 <printf@plt+0x8000>
  409570:	mov	x19, x0
  409574:	add	x0, sp, #0x50
  409578:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40957c:	mov	x0, x19
  409580:	bl	4014f0 <_Unwind_Resume@plt>
  409584:	stp	x29, x30, [sp, #-80]!
  409588:	mov	x29, sp
  40958c:	stp	x19, x20, [sp, #16]
  409590:	mov	x19, x0
  409594:	mov	w20, w1
  409598:	add	x8, sp, #0x30
  40959c:	ldr	w0, [x0, #40]
  4095a0:	bl	407bac <printf@plt+0x665c>
  4095a4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4095a8:	add	x2, x2, #0x1e8
  4095ac:	add	x2, x2, #0x138
  4095b0:	mov	x5, x2
  4095b4:	mov	x4, x2
  4095b8:	mov	x3, x2
  4095bc:	add	x1, sp, #0x30
  4095c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4095c4:	add	x0, x0, #0x3f0
  4095c8:	bl	4089e8 <printf@plt+0x7498>
  4095cc:	add	x0, sp, #0x30
  4095d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4095d4:	ldrb	w1, [x19, #65]
  4095d8:	cbz	w1, 409628 <printf@plt+0x80d8>
  4095dc:	str	x21, [sp, #32]
  4095e0:	adrp	x4, 412000 <_ZdlPvm@@Base+0x18c0>
  4095e4:	add	x4, x4, #0x3e8
  4095e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4095ec:	add	x0, x0, #0xd28
  4095f0:	cmp	w1, #0x1
  4095f4:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  4095f8:	ldr	x3, [x21, #440]
  4095fc:	mov	x2, #0x1                   	// #1
  409600:	mov	x1, x2
  409604:	csel	x0, x0, x4, eq  // eq = none
  409608:	bl	4014e0 <fwrite@plt>
  40960c:	ldr	x3, [x21, #440]
  409610:	mov	x2, #0x2                   	// #2
  409614:	mov	x1, #0x1                   	// #1
  409618:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40961c:	add	x0, x0, #0x400
  409620:	bl	4014e0 <fwrite@plt>
  409624:	ldr	x21, [sp, #32]
  409628:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40962c:	ldr	x1, [x0, #440]
  409630:	mov	w0, #0x27                  	// #39
  409634:	bl	4013d0 <fputc@plt>
  409638:	cbz	w20, 409678 <printf@plt+0x8128>
  40963c:	ldr	w0, [x19, #44]
  409640:	add	x8, sp, #0x40
  409644:	add	w0, w0, #0x1
  409648:	bl	407bac <printf@plt+0x665c>
  40964c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409650:	add	x2, x2, #0x1e8
  409654:	add	x2, x2, #0x138
  409658:	mov	x5, x2
  40965c:	mov	x4, x2
  409660:	mov	x3, x2
  409664:	add	x1, sp, #0x40
  409668:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40966c:	add	x0, x0, #0x418
  409670:	bl	4089e8 <printf@plt+0x7498>
  409674:	b	409698 <printf@plt+0x8148>
  409678:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40967c:	ldr	x3, [x0, #440]
  409680:	mov	x2, #0x9                   	// #9
  409684:	mov	x1, #0x1                   	// #1
  409688:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40968c:	add	x0, x0, #0x408
  409690:	bl	4014e0 <fwrite@plt>
  409694:	b	40963c <printf@plt+0x80ec>
  409698:	add	x0, sp, #0x40
  40969c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4096a0:	ldrb	w0, [x19, #64]
  4096a4:	cbz	w0, 4096f0 <printf@plt+0x81a0>
  4096a8:	ldrb	w1, [x19, #65]
  4096ac:	adrp	x4, 411000 <_ZdlPvm@@Base+0x8c0>
  4096b0:	add	x4, x4, #0xd28
  4096b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4096b8:	add	x0, x0, #0x3e8
  4096bc:	cmp	w1, #0x1
  4096c0:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  4096c4:	ldr	x3, [x19, #440]
  4096c8:	mov	x2, #0x1                   	// #1
  4096cc:	mov	x1, x2
  4096d0:	csel	x0, x0, x4, eq  // eq = none
  4096d4:	bl	4014e0 <fwrite@plt>
  4096d8:	ldr	x3, [x19, #440]
  4096dc:	mov	x2, #0x2                   	// #2
  4096e0:	mov	x1, #0x1                   	// #1
  4096e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4096e8:	add	x0, x0, #0x400
  4096ec:	bl	4014e0 <fwrite@plt>
  4096f0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4096f4:	ldr	x3, [x0, #440]
  4096f8:	mov	x2, #0x5                   	// #5
  4096fc:	mov	x1, #0x1                   	// #1
  409700:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409704:	add	x0, x0, #0x438
  409708:	bl	4014e0 <fwrite@plt>
  40970c:	cbz	w20, 40971c <printf@plt+0x81cc>
  409710:	ldp	x19, x20, [sp, #16]
  409714:	ldp	x29, x30, [sp], #80
  409718:	ret
  40971c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409720:	ldr	x3, [x0, #440]
  409724:	mov	x2, #0x8                   	// #8
  409728:	mov	x1, #0x1                   	// #1
  40972c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409730:	add	x0, x0, #0x440
  409734:	bl	4014e0 <fwrite@plt>
  409738:	b	409710 <printf@plt+0x81c0>
  40973c:	str	x21, [sp, #32]
  409740:	mov	x19, x0
  409744:	add	x0, sp, #0x30
  409748:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40974c:	mov	x0, x19
  409750:	bl	4014f0 <_Unwind_Resume@plt>
  409754:	str	x21, [sp, #32]
  409758:	mov	x19, x0
  40975c:	add	x0, sp, #0x40
  409760:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409764:	mov	x0, x19
  409768:	bl	4014f0 <_Unwind_Resume@plt>
  40976c:	stp	x29, x30, [sp, #-96]!
  409770:	mov	x29, sp
  409774:	stp	x19, x20, [sp, #16]
  409778:	mov	x19, x0
  40977c:	mov	w20, w1
  409780:	cbz	w1, 4097bc <printf@plt+0x826c>
  409784:	add	x8, sp, #0x30
  409788:	ldr	w0, [x19, #40]
  40978c:	bl	407bac <printf@plt+0x665c>
  409790:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409794:	add	x2, x2, #0x1e8
  409798:	add	x2, x2, #0x138
  40979c:	mov	x5, x2
  4097a0:	mov	x4, x2
  4097a4:	mov	x3, x2
  4097a8:	add	x1, sp, #0x30
  4097ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4097b0:	add	x0, x0, #0x3f0
  4097b4:	bl	4089e8 <printf@plt+0x7498>
  4097b8:	b	4097dc <printf@plt+0x828c>
  4097bc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4097c0:	ldr	x3, [x0, #440]
  4097c4:	mov	x2, #0x9                   	// #9
  4097c8:	mov	x1, #0x1                   	// #1
  4097cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4097d0:	add	x0, x0, #0x408
  4097d4:	bl	4014e0 <fwrite@plt>
  4097d8:	b	409784 <printf@plt+0x8234>
  4097dc:	add	x0, sp, #0x30
  4097e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4097e4:	ldrb	w1, [x19, #65]
  4097e8:	cbz	w1, 409838 <printf@plt+0x82e8>
  4097ec:	str	x21, [sp, #32]
  4097f0:	adrp	x4, 412000 <_ZdlPvm@@Base+0x18c0>
  4097f4:	add	x4, x4, #0x3e8
  4097f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  4097fc:	add	x0, x0, #0xd28
  409800:	cmp	w1, #0x1
  409804:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  409808:	ldr	x3, [x21, #440]
  40980c:	mov	x2, #0x1                   	// #1
  409810:	mov	x1, x2
  409814:	csel	x0, x0, x4, eq  // eq = none
  409818:	bl	4014e0 <fwrite@plt>
  40981c:	ldr	x3, [x21, #440]
  409820:	mov	x2, #0x2                   	// #2
  409824:	mov	x1, #0x1                   	// #1
  409828:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40982c:	add	x0, x0, #0x400
  409830:	bl	4014e0 <fwrite@plt>
  409834:	ldr	x21, [sp, #32]
  409838:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40983c:	ldr	x1, [x0, #440]
  409840:	mov	w0, #0x27                  	// #39
  409844:	bl	4013d0 <fputc@plt>
  409848:	ldr	w0, [x19, #44]
  40984c:	add	x8, sp, #0x40
  409850:	add	w0, w0, #0x1
  409854:	bl	407bac <printf@plt+0x665c>
  409858:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40985c:	add	x2, x2, #0x1e8
  409860:	add	x2, x2, #0x138
  409864:	mov	x5, x2
  409868:	mov	x4, x2
  40986c:	mov	x3, x2
  409870:	add	x1, sp, #0x40
  409874:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409878:	add	x0, x0, #0x450
  40987c:	bl	4089e8 <printf@plt+0x7498>
  409880:	add	x0, sp, #0x40
  409884:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409888:	ldrb	w0, [x19, #64]
  40988c:	cbnz	w0, 4098e4 <printf@plt+0x8394>
  409890:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409894:	ldr	x3, [x0, #440]
  409898:	mov	x2, #0x3                   	// #3
  40989c:	mov	x1, #0x1                   	// #1
  4098a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  4098a4:	add	x0, x0, #0x320
  4098a8:	bl	4014e0 <fwrite@plt>
  4098ac:	add	x8, sp, #0x50
  4098b0:	ldr	w0, [x19, #40]
  4098b4:	bl	407bac <printf@plt+0x665c>
  4098b8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  4098bc:	add	x2, x2, #0x1e8
  4098c0:	add	x2, x2, #0x138
  4098c4:	mov	x5, x2
  4098c8:	mov	x4, x2
  4098cc:	mov	x3, x2
  4098d0:	add	x1, sp, #0x50
  4098d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4098d8:	add	x0, x0, #0x478
  4098dc:	bl	4089e8 <printf@plt+0x7498>
  4098e0:	b	409904 <printf@plt+0x83b4>
  4098e4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4098e8:	ldr	x3, [x0, #440]
  4098ec:	mov	x2, #0x3                   	// #3
  4098f0:	mov	x1, #0x1                   	// #1
  4098f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4098f8:	add	x0, x0, #0x258
  4098fc:	bl	4014e0 <fwrite@plt>
  409900:	b	409890 <printf@plt+0x8340>
  409904:	add	x0, sp, #0x50
  409908:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40990c:	ldrb	w0, [x19, #64]
  409910:	cbz	w0, 40995c <printf@plt+0x840c>
  409914:	ldrb	w1, [x19, #65]
  409918:	adrp	x4, 411000 <_ZdlPvm@@Base+0x8c0>
  40991c:	add	x4, x4, #0xd28
  409920:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409924:	add	x0, x0, #0x3e8
  409928:	cmp	w1, #0x1
  40992c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  409930:	ldr	x3, [x19, #440]
  409934:	mov	x2, #0x1                   	// #1
  409938:	mov	x1, x2
  40993c:	csel	x0, x0, x4, eq  // eq = none
  409940:	bl	4014e0 <fwrite@plt>
  409944:	ldr	x3, [x19, #440]
  409948:	mov	x2, #0x2                   	// #2
  40994c:	mov	x1, #0x1                   	// #1
  409950:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409954:	add	x0, x0, #0x400
  409958:	bl	4014e0 <fwrite@plt>
  40995c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  409960:	ldr	x3, [x19, #440]
  409964:	mov	x2, #0x3                   	// #3
  409968:	mov	x1, #0x1                   	// #1
  40996c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  409970:	add	x0, x0, #0x320
  409974:	bl	4014e0 <fwrite@plt>
  409978:	ldr	x3, [x19, #440]
  40997c:	mov	x2, #0xa                   	// #10
  409980:	mov	x1, #0x1                   	// #1
  409984:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409988:	add	x0, x0, #0x490
  40998c:	bl	4014e0 <fwrite@plt>
  409990:	cbz	w20, 4099a0 <printf@plt+0x8450>
  409994:	ldp	x19, x20, [sp, #16]
  409998:	ldp	x29, x30, [sp], #96
  40999c:	ret
  4099a0:	ldr	x3, [x19, #440]
  4099a4:	mov	x2, #0x8                   	// #8
  4099a8:	mov	x1, #0x1                   	// #1
  4099ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  4099b0:	add	x0, x0, #0x440
  4099b4:	bl	4014e0 <fwrite@plt>
  4099b8:	b	409994 <printf@plt+0x8444>
  4099bc:	str	x21, [sp, #32]
  4099c0:	mov	x19, x0
  4099c4:	add	x0, sp, #0x30
  4099c8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4099cc:	mov	x0, x19
  4099d0:	bl	4014f0 <_Unwind_Resume@plt>
  4099d4:	str	x21, [sp, #32]
  4099d8:	mov	x19, x0
  4099dc:	add	x0, sp, #0x40
  4099e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4099e4:	mov	x0, x19
  4099e8:	bl	4014f0 <_Unwind_Resume@plt>
  4099ec:	str	x21, [sp, #32]
  4099f0:	mov	x19, x0
  4099f4:	add	x0, sp, #0x50
  4099f8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  4099fc:	mov	x0, x19
  409a00:	bl	4014f0 <_Unwind_Resume@plt>
  409a04:	stp	x29, x30, [sp, #-64]!
  409a08:	mov	x29, sp
  409a0c:	stp	x19, x20, [sp, #16]
  409a10:	mov	x19, x0
  409a14:	mov	w20, w1
  409a18:	ldr	x0, [x0, #56]
  409a1c:	ldrb	w0, [x0, #45]
  409a20:	cbnz	w0, 409a60 <printf@plt+0x8510>
  409a24:	cbz	w20, 409a80 <printf@plt+0x8530>
  409a28:	add	x8, sp, #0x20
  409a2c:	ldr	w0, [x19, #40]
  409a30:	bl	407b14 <printf@plt+0x65c4>
  409a34:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409a38:	add	x2, x2, #0x1e8
  409a3c:	add	x2, x2, #0x138
  409a40:	mov	x5, x2
  409a44:	mov	x4, x2
  409a48:	mov	x3, x2
  409a4c:	add	x1, sp, #0x20
  409a50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409a54:	add	x0, x0, #0x4b0
  409a58:	bl	4089e8 <printf@plt+0x7498>
  409a5c:	b	409aa0 <printf@plt+0x8550>
  409a60:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409a64:	ldr	x3, [x0, #440]
  409a68:	mov	x2, #0x8                   	// #8
  409a6c:	mov	x1, #0x1                   	// #1
  409a70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409a74:	add	x0, x0, #0x4a0
  409a78:	bl	4014e0 <fwrite@plt>
  409a7c:	b	409a24 <printf@plt+0x84d4>
  409a80:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409a84:	ldr	x3, [x0, #440]
  409a88:	mov	x2, #0x9                   	// #9
  409a8c:	mov	x1, #0x1                   	// #1
  409a90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409a94:	add	x0, x0, #0x408
  409a98:	bl	4014e0 <fwrite@plt>
  409a9c:	b	409a28 <printf@plt+0x84d8>
  409aa0:	add	x0, sp, #0x20
  409aa4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409aa8:	add	x8, sp, #0x30
  409aac:	ldr	w1, [x19, #44]
  409ab0:	ldr	w0, [x19, #40]
  409ab4:	bl	40782c <printf@plt+0x62dc>
  409ab8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409abc:	add	x2, x2, #0x1e8
  409ac0:	add	x2, x2, #0x138
  409ac4:	mov	x5, x2
  409ac8:	mov	x4, x2
  409acc:	mov	x3, x2
  409ad0:	add	x1, sp, #0x30
  409ad4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409ad8:	add	x0, x0, #0x4c0
  409adc:	bl	4089e8 <printf@plt+0x7498>
  409ae0:	add	x0, sp, #0x30
  409ae4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409ae8:	cbz	w20, 409b04 <printf@plt+0x85b4>
  409aec:	ldr	x0, [x19, #56]
  409af0:	ldrb	w0, [x0, #45]
  409af4:	cbnz	w0, 409b24 <printf@plt+0x85d4>
  409af8:	ldp	x19, x20, [sp, #16]
  409afc:	ldp	x29, x30, [sp], #64
  409b00:	ret
  409b04:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409b08:	ldr	x3, [x0, #440]
  409b0c:	mov	x2, #0x8                   	// #8
  409b10:	mov	x1, #0x1                   	// #1
  409b14:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409b18:	add	x0, x0, #0x440
  409b1c:	bl	4014e0 <fwrite@plt>
  409b20:	b	409aec <printf@plt+0x859c>
  409b24:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409b28:	ldr	x3, [x0, #440]
  409b2c:	mov	x2, #0x7                   	// #7
  409b30:	mov	x1, #0x1                   	// #1
  409b34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  409b38:	add	x0, x0, #0xfd8
  409b3c:	bl	4014e0 <fwrite@plt>
  409b40:	b	409af8 <printf@plt+0x85a8>
  409b44:	mov	x19, x0
  409b48:	add	x0, sp, #0x20
  409b4c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409b50:	mov	x0, x19
  409b54:	bl	4014f0 <_Unwind_Resume@plt>
  409b58:	mov	x19, x0
  409b5c:	add	x0, sp, #0x30
  409b60:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409b64:	mov	x0, x19
  409b68:	bl	4014f0 <_Unwind_Resume@plt>
  409b6c:	stp	x29, x30, [sp, #-64]!
  409b70:	mov	x29, sp
  409b74:	stp	x19, x20, [sp, #16]
  409b78:	mov	x19, x0
  409b7c:	mov	w20, w1
  409b80:	ldr	x0, [x0, #56]
  409b84:	ldrb	w0, [x0, #45]
  409b88:	cbnz	w0, 409bb0 <printf@plt+0x8660>
  409b8c:	cbz	w20, 409bd0 <printf@plt+0x8680>
  409b90:	add	x8, sp, #0x20
  409b94:	ldr	w1, [x19, #44]
  409b98:	ldr	w0, [x19, #40]
  409b9c:	bl	40782c <printf@plt+0x62dc>
  409ba0:	add	x8, sp, #0x30
  409ba4:	ldr	w0, [x19, #40]
  409ba8:	bl	407b14 <printf@plt+0x65c4>
  409bac:	b	409bf0 <printf@plt+0x86a0>
  409bb0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409bb4:	ldr	x3, [x0, #440]
  409bb8:	mov	x2, #0x8                   	// #8
  409bbc:	mov	x1, #0x1                   	// #1
  409bc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409bc4:	add	x0, x0, #0x4a0
  409bc8:	bl	4014e0 <fwrite@plt>
  409bcc:	b	409b8c <printf@plt+0x863c>
  409bd0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409bd4:	ldr	x3, [x0, #440]
  409bd8:	mov	x2, #0x9                   	// #9
  409bdc:	mov	x1, #0x1                   	// #1
  409be0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409be4:	add	x0, x0, #0x408
  409be8:	bl	4014e0 <fwrite@plt>
  409bec:	b	409b90 <printf@plt+0x8640>
  409bf0:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409bf4:	add	x3, x3, #0x1e8
  409bf8:	add	x3, x3, #0x138
  409bfc:	mov	x5, x3
  409c00:	mov	x4, x3
  409c04:	add	x2, sp, #0x30
  409c08:	add	x1, sp, #0x20
  409c0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409c10:	add	x0, x0, #0x4e0
  409c14:	bl	4089e8 <printf@plt+0x7498>
  409c18:	add	x0, sp, #0x30
  409c1c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409c20:	add	x0, sp, #0x20
  409c24:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409c28:	cbz	w20, 409c44 <printf@plt+0x86f4>
  409c2c:	ldr	x0, [x19, #56]
  409c30:	ldrb	w0, [x0, #45]
  409c34:	cbnz	w0, 409c64 <printf@plt+0x8714>
  409c38:	ldp	x19, x20, [sp, #16]
  409c3c:	ldp	x29, x30, [sp], #64
  409c40:	ret
  409c44:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409c48:	ldr	x3, [x0, #440]
  409c4c:	mov	x2, #0x8                   	// #8
  409c50:	mov	x1, #0x1                   	// #1
  409c54:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409c58:	add	x0, x0, #0x440
  409c5c:	bl	4014e0 <fwrite@plt>
  409c60:	b	409c2c <printf@plt+0x86dc>
  409c64:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409c68:	ldr	x3, [x0, #440]
  409c6c:	mov	x2, #0x7                   	// #7
  409c70:	mov	x1, #0x1                   	// #1
  409c74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x8c0>
  409c78:	add	x0, x0, #0xfd8
  409c7c:	bl	4014e0 <fwrite@plt>
  409c80:	b	409c38 <printf@plt+0x86e8>
  409c84:	mov	x19, x0
  409c88:	add	x0, sp, #0x30
  409c8c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409c90:	add	x0, sp, #0x20
  409c94:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409c98:	mov	x0, x19
  409c9c:	bl	4014f0 <_Unwind_Resume@plt>
  409ca0:	mov	x19, x0
  409ca4:	b	409c90 <printf@plt+0x8740>
  409ca8:	stp	x29, x30, [sp, #-64]!
  409cac:	mov	x29, sp
  409cb0:	str	x19, [sp, #16]
  409cb4:	mov	x19, x0
  409cb8:	ldr	w0, [x0, #16]
  409cbc:	cbnz	w0, 409ce4 <printf@plt+0x8794>
  409cc0:	ldrsh	w0, [x19, #2]
  409cc4:	cbnz	w0, 409d10 <printf@plt+0x87c0>
  409cc8:	ldrsh	w0, [x19, #6]
  409ccc:	cbnz	w0, 409da8 <printf@plt+0x8858>
  409cd0:	ldr	w0, [x19, #32]
  409cd4:	cbnz	w0, 409e40 <printf@plt+0x88f0>
  409cd8:	ldr	x19, [sp, #16]
  409cdc:	ldp	x29, x30, [sp], #64
  409ce0:	ret
  409ce4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409ce8:	add	x2, x2, #0x1e8
  409cec:	add	x2, x2, #0x138
  409cf0:	mov	x5, x2
  409cf4:	mov	x4, x2
  409cf8:	mov	x3, x2
  409cfc:	add	x1, x19, #0x8
  409d00:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409d04:	add	x0, x0, #0x530
  409d08:	bl	4089e8 <printf@plt+0x7498>
  409d0c:	b	409cc0 <printf@plt+0x8770>
  409d10:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409d14:	ldr	x3, [x0, #440]
  409d18:	mov	x2, #0x4                   	// #4
  409d1c:	mov	x1, #0x1                   	// #1
  409d20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409d24:	add	x0, x0, #0x538
  409d28:	bl	4014e0 <fwrite@plt>
  409d2c:	ldrsh	w0, [x19]
  409d30:	cmp	w0, #0x0
  409d34:	b.gt	409d74 <printf@plt+0x8824>
  409d38:	tbnz	w0, #31, 409d88 <printf@plt+0x8838>
  409d3c:	add	x8, sp, #0x20
  409d40:	ldrsh	w0, [x19, #2]
  409d44:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  409d48:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409d4c:	add	x2, x2, #0x1e8
  409d50:	add	x2, x2, #0x138
  409d54:	mov	x5, x2
  409d58:	mov	x4, x2
  409d5c:	mov	x3, x2
  409d60:	add	x1, sp, #0x20
  409d64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409d68:	add	x0, x0, #0xf30
  409d6c:	bl	4089e8 <printf@plt+0x7498>
  409d70:	b	409d9c <printf@plt+0x884c>
  409d74:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409d78:	ldr	x1, [x0, #440]
  409d7c:	mov	w0, #0x2b                  	// #43
  409d80:	bl	401300 <putc@plt>
  409d84:	b	409d3c <printf@plt+0x87ec>
  409d88:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409d8c:	ldr	x1, [x0, #440]
  409d90:	mov	w0, #0x2d                  	// #45
  409d94:	bl	401300 <putc@plt>
  409d98:	b	409d3c <printf@plt+0x87ec>
  409d9c:	add	x0, sp, #0x20
  409da0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409da4:	b	409cc8 <printf@plt+0x8778>
  409da8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409dac:	ldr	x3, [x0, #440]
  409db0:	mov	x2, #0x4                   	// #4
  409db4:	mov	x1, #0x1                   	// #1
  409db8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409dbc:	add	x0, x0, #0x540
  409dc0:	bl	4014e0 <fwrite@plt>
  409dc4:	ldrsh	w0, [x19, #4]
  409dc8:	cmp	w0, #0x0
  409dcc:	b.gt	409e0c <printf@plt+0x88bc>
  409dd0:	tbnz	w0, #31, 409e20 <printf@plt+0x88d0>
  409dd4:	add	x8, sp, #0x30
  409dd8:	ldrsh	w0, [x19, #6]
  409ddc:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  409de0:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409de4:	add	x2, x2, #0x1e8
  409de8:	add	x2, x2, #0x138
  409dec:	mov	x5, x2
  409df0:	mov	x4, x2
  409df4:	mov	x3, x2
  409df8:	add	x1, sp, #0x30
  409dfc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409e00:	add	x0, x0, #0xf30
  409e04:	bl	4089e8 <printf@plt+0x7498>
  409e08:	b	409e34 <printf@plt+0x88e4>
  409e0c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409e10:	ldr	x1, [x0, #440]
  409e14:	mov	w0, #0x2b                  	// #43
  409e18:	bl	401300 <putc@plt>
  409e1c:	b	409dd4 <printf@plt+0x8884>
  409e20:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409e24:	ldr	x1, [x0, #440]
  409e28:	mov	w0, #0x2d                  	// #45
  409e2c:	bl	401300 <putc@plt>
  409e30:	b	409dd4 <printf@plt+0x8884>
  409e34:	add	x0, sp, #0x30
  409e38:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409e3c:	b	409cd0 <printf@plt+0x8780>
  409e40:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409e44:	add	x2, x2, #0x1e8
  409e48:	add	x2, x2, #0x138
  409e4c:	mov	x5, x2
  409e50:	mov	x4, x2
  409e54:	mov	x3, x2
  409e58:	add	x1, x19, #0x18
  409e5c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409e60:	add	x0, x0, #0x390
  409e64:	bl	4089e8 <printf@plt+0x7498>
  409e68:	b	409cd8 <printf@plt+0x8788>
  409e6c:	mov	x19, x0
  409e70:	add	x0, sp, #0x20
  409e74:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409e78:	mov	x0, x19
  409e7c:	bl	4014f0 <_Unwind_Resume@plt>
  409e80:	mov	x19, x0
  409e84:	add	x0, sp, #0x30
  409e88:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409e8c:	mov	x0, x19
  409e90:	bl	4014f0 <_Unwind_Resume@plt>
  409e94:	stp	x29, x30, [sp, #-48]!
  409e98:	mov	x29, sp
  409e9c:	str	x19, [sp, #16]
  409ea0:	mov	x19, x0
  409ea4:	ldr	w0, [x0, #16]
  409ea8:	cbnz	w0, 409ec8 <printf@plt+0x8978>
  409eac:	ldrsh	w0, [x19, #2]
  409eb0:	cbnz	w0, 409ef4 <printf@plt+0x89a4>
  409eb4:	ldrb	w0, [x19, #45]
  409eb8:	cbnz	w0, 409f8c <printf@plt+0x8a3c>
  409ebc:	ldr	x19, [sp, #16]
  409ec0:	ldp	x29, x30, [sp], #48
  409ec4:	ret
  409ec8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409ecc:	add	x2, x2, #0x1e8
  409ed0:	add	x2, x2, #0x138
  409ed4:	mov	x5, x2
  409ed8:	mov	x4, x2
  409edc:	mov	x3, x2
  409ee0:	add	x1, x19, #0x8
  409ee4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409ee8:	add	x0, x0, #0x548
  409eec:	bl	4089e8 <printf@plt+0x7498>
  409ef0:	b	409eac <printf@plt+0x895c>
  409ef4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409ef8:	ldr	x3, [x0, #440]
  409efc:	mov	x2, #0x3                   	// #3
  409f00:	mov	x1, #0x1                   	// #1
  409f04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409f08:	add	x0, x0, #0x550
  409f0c:	bl	4014e0 <fwrite@plt>
  409f10:	ldrsh	w0, [x19]
  409f14:	cmp	w0, #0x0
  409f18:	b.gt	409f58 <printf@plt+0x8a08>
  409f1c:	tbnz	w0, #31, 409f6c <printf@plt+0x8a1c>
  409f20:	add	x8, sp, #0x20
  409f24:	ldrsh	w0, [x19, #2]
  409f28:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  409f2c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  409f30:	add	x2, x2, #0x1e8
  409f34:	add	x2, x2, #0x138
  409f38:	mov	x5, x2
  409f3c:	mov	x4, x2
  409f40:	mov	x3, x2
  409f44:	add	x1, sp, #0x20
  409f48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409f4c:	add	x0, x0, #0x558
  409f50:	bl	4089e8 <printf@plt+0x7498>
  409f54:	b	409f80 <printf@plt+0x8a30>
  409f58:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409f5c:	ldr	x1, [x0, #440]
  409f60:	mov	w0, #0x2b                  	// #43
  409f64:	bl	401300 <putc@plt>
  409f68:	b	409f20 <printf@plt+0x89d0>
  409f6c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409f70:	ldr	x1, [x0, #440]
  409f74:	mov	w0, #0x2d                  	// #45
  409f78:	bl	401300 <putc@plt>
  409f7c:	b	409f20 <printf@plt+0x89d0>
  409f80:	add	x0, sp, #0x20
  409f84:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409f88:	b	409eb4 <printf@plt+0x8964>
  409f8c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409f90:	ldr	x3, [x0, #440]
  409f94:	mov	x2, #0x8                   	// #8
  409f98:	mov	x1, #0x1                   	// #1
  409f9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  409fa0:	add	x0, x0, #0x4a0
  409fa4:	bl	4014e0 <fwrite@plt>
  409fa8:	b	409ebc <printf@plt+0x896c>
  409fac:	mov	x19, x0
  409fb0:	add	x0, sp, #0x20
  409fb4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  409fb8:	mov	x0, x19
  409fbc:	bl	4014f0 <_Unwind_Resume@plt>
  409fc0:	stp	x29, x30, [sp, #-32]!
  409fc4:	mov	x29, sp
  409fc8:	str	x19, [sp, #16]
  409fcc:	mov	x19, x0
  409fd0:	ldr	x0, [x0, #56]
  409fd4:	bl	409e94 <printf@plt+0x8944>
  409fd8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409fdc:	ldr	x1, [x0, #440]
  409fe0:	ldr	x0, [x19, #64]
  409fe4:	bl	401290 <fputs@plt>
  409fe8:	ldr	x0, [x19, #56]
  409fec:	bl	405d60 <printf@plt+0x4810>
  409ff0:	ldr	x19, [sp, #16]
  409ff4:	ldp	x29, x30, [sp], #32
  409ff8:	ret
  409ffc:	stp	x29, x30, [sp, #-48]!
  40a000:	mov	x29, sp
  40a004:	str	x19, [sp, #16]
  40a008:	mov	x19, x0
  40a00c:	add	x8, sp, #0x20
  40a010:	ldr	w0, [x0, #40]
  40a014:	bl	407b14 <printf@plt+0x65c4>
  40a018:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a01c:	add	x2, x2, #0x1e8
  40a020:	add	x2, x2, #0x138
  40a024:	mov	x5, x2
  40a028:	mov	x4, x2
  40a02c:	mov	x3, x2
  40a030:	add	x1, sp, #0x20
  40a034:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a038:	add	x0, x0, #0x4b0
  40a03c:	bl	4089e8 <printf@plt+0x7498>
  40a040:	add	x0, sp, #0x20
  40a044:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a048:	mov	x0, x19
  40a04c:	bl	409fc0 <printf@plt+0x8a70>
  40a050:	ldr	x19, [sp, #16]
  40a054:	ldp	x29, x30, [sp], #48
  40a058:	ret
  40a05c:	mov	x19, x0
  40a060:	add	x0, sp, #0x20
  40a064:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a068:	mov	x0, x19
  40a06c:	bl	4014f0 <_Unwind_Resume@plt>
  40a070:	stp	x29, x30, [sp, #-48]!
  40a074:	mov	x29, sp
  40a078:	stp	x19, x20, [sp, #16]
  40a07c:	mov	x19, x0
  40a080:	add	x8, sp, #0x20
  40a084:	ldr	w0, [x0, #40]
  40a088:	bl	407b14 <printf@plt+0x65c4>
  40a08c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a090:	add	x2, x2, #0x1e8
  40a094:	add	x2, x2, #0x138
  40a098:	mov	x5, x2
  40a09c:	mov	x4, x2
  40a0a0:	mov	x3, x2
  40a0a4:	add	x1, sp, #0x20
  40a0a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a0ac:	add	x0, x0, #0x4b0
  40a0b0:	bl	4089e8 <printf@plt+0x7498>
  40a0b4:	add	x0, sp, #0x20
  40a0b8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a0bc:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40a0c0:	ldr	x3, [x20, #440]
  40a0c4:	mov	x2, #0x2                   	// #2
  40a0c8:	mov	x1, #0x1                   	// #1
  40a0cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a0d0:	add	x0, x0, #0x560
  40a0d4:	bl	4014e0 <fwrite@plt>
  40a0d8:	mov	x0, x19
  40a0dc:	bl	409fc0 <printf@plt+0x8a70>
  40a0e0:	ldr	x1, [x20, #440]
  40a0e4:	mov	w0, #0x2                   	// #2
  40a0e8:	bl	4013d0 <fputc@plt>
  40a0ec:	ldp	x19, x20, [sp, #16]
  40a0f0:	ldp	x29, x30, [sp], #48
  40a0f4:	ret
  40a0f8:	mov	x19, x0
  40a0fc:	add	x0, sp, #0x20
  40a100:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a104:	mov	x0, x19
  40a108:	bl	4014f0 <_Unwind_Resume@plt>
  40a10c:	stp	x29, x30, [sp, #-48]!
  40a110:	mov	x29, sp
  40a114:	stp	x19, x20, [sp, #16]
  40a118:	mov	x19, x0
  40a11c:	add	x8, sp, #0x20
  40a120:	ldr	w0, [x0, #40]
  40a124:	bl	407b14 <printf@plt+0x65c4>
  40a128:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a12c:	add	x2, x2, #0x1e8
  40a130:	add	x2, x2, #0x138
  40a134:	mov	x5, x2
  40a138:	mov	x4, x2
  40a13c:	mov	x3, x2
  40a140:	add	x1, sp, #0x20
  40a144:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a148:	add	x0, x0, #0x4b0
  40a14c:	bl	4089e8 <printf@plt+0x7498>
  40a150:	add	x0, sp, #0x20
  40a154:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a158:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40a15c:	ldr	x3, [x20, #440]
  40a160:	mov	x2, #0x2                   	// #2
  40a164:	mov	x1, #0x1                   	// #1
  40a168:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a16c:	add	x0, x0, #0x560
  40a170:	bl	4014e0 <fwrite@plt>
  40a174:	mov	x0, x19
  40a178:	bl	409fc0 <printf@plt+0x8a70>
  40a17c:	ldr	x3, [x20, #440]
  40a180:	mov	x2, #0x2                   	// #2
  40a184:	mov	x1, #0x1                   	// #1
  40a188:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a18c:	add	x0, x0, #0x568
  40a190:	bl	4014e0 <fwrite@plt>
  40a194:	ldp	x19, x20, [sp, #16]
  40a198:	ldp	x29, x30, [sp], #48
  40a19c:	ret
  40a1a0:	mov	x19, x0
  40a1a4:	add	x0, sp, #0x20
  40a1a8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a1ac:	mov	x0, x19
  40a1b0:	bl	4014f0 <_Unwind_Resume@plt>
  40a1b4:	stp	x29, x30, [sp, #-112]!
  40a1b8:	mov	x29, sp
  40a1bc:	str	x19, [sp, #16]
  40a1c0:	mov	x19, x0
  40a1c4:	add	x8, sp, #0x20
  40a1c8:	ldr	w1, [x0, #44]
  40a1cc:	ldr	w0, [x0, #40]
  40a1d0:	bl	40782c <printf@plt+0x62dc>
  40a1d4:	add	x8, sp, #0x30
  40a1d8:	ldr	w1, [x19, #44]
  40a1dc:	ldr	w0, [x19, #40]
  40a1e0:	bl	4078c0 <printf@plt+0x6370>
  40a1e4:	add	x8, sp, #0x40
  40a1e8:	ldr	w1, [x19, #44]
  40a1ec:	ldr	w0, [x19, #40]
  40a1f0:	bl	407954 <printf@plt+0x6404>
  40a1f4:	add	x8, sp, #0x50
  40a1f8:	ldr	w0, [x19, #40]
  40a1fc:	bl	407b14 <printf@plt+0x65c4>
  40a200:	add	x8, sp, #0x60
  40a204:	ldr	w1, [x19, #40]
  40a208:	ldr	w0, [x19, #32]
  40a20c:	bl	407740 <printf@plt+0x61f0>
  40a210:	add	x5, sp, #0x60
  40a214:	add	x4, sp, #0x50
  40a218:	add	x3, sp, #0x40
  40a21c:	add	x2, sp, #0x30
  40a220:	add	x1, sp, #0x20
  40a224:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a228:	add	x0, x0, #0x570
  40a22c:	bl	4089e8 <printf@plt+0x7498>
  40a230:	add	x0, sp, #0x60
  40a234:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a238:	add	x0, sp, #0x50
  40a23c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a240:	add	x0, sp, #0x40
  40a244:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a248:	add	x0, sp, #0x30
  40a24c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a250:	add	x0, sp, #0x20
  40a254:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a258:	mov	x0, x19
  40a25c:	bl	409fc0 <printf@plt+0x8a70>
  40a260:	ldr	x19, [sp, #16]
  40a264:	ldp	x29, x30, [sp], #112
  40a268:	ret
  40a26c:	mov	x19, x0
  40a270:	add	x0, sp, #0x60
  40a274:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a278:	add	x0, sp, #0x50
  40a27c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a280:	add	x0, sp, #0x40
  40a284:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a288:	add	x0, sp, #0x30
  40a28c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a290:	add	x0, sp, #0x20
  40a294:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a298:	mov	x0, x19
  40a29c:	bl	4014f0 <_Unwind_Resume@plt>
  40a2a0:	mov	x19, x0
  40a2a4:	b	40a278 <printf@plt+0x8d28>
  40a2a8:	mov	x19, x0
  40a2ac:	b	40a280 <printf@plt+0x8d30>
  40a2b0:	mov	x19, x0
  40a2b4:	b	40a288 <printf@plt+0x8d38>
  40a2b8:	mov	x19, x0
  40a2bc:	b	40a290 <printf@plt+0x8d40>
  40a2c0:	stp	x29, x30, [sp, #-80]!
  40a2c4:	mov	x29, sp
  40a2c8:	str	x19, [sp, #16]
  40a2cc:	mov	x19, x0
  40a2d0:	add	x8, sp, #0x20
  40a2d4:	ldr	w0, [x0, #40]
  40a2d8:	bl	407b14 <printf@plt+0x65c4>
  40a2dc:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a2e0:	add	x2, x2, #0x1e8
  40a2e4:	add	x2, x2, #0x138
  40a2e8:	mov	x5, x2
  40a2ec:	mov	x4, x2
  40a2f0:	mov	x3, x2
  40a2f4:	add	x1, sp, #0x20
  40a2f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a2fc:	add	x0, x0, #0x4b0
  40a300:	bl	4089e8 <printf@plt+0x7498>
  40a304:	add	x0, sp, #0x20
  40a308:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a30c:	add	x8, sp, #0x30
  40a310:	ldr	w1, [x19, #44]
  40a314:	ldr	w0, [x19, #40]
  40a318:	bl	40782c <printf@plt+0x62dc>
  40a31c:	add	x8, sp, #0x40
  40a320:	ldr	w1, [x19, #44]
  40a324:	ldr	w0, [x19, #40]
  40a328:	bl	4079e8 <printf@plt+0x6498>
  40a32c:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a330:	add	x3, x3, #0x1e8
  40a334:	add	x3, x3, #0x138
  40a338:	mov	x5, x3
  40a33c:	mov	x4, x3
  40a340:	add	x2, sp, #0x40
  40a344:	add	x1, sp, #0x30
  40a348:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a34c:	add	x0, x0, #0x5b0
  40a350:	bl	4089e8 <printf@plt+0x7498>
  40a354:	add	x0, sp, #0x40
  40a358:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a35c:	add	x0, sp, #0x30
  40a360:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a364:	mov	x0, x19
  40a368:	bl	409fc0 <printf@plt+0x8a70>
  40a36c:	ldr	x19, [sp, #16]
  40a370:	ldp	x29, x30, [sp], #80
  40a374:	ret
  40a378:	mov	x19, x0
  40a37c:	add	x0, sp, #0x20
  40a380:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a384:	mov	x0, x19
  40a388:	bl	4014f0 <_Unwind_Resume@plt>
  40a38c:	mov	x19, x0
  40a390:	add	x0, sp, #0x40
  40a394:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a398:	add	x0, sp, #0x30
  40a39c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a3a0:	mov	x0, x19
  40a3a4:	bl	4014f0 <_Unwind_Resume@plt>
  40a3a8:	mov	x19, x0
  40a3ac:	b	40a398 <printf@plt+0x8e48>
  40a3b0:	stp	x29, x30, [sp, #-64]!
  40a3b4:	mov	x29, sp
  40a3b8:	stp	x19, x20, [sp, #16]
  40a3bc:	mov	x19, x0
  40a3c0:	add	x8, sp, #0x20
  40a3c4:	ldr	w0, [x0, #40]
  40a3c8:	bl	407b14 <printf@plt+0x65c4>
  40a3cc:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a3d0:	add	x2, x2, #0x1e8
  40a3d4:	add	x2, x2, #0x138
  40a3d8:	mov	x5, x2
  40a3dc:	mov	x4, x2
  40a3e0:	mov	x3, x2
  40a3e4:	add	x1, sp, #0x20
  40a3e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a3ec:	add	x0, x0, #0x4b0
  40a3f0:	bl	4089e8 <printf@plt+0x7498>
  40a3f4:	add	x0, sp, #0x20
  40a3f8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a3fc:	ldr	x0, [x19, #56]
  40a400:	bl	409e94 <printf@plt+0x8944>
  40a404:	add	x8, sp, #0x30
  40a408:	ldr	w1, [x19, #44]
  40a40c:	ldr	w0, [x19, #40]
  40a410:	bl	40782c <printf@plt+0x62dc>
  40a414:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a418:	add	x2, x2, #0x1e8
  40a41c:	add	x2, x2, #0x138
  40a420:	mov	x5, x2
  40a424:	mov	x4, x2
  40a428:	mov	x3, x2
  40a42c:	add	x1, sp, #0x30
  40a430:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a434:	add	x0, x0, #0x5c8
  40a438:	bl	4089e8 <printf@plt+0x7498>
  40a43c:	add	x0, sp, #0x30
  40a440:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a444:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40a448:	ldr	x1, [x20, #440]
  40a44c:	ldr	x0, [x19, #64]
  40a450:	bl	401290 <fputs@plt>
  40a454:	ldr	x3, [x20, #440]
  40a458:	mov	x2, #0x6                   	// #6
  40a45c:	mov	x1, #0x1                   	// #1
  40a460:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a464:	add	x0, x0, #0x5e0
  40a468:	bl	4014e0 <fwrite@plt>
  40a46c:	ldr	x0, [x19, #56]
  40a470:	bl	405d60 <printf@plt+0x4810>
  40a474:	ldp	x19, x20, [sp, #16]
  40a478:	ldp	x29, x30, [sp], #64
  40a47c:	ret
  40a480:	mov	x19, x0
  40a484:	add	x0, sp, #0x20
  40a488:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a48c:	mov	x0, x19
  40a490:	bl	4014f0 <_Unwind_Resume@plt>
  40a494:	mov	x19, x0
  40a498:	add	x0, sp, #0x30
  40a49c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a4a0:	mov	x0, x19
  40a4a4:	bl	4014f0 <_Unwind_Resume@plt>
  40a4a8:	stp	x29, x30, [sp, #-224]!
  40a4ac:	mov	x29, sp
  40a4b0:	stp	x19, x20, [sp, #16]
  40a4b4:	stp	x21, x22, [sp, #32]
  40a4b8:	stp	x23, x24, [sp, #48]
  40a4bc:	mov	x19, x0
  40a4c0:	mov	x20, x1
  40a4c4:	add	x8, sp, #0x60
  40a4c8:	ldr	w0, [x0, #8]
  40a4cc:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a4d0:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a4d4:	add	x2, x2, #0x1e8
  40a4d8:	add	x2, x2, #0x138
  40a4dc:	mov	x5, x2
  40a4e0:	mov	x4, x2
  40a4e4:	mov	x3, x2
  40a4e8:	add	x1, sp, #0x60
  40a4ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a4f0:	add	x0, x0, #0x5e8
  40a4f4:	bl	4089e8 <printf@plt+0x7498>
  40a4f8:	add	x0, sp, #0x60
  40a4fc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a500:	ldr	w0, [x19, #12]
  40a504:	ldr	w1, [x20]
  40a508:	sub	w1, w1, #0x1
  40a50c:	cmp	w0, w1
  40a510:	b.eq	40a54c <printf@plt+0x8ffc>  // b.none
  40a514:	add	x8, sp, #0x70
  40a518:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a51c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a520:	add	x2, x2, #0x1e8
  40a524:	add	x2, x2, #0x138
  40a528:	mov	x5, x2
  40a52c:	mov	x4, x2
  40a530:	mov	x3, x2
  40a534:	add	x1, sp, #0x70
  40a538:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a53c:	add	x0, x0, #0x600
  40a540:	bl	4089e8 <printf@plt+0x7498>
  40a544:	add	x0, sp, #0x70
  40a548:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a54c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40a550:	ldr	x3, [x0, #440]
  40a554:	mov	x2, #0x3                   	// #3
  40a558:	mov	x1, #0x1                   	// #1
  40a55c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a560:	add	x0, x0, #0x610
  40a564:	bl	4014e0 <fwrite@plt>
  40a568:	add	x8, sp, #0x80
  40a56c:	ldr	w0, [x19, #8]
  40a570:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a574:	add	x8, sp, #0x90
  40a578:	ldr	w0, [x19, #8]
  40a57c:	bl	407bf8 <printf@plt+0x66a8>
  40a580:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a584:	add	x3, x3, #0x1e8
  40a588:	add	x3, x3, #0x138
  40a58c:	mov	x5, x3
  40a590:	mov	x4, x3
  40a594:	add	x2, sp, #0x90
  40a598:	add	x1, sp, #0x80
  40a59c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a5a0:	add	x0, x0, #0x618
  40a5a4:	bl	4089e8 <printf@plt+0x7498>
  40a5a8:	add	x0, sp, #0x90
  40a5ac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a5b0:	add	x0, sp, #0x80
  40a5b4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a5b8:	ldrb	w0, [x19, #20]
  40a5bc:	cbz	w0, 40a600 <printf@plt+0x90b0>
  40a5c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a5c4:	add	x0, x0, #0x258
  40a5c8:	str	x0, [sp, #72]
  40a5cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a5d0:	add	x0, x0, #0x260
  40a5d4:	str	x0, [sp, #80]
  40a5d8:	str	xzr, [sp, #88]
  40a5dc:	ldr	x22, [sp, #72]
  40a5e0:	add	x23, sp, #0x48
  40a5e4:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40a5e8:	adrp	x24, 412000 <_ZdlPvm@@Base+0x18c0>
  40a5ec:	add	x24, x24, #0x640
  40a5f0:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a5f4:	add	x20, x20, #0x1e8
  40a5f8:	add	x20, x20, #0x138
  40a5fc:	b	40a708 <printf@plt+0x91b8>
  40a600:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40a604:	add	x0, x0, #0xb08
  40a608:	str	x0, [sp, #72]
  40a60c:	str	xzr, [sp, #80]
  40a610:	b	40a5dc <printf@plt+0x908c>
  40a614:	mov	x5, x20
  40a618:	mov	x4, x20
  40a61c:	mov	x3, x20
  40a620:	mov	x2, x20
  40a624:	add	x1, x19, #0x28
  40a628:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a62c:	add	x0, x0, #0x650
  40a630:	bl	4089e8 <printf@plt+0x7498>
  40a634:	b	40a724 <printf@plt+0x91d4>
  40a638:	mov	x1, x22
  40a63c:	add	x0, sp, #0xc0
  40a640:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40a644:	mov	x5, x20
  40a648:	mov	x4, x20
  40a64c:	add	x3, sp, #0xc0
  40a650:	add	x2, sp, #0xb0
  40a654:	add	x1, sp, #0xa0
  40a658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a65c:	add	x0, x0, #0x658
  40a660:	bl	4089e8 <printf@plt+0x7498>
  40a664:	add	x0, sp, #0xc0
  40a668:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a66c:	add	x0, sp, #0xb0
  40a670:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a674:	add	x0, sp, #0xa0
  40a678:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a67c:	ldr	w0, [x19, #48]
  40a680:	cbnz	w0, 40a6bc <printf@plt+0x916c>
  40a684:	ldr	w0, [x19, #32]
  40a688:	cbz	w0, 40a6e8 <printf@plt+0x9198>
  40a68c:	add	x8, sp, #0xd0
  40a690:	ldr	w0, [x19, #8]
  40a694:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a698:	mov	x5, x20
  40a69c:	mov	x4, x20
  40a6a0:	mov	x3, x20
  40a6a4:	add	x2, sp, #0xd0
  40a6a8:	add	x1, x19, #0x18
  40a6ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a6b0:	add	x0, x0, #0x690
  40a6b4:	bl	4089e8 <printf@plt+0x7498>
  40a6b8:	b	40a6e0 <printf@plt+0x9190>
  40a6bc:	mov	x5, x20
  40a6c0:	mov	x4, x20
  40a6c4:	mov	x3, x20
  40a6c8:	mov	x2, x20
  40a6cc:	add	x1, x19, #0x28
  40a6d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a6d4:	add	x0, x0, #0x688
  40a6d8:	bl	4089e8 <printf@plt+0x7498>
  40a6dc:	b	40a684 <printf@plt+0x9134>
  40a6e0:	add	x0, sp, #0xd0
  40a6e4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a6e8:	ldr	x3, [x21, #440]
  40a6ec:	mov	x2, #0x5                   	// #5
  40a6f0:	mov	x1, #0x1                   	// #1
  40a6f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a6f8:	add	x0, x0, #0x6b0
  40a6fc:	bl	4014e0 <fwrite@plt>
  40a700:	ldr	x22, [x23, #8]!
  40a704:	cbz	x22, 40a74c <printf@plt+0x91fc>
  40a708:	ldr	x3, [x21, #440]
  40a70c:	mov	x2, #0xe                   	// #14
  40a710:	mov	x1, #0x1                   	// #1
  40a714:	mov	x0, x24
  40a718:	bl	4014e0 <fwrite@plt>
  40a71c:	ldr	w0, [x19, #48]
  40a720:	cbnz	w0, 40a614 <printf@plt+0x90c4>
  40a724:	ldr	x1, [x21, #440]
  40a728:	mov	w0, #0x27                  	// #39
  40a72c:	bl	4013d0 <fputc@plt>
  40a730:	add	x8, sp, #0xa0
  40a734:	ldr	w0, [x19, #16]
  40a738:	bl	407bac <printf@plt+0x665c>
  40a73c:	add	x8, sp, #0xb0
  40a740:	ldr	w0, [x19, #8]
  40a744:	bl	407bf8 <printf@plt+0x66a8>
  40a748:	b	40a638 <printf@plt+0x90e8>
  40a74c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40a750:	ldr	x3, [x0, #440]
  40a754:	mov	x2, #0x4                   	// #4
  40a758:	mov	x1, #0x1                   	// #1
  40a75c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a760:	add	x0, x0, #0x6b8
  40a764:	bl	4014e0 <fwrite@plt>
  40a768:	ldp	x19, x20, [sp, #16]
  40a76c:	ldp	x21, x22, [sp, #32]
  40a770:	ldp	x23, x24, [sp, #48]
  40a774:	ldp	x29, x30, [sp], #224
  40a778:	ret
  40a77c:	mov	x19, x0
  40a780:	add	x0, sp, #0x60
  40a784:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a788:	mov	x0, x19
  40a78c:	bl	4014f0 <_Unwind_Resume@plt>
  40a790:	mov	x19, x0
  40a794:	add	x0, sp, #0x70
  40a798:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a79c:	mov	x0, x19
  40a7a0:	bl	4014f0 <_Unwind_Resume@plt>
  40a7a4:	mov	x19, x0
  40a7a8:	add	x0, sp, #0x90
  40a7ac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a7b0:	add	x0, sp, #0x80
  40a7b4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a7b8:	mov	x0, x19
  40a7bc:	bl	4014f0 <_Unwind_Resume@plt>
  40a7c0:	mov	x19, x0
  40a7c4:	b	40a7b0 <printf@plt+0x9260>
  40a7c8:	mov	x19, x0
  40a7cc:	add	x0, sp, #0xc0
  40a7d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a7d4:	add	x0, sp, #0xb0
  40a7d8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a7dc:	add	x0, sp, #0xa0
  40a7e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a7e4:	mov	x0, x19
  40a7e8:	bl	4014f0 <_Unwind_Resume@plt>
  40a7ec:	mov	x19, x0
  40a7f0:	b	40a7d4 <printf@plt+0x9284>
  40a7f4:	mov	x19, x0
  40a7f8:	b	40a7dc <printf@plt+0x928c>
  40a7fc:	mov	x19, x0
  40a800:	add	x0, sp, #0xd0
  40a804:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a808:	mov	x0, x19
  40a80c:	bl	4014f0 <_Unwind_Resume@plt>
  40a810:	stp	x29, x30, [sp, #-192]!
  40a814:	mov	x29, sp
  40a818:	stp	x19, x20, [sp, #16]
  40a81c:	stp	x21, x22, [sp, #32]
  40a820:	stp	x23, x24, [sp, #48]
  40a824:	mov	x19, x0
  40a828:	add	x8, sp, #0x60
  40a82c:	ldr	w0, [x0, #8]
  40a830:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a834:	add	x8, sp, #0x70
  40a838:	ldr	w0, [x19, #8]
  40a83c:	bl	407bf8 <printf@plt+0x66a8>
  40a840:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a844:	add	x3, x3, #0x1e8
  40a848:	add	x3, x3, #0x138
  40a84c:	mov	x5, x3
  40a850:	mov	x4, x3
  40a854:	add	x2, sp, #0x70
  40a858:	add	x1, sp, #0x60
  40a85c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a860:	add	x0, x0, #0x6c0
  40a864:	bl	4089e8 <printf@plt+0x7498>
  40a868:	add	x0, sp, #0x70
  40a86c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a870:	add	x0, sp, #0x60
  40a874:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a878:	ldrb	w0, [x19, #20]
  40a87c:	cbz	w0, 40a8c0 <printf@plt+0x9370>
  40a880:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a884:	add	x0, x0, #0x258
  40a888:	str	x0, [sp, #72]
  40a88c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a890:	add	x0, x0, #0x260
  40a894:	str	x0, [sp, #80]
  40a898:	str	xzr, [sp, #88]
  40a89c:	ldr	x22, [sp, #72]
  40a8a0:	add	x23, sp, #0x48
  40a8a4:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40a8a8:	adrp	x24, 412000 <_ZdlPvm@@Base+0x18c0>
  40a8ac:	add	x24, x24, #0x708
  40a8b0:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40a8b4:	add	x20, x20, #0x1e8
  40a8b8:	add	x20, x20, #0x138
  40a8bc:	b	40a9c8 <printf@plt+0x9478>
  40a8c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40a8c4:	add	x0, x0, #0xb08
  40a8c8:	str	x0, [sp, #72]
  40a8cc:	str	xzr, [sp, #80]
  40a8d0:	b	40a89c <printf@plt+0x934c>
  40a8d4:	mov	x5, x20
  40a8d8:	mov	x4, x20
  40a8dc:	mov	x3, x20
  40a8e0:	mov	x2, x20
  40a8e4:	add	x1, x19, #0x28
  40a8e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a8ec:	add	x0, x0, #0x650
  40a8f0:	bl	4089e8 <printf@plt+0x7498>
  40a8f4:	b	40a9e4 <printf@plt+0x9494>
  40a8f8:	mov	x1, x22
  40a8fc:	add	x0, sp, #0xa0
  40a900:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40a904:	mov	x5, x20
  40a908:	mov	x4, x20
  40a90c:	add	x3, sp, #0xa0
  40a910:	add	x2, sp, #0x90
  40a914:	add	x1, sp, #0x80
  40a918:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a91c:	add	x0, x0, #0x730
  40a920:	bl	4089e8 <printf@plt+0x7498>
  40a924:	add	x0, sp, #0xa0
  40a928:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a92c:	add	x0, sp, #0x90
  40a930:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a934:	add	x0, sp, #0x80
  40a938:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a93c:	ldr	w0, [x19, #48]
  40a940:	cbnz	w0, 40a97c <printf@plt+0x942c>
  40a944:	ldr	w0, [x19, #32]
  40a948:	cbz	w0, 40a9a8 <printf@plt+0x9458>
  40a94c:	add	x8, sp, #0xb0
  40a950:	ldr	w0, [x19, #8]
  40a954:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40a958:	mov	x5, x20
  40a95c:	mov	x4, x20
  40a960:	mov	x3, x20
  40a964:	add	x2, sp, #0xb0
  40a968:	add	x1, x19, #0x18
  40a96c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a970:	add	x0, x0, #0x768
  40a974:	bl	4089e8 <printf@plt+0x7498>
  40a978:	b	40a9a0 <printf@plt+0x9450>
  40a97c:	mov	x5, x20
  40a980:	mov	x4, x20
  40a984:	mov	x3, x20
  40a988:	mov	x2, x20
  40a98c:	add	x1, x19, #0x28
  40a990:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a994:	add	x0, x0, #0x688
  40a998:	bl	4089e8 <printf@plt+0x7498>
  40a99c:	b	40a944 <printf@plt+0x93f4>
  40a9a0:	add	x0, sp, #0xb0
  40a9a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40a9a8:	ldr	x3, [x21, #440]
  40a9ac:	mov	x2, #0x5                   	// #5
  40a9b0:	mov	x1, #0x1                   	// #1
  40a9b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40a9b8:	add	x0, x0, #0x6b0
  40a9bc:	bl	4014e0 <fwrite@plt>
  40a9c0:	ldr	x22, [x23, #8]!
  40a9c4:	cbz	x22, 40aa78 <printf@plt+0x9528>
  40a9c8:	ldr	x3, [x21, #440]
  40a9cc:	mov	x2, #0x22                  	// #34
  40a9d0:	mov	x1, #0x1                   	// #1
  40a9d4:	mov	x0, x24
  40a9d8:	bl	4014e0 <fwrite@plt>
  40a9dc:	ldr	w0, [x19, #48]
  40a9e0:	cbnz	w0, 40a8d4 <printf@plt+0x9384>
  40a9e4:	ldr	x1, [x21, #440]
  40a9e8:	mov	w0, #0x27                  	// #39
  40a9ec:	bl	4013d0 <fputc@plt>
  40a9f0:	add	x8, sp, #0x80
  40a9f4:	ldr	w0, [x19, #16]
  40a9f8:	bl	407bac <printf@plt+0x665c>
  40a9fc:	add	x8, sp, #0x90
  40aa00:	ldr	w0, [x19, #8]
  40aa04:	bl	407bf8 <printf@plt+0x66a8>
  40aa08:	b	40a8f8 <printf@plt+0x93a8>
  40aa0c:	mov	x19, x0
  40aa10:	add	x0, sp, #0x70
  40aa14:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa18:	add	x0, sp, #0x60
  40aa1c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa20:	mov	x0, x19
  40aa24:	bl	4014f0 <_Unwind_Resume@plt>
  40aa28:	mov	x19, x0
  40aa2c:	b	40aa18 <printf@plt+0x94c8>
  40aa30:	mov	x19, x0
  40aa34:	add	x0, sp, #0xa0
  40aa38:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa3c:	add	x0, sp, #0x90
  40aa40:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa44:	add	x0, sp, #0x80
  40aa48:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa4c:	mov	x0, x19
  40aa50:	bl	4014f0 <_Unwind_Resume@plt>
  40aa54:	mov	x19, x0
  40aa58:	b	40aa3c <printf@plt+0x94ec>
  40aa5c:	mov	x19, x0
  40aa60:	b	40aa44 <printf@plt+0x94f4>
  40aa64:	mov	x19, x0
  40aa68:	add	x0, sp, #0xb0
  40aa6c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aa70:	mov	x0, x19
  40aa74:	bl	4014f0 <_Unwind_Resume@plt>
  40aa78:	ldp	x19, x20, [sp, #16]
  40aa7c:	ldp	x21, x22, [sp, #32]
  40aa80:	ldp	x23, x24, [sp, #48]
  40aa84:	ldp	x29, x30, [sp], #192
  40aa88:	ret
  40aa8c:	stp	x29, x30, [sp, #-48]!
  40aa90:	mov	x29, sp
  40aa94:	str	x19, [sp, #16]
  40aa98:	mov	x19, x0
  40aa9c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40aaa0:	ldr	x3, [x0, #440]
  40aaa4:	mov	x2, #0x13                  	// #19
  40aaa8:	mov	x1, #0x1                   	// #1
  40aaac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40aab0:	add	x0, x0, #0x790
  40aab4:	bl	4014e0 <fwrite@plt>
  40aab8:	ldr	w0, [x19, #8]
  40aabc:	cmp	w0, #0x0
  40aac0:	b.le	40ab5c <printf@plt+0x960c>
  40aac4:	add	x8, sp, #0x20
  40aac8:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40aacc:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40aad0:	add	x2, x2, #0x1e8
  40aad4:	add	x2, x2, #0x138
  40aad8:	mov	x5, x2
  40aadc:	mov	x4, x2
  40aae0:	mov	x3, x2
  40aae4:	add	x1, sp, #0x20
  40aae8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40aaec:	add	x0, x0, #0x7a8
  40aaf0:	bl	4089e8 <printf@plt+0x7498>
  40aaf4:	add	x0, sp, #0x20
  40aaf8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aafc:	ldr	w0, [x19, #120]
  40ab00:	tbz	w0, #0, 40ab7c <printf@plt+0x962c>
  40ab04:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ab08:	ldr	w0, [x0, #464]
  40ab0c:	cbnz	w0, 40ab9c <printf@plt+0x964c>
  40ab10:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ab14:	ldr	x3, [x0, #440]
  40ab18:	mov	x2, #0x2ea                 	// #746
  40ab1c:	mov	x1, #0x1                   	// #1
  40ab20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ab24:	add	x0, x0, #0x7f8
  40ab28:	bl	4014e0 <fwrite@plt>
  40ab2c:	ldr	w0, [x19, #120]
  40ab30:	tbz	w0, #5, 40abbc <printf@plt+0x966c>
  40ab34:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ab38:	ldr	x3, [x0, #440]
  40ab3c:	mov	x2, #0xe                   	// #14
  40ab40:	mov	x1, #0x1                   	// #1
  40ab44:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ab48:	add	x0, x0, #0xe60
  40ab4c:	bl	4014e0 <fwrite@plt>
  40ab50:	ldr	x19, [sp, #16]
  40ab54:	ldp	x29, x30, [sp], #48
  40ab58:	ret
  40ab5c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ab60:	ldr	x3, [x0, #440]
  40ab64:	mov	x2, #0x10                  	// #16
  40ab68:	mov	x1, #0x1                   	// #1
  40ab6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ab70:	add	x0, x0, #0x7b8
  40ab74:	bl	4014e0 <fwrite@plt>
  40ab78:	b	40aafc <printf@plt+0x95ac>
  40ab7c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ab80:	ldr	x3, [x0, #440]
  40ab84:	mov	x2, #0x12                  	// #18
  40ab88:	mov	x1, #0x1                   	// #1
  40ab8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ab90:	add	x0, x0, #0x7d0
  40ab94:	bl	4014e0 <fwrite@plt>
  40ab98:	b	40ab04 <printf@plt+0x95b4>
  40ab9c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40aba0:	ldr	x3, [x0, #440]
  40aba4:	mov	x2, #0xa                   	// #10
  40aba8:	mov	x1, #0x1                   	// #1
  40abac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40abb0:	add	x0, x0, #0x7e8
  40abb4:	bl	4014e0 <fwrite@plt>
  40abb8:	b	40ab10 <printf@plt+0x95c0>
  40abbc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40abc0:	ldr	x3, [x0, #440]
  40abc4:	mov	x2, #0x374                 	// #884
  40abc8:	mov	x1, #0x1                   	// #1
  40abcc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40abd0:	add	x0, x0, #0xae8
  40abd4:	bl	4014e0 <fwrite@plt>
  40abd8:	b	40ab34 <printf@plt+0x95e4>
  40abdc:	mov	x19, x0
  40abe0:	add	x0, sp, #0x20
  40abe4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40abe8:	mov	x0, x19
  40abec:	bl	4014f0 <_Unwind_Resume@plt>
  40abf0:	stp	x29, x30, [sp, #-96]!
  40abf4:	mov	x29, sp
  40abf8:	stp	x19, x20, [sp, #16]
  40abfc:	mov	w19, w0
  40ac00:	mov	w20, w1
  40ac04:	add	x8, sp, #0x20
  40ac08:	bl	40782c <printf@plt+0x62dc>
  40ac0c:	add	x8, sp, #0x30
  40ac10:	mov	w1, w20
  40ac14:	mov	w0, w19
  40ac18:	bl	4079e8 <printf@plt+0x6498>
  40ac1c:	add	x8, sp, #0x40
  40ac20:	mov	w1, w20
  40ac24:	mov	w0, w19
  40ac28:	bl	4078c0 <printf@plt+0x6370>
  40ac2c:	add	x8, sp, #0x50
  40ac30:	mov	w1, w20
  40ac34:	mov	w0, w19
  40ac38:	bl	407954 <printf@plt+0x6404>
  40ac3c:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ac40:	add	x5, x5, #0x1e8
  40ac44:	add	x5, x5, #0x138
  40ac48:	add	x4, sp, #0x50
  40ac4c:	add	x3, sp, #0x40
  40ac50:	add	x2, sp, #0x30
  40ac54:	add	x1, sp, #0x20
  40ac58:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ac5c:	add	x0, x0, #0xe70
  40ac60:	bl	4089e8 <printf@plt+0x7498>
  40ac64:	add	x0, sp, #0x50
  40ac68:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ac6c:	add	x0, sp, #0x40
  40ac70:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ac74:	add	x0, sp, #0x30
  40ac78:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ac7c:	add	x0, sp, #0x20
  40ac80:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ac84:	ldp	x19, x20, [sp, #16]
  40ac88:	ldp	x29, x30, [sp], #96
  40ac8c:	ret
  40ac90:	mov	x19, x0
  40ac94:	add	x0, sp, #0x50
  40ac98:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ac9c:	add	x0, sp, #0x40
  40aca0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aca4:	add	x0, sp, #0x30
  40aca8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40acac:	add	x0, sp, #0x20
  40acb0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40acb4:	mov	x0, x19
  40acb8:	bl	4014f0 <_Unwind_Resume@plt>
  40acbc:	mov	x19, x0
  40acc0:	b	40ac9c <printf@plt+0x974c>
  40acc4:	mov	x19, x0
  40acc8:	b	40aca4 <printf@plt+0x9754>
  40accc:	mov	x19, x0
  40acd0:	b	40acac <printf@plt+0x975c>
  40acd4:	stp	x29, x30, [sp, #-96]!
  40acd8:	mov	x29, sp
  40acdc:	stp	x19, x20, [sp, #16]
  40ace0:	mov	w19, w0
  40ace4:	mov	w20, w1
  40ace8:	add	x8, sp, #0x20
  40acec:	bl	40782c <printf@plt+0x62dc>
  40acf0:	add	x8, sp, #0x30
  40acf4:	mov	w1, w20
  40acf8:	mov	w0, w19
  40acfc:	bl	4078c0 <printf@plt+0x6370>
  40ad00:	add	x8, sp, #0x40
  40ad04:	mov	w1, w20
  40ad08:	mov	w0, w19
  40ad0c:	bl	407954 <printf@plt+0x6404>
  40ad10:	add	x8, sp, #0x50
  40ad14:	mov	w1, w20
  40ad18:	mov	w0, w19
  40ad1c:	bl	4079e8 <printf@plt+0x6498>
  40ad20:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ad24:	add	x5, x5, #0x1e8
  40ad28:	add	x5, x5, #0x138
  40ad2c:	add	x4, sp, #0x50
  40ad30:	add	x3, sp, #0x40
  40ad34:	add	x2, sp, #0x30
  40ad38:	add	x1, sp, #0x20
  40ad3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ad40:	add	x0, x0, #0xea0
  40ad44:	bl	4089e8 <printf@plt+0x7498>
  40ad48:	add	x0, sp, #0x50
  40ad4c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad50:	add	x0, sp, #0x40
  40ad54:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad58:	add	x0, sp, #0x30
  40ad5c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad60:	add	x0, sp, #0x20
  40ad64:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad68:	ldp	x19, x20, [sp, #16]
  40ad6c:	ldp	x29, x30, [sp], #96
  40ad70:	ret
  40ad74:	mov	x19, x0
  40ad78:	add	x0, sp, #0x50
  40ad7c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad80:	add	x0, sp, #0x40
  40ad84:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad88:	add	x0, sp, #0x30
  40ad8c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad90:	add	x0, sp, #0x20
  40ad94:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ad98:	mov	x0, x19
  40ad9c:	bl	4014f0 <_Unwind_Resume@plt>
  40ada0:	mov	x19, x0
  40ada4:	b	40ad80 <printf@plt+0x9830>
  40ada8:	mov	x19, x0
  40adac:	b	40ad88 <printf@plt+0x9838>
  40adb0:	mov	x19, x0
  40adb4:	b	40ad90 <printf@plt+0x9840>
  40adb8:	stp	x29, x30, [sp, #-176]!
  40adbc:	mov	x29, sp
  40adc0:	stp	x19, x20, [sp, #16]
  40adc4:	stp	x21, x22, [sp, #32]
  40adc8:	stp	x23, x24, [sp, #48]
  40adcc:	mov	x22, x0
  40add0:	mov	w23, w1
  40add4:	mov	w21, w2
  40add8:	cmp	w2, w1
  40addc:	b.le	40ae04 <printf@plt+0x98b4>
  40ade0:	add	x8, sp, #0x40
  40ade4:	mov	w1, w21
  40ade8:	mov	w0, w23
  40adec:	bl	40782c <printf@plt+0x62dc>
  40adf0:	add	x8, sp, #0x50
  40adf4:	mov	w1, w23
  40adf8:	mov	w0, w23
  40adfc:	bl	40782c <printf@plt+0x62dc>
  40ae00:	b	40ae18 <printf@plt+0x98c8>
  40ae04:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40ae08:	add	x1, x1, #0xfe0
  40ae0c:	mov	w0, #0x7e3                 	// #2019
  40ae10:	bl	40eb6c <printf@plt+0xd61c>
  40ae14:	b	40ade0 <printf@plt+0x9890>
  40ae18:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ae1c:	add	x3, x3, #0x1e8
  40ae20:	add	x3, x3, #0x138
  40ae24:	mov	x5, x3
  40ae28:	mov	x4, x3
  40ae2c:	add	x2, sp, #0x50
  40ae30:	add	x1, sp, #0x40
  40ae34:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ae38:	add	x0, x0, #0xee8
  40ae3c:	bl	4089e8 <printf@plt+0x7498>
  40ae40:	add	x0, sp, #0x50
  40ae44:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ae48:	add	x0, sp, #0x40
  40ae4c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ae50:	add	w20, w23, #0x1
  40ae54:	cmp	w21, w20
  40ae58:	b.lt	40af00 <printf@plt+0x99b0>  // b.tstop
  40ae5c:	sbfiz	x24, x20, #2, #32
  40ae60:	sub	x24, x24, #0x4
  40ae64:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ae68:	add	x19, x19, #0x1e8
  40ae6c:	add	x19, x19, #0x138
  40ae70:	b	40aec4 <printf@plt+0x9974>
  40ae74:	add	x0, sp, #0x60
  40ae78:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ae7c:	add	x8, sp, #0x70
  40ae80:	mov	w1, w20
  40ae84:	mov	w0, w20
  40ae88:	bl	40782c <printf@plt+0x62dc>
  40ae8c:	mov	x5, x19
  40ae90:	mov	x4, x19
  40ae94:	mov	x3, x19
  40ae98:	mov	x2, x19
  40ae9c:	add	x1, sp, #0x70
  40aea0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40aea4:	add	x0, x0, #0xf10
  40aea8:	bl	4089e8 <printf@plt+0x7498>
  40aeac:	add	x0, sp, #0x70
  40aeb0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40aeb4:	add	w20, w20, #0x1
  40aeb8:	add	x24, x24, #0x4
  40aebc:	cmp	w21, w20
  40aec0:	b.lt	40af00 <printf@plt+0x99b0>  // b.tstop
  40aec4:	ldr	w0, [x22, #120]
  40aec8:	tbnz	w0, #1, 40ae7c <printf@plt+0x992c>
  40aecc:	ldr	x0, [x22, #88]
  40aed0:	add	x8, sp, #0x60
  40aed4:	ldr	w0, [x0, x24]
  40aed8:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40aedc:	mov	x5, x19
  40aee0:	mov	x4, x19
  40aee4:	mov	x3, x19
  40aee8:	mov	x2, x19
  40aeec:	add	x1, sp, #0x60
  40aef0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40aef4:	add	x0, x0, #0xf08
  40aef8:	bl	4089e8 <printf@plt+0x7498>
  40aefc:	b	40ae74 <printf@plt+0x9924>
  40af00:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40af04:	ldr	x3, [x0, #440]
  40af08:	mov	x2, #0x2                   	// #2
  40af0c:	mov	x1, #0x1                   	// #1
  40af10:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40af14:	add	x0, x0, #0x3e0
  40af18:	bl	4014e0 <fwrite@plt>
  40af1c:	sub	w0, w21, w23
  40af20:	add	x8, sp, #0x80
  40af24:	add	w0, w0, #0x1
  40af28:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40af2c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40af30:	add	x2, x2, #0x1e8
  40af34:	add	x2, x2, #0x138
  40af38:	mov	x5, x2
  40af3c:	mov	x4, x2
  40af40:	mov	x3, x2
  40af44:	add	x1, sp, #0x80
  40af48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40af4c:	add	x0, x0, #0xf18
  40af50:	bl	4089e8 <printf@plt+0x7498>
  40af54:	add	x0, sp, #0x80
  40af58:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40af5c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40af60:	ldr	x3, [x0, #440]
  40af64:	mov	x2, #0x12                  	// #18
  40af68:	mov	x1, #0x1                   	// #1
  40af6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40af70:	add	x0, x0, #0xf38
  40af74:	bl	4014e0 <fwrite@plt>
  40af78:	cmp	w21, w23
  40af7c:	b.lt	40b084 <printf@plt+0x9b34>  // b.tstop
  40af80:	mov	w19, w23
  40af84:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40af88:	add	x20, x20, #0x1e8
  40af8c:	add	x20, x20, #0x138
  40af90:	adrp	x24, 412000 <_ZdlPvm@@Base+0x18c0>
  40af94:	add	x24, x24, #0xf50
  40af98:	b	40afb0 <printf@plt+0x9a60>
  40af9c:	add	x0, sp, #0x90
  40afa0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40afa4:	add	w19, w19, #0x1
  40afa8:	cmp	w21, w19
  40afac:	b.lt	40afe0 <printf@plt+0x9a90>  // b.tstop
  40afb0:	add	x8, sp, #0x90
  40afb4:	mov	w1, w19
  40afb8:	mov	w0, w19
  40afbc:	bl	40782c <printf@plt+0x62dc>
  40afc0:	mov	x5, x20
  40afc4:	mov	x4, x20
  40afc8:	mov	x3, x20
  40afcc:	mov	x2, x20
  40afd0:	add	x1, sp, #0x90
  40afd4:	mov	x0, x24
  40afd8:	bl	4089e8 <printf@plt+0x7498>
  40afdc:	b	40af9c <printf@plt+0x9a4c>
  40afe0:	ldr	x2, [x22, #96]
  40afe4:	sxtw	x0, w23
  40afe8:	b	40aff8 <printf@plt+0x9aa8>
  40afec:	add	x0, x0, #0x1
  40aff0:	cmp	w21, w0
  40aff4:	b.lt	40b084 <printf@plt+0x9b34>  // b.tstop
  40aff8:	ldrb	w1, [x2, x0]
  40affc:	cbnz	w1, 40b00c <printf@plt+0x9abc>
  40b000:	ldr	x1, [x22, #128]
  40b004:	ldrb	w1, [x1, x0]
  40b008:	cbz	w1, 40afec <printf@plt+0x9a9c>
  40b00c:	ldr	w0, [x22, #4]
  40b010:	cmp	w0, #0x0
  40b014:	b.le	40b084 <printf@plt+0x9b34>
  40b018:	mov	w19, #0x0                   	// #0
  40b01c:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b020:	add	x20, x20, #0x1e8
  40b024:	add	x20, x20, #0x138
  40b028:	adrp	x24, 412000 <_ZdlPvm@@Base+0x18c0>
  40b02c:	b	40b048 <printf@plt+0x9af8>
  40b030:	add	x0, sp, #0xa0
  40b034:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b038:	add	w19, w19, #0x1
  40b03c:	ldr	w0, [x22, #4]
  40b040:	cmp	w0, w19
  40b044:	b.le	40b084 <printf@plt+0x9b34>
  40b048:	cmp	w23, w19
  40b04c:	ccmp	w21, w19, #0x1, le
  40b050:	b.ge	40b038 <printf@plt+0x9ae8>  // b.tcont
  40b054:	add	x8, sp, #0xa0
  40b058:	mov	w1, w19
  40b05c:	mov	w0, w19
  40b060:	bl	40782c <printf@plt+0x62dc>
  40b064:	mov	x5, x20
  40b068:	mov	x4, x20
  40b06c:	mov	x3, x20
  40b070:	mov	x2, x20
  40b074:	add	x1, sp, #0xa0
  40b078:	add	x0, x24, #0xf50
  40b07c:	bl	4089e8 <printf@plt+0x7498>
  40b080:	b	40b030 <printf@plt+0x9ae0>
  40b084:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b088:	ldr	x3, [x0, #440]
  40b08c:	mov	x2, #0x4                   	// #4
  40b090:	mov	x1, #0x1                   	// #1
  40b094:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b098:	add	x0, x0, #0x6b8
  40b09c:	bl	4014e0 <fwrite@plt>
  40b0a0:	ldp	x19, x20, [sp, #16]
  40b0a4:	ldp	x21, x22, [sp, #32]
  40b0a8:	ldp	x23, x24, [sp, #48]
  40b0ac:	ldp	x29, x30, [sp], #176
  40b0b0:	ret
  40b0b4:	mov	x19, x0
  40b0b8:	add	x0, sp, #0x50
  40b0bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b0c0:	add	x0, sp, #0x40
  40b0c4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b0c8:	mov	x0, x19
  40b0cc:	bl	4014f0 <_Unwind_Resume@plt>
  40b0d0:	mov	x19, x0
  40b0d4:	b	40b0c0 <printf@plt+0x9b70>
  40b0d8:	mov	x19, x0
  40b0dc:	add	x0, sp, #0x60
  40b0e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b0e4:	mov	x0, x19
  40b0e8:	bl	4014f0 <_Unwind_Resume@plt>
  40b0ec:	mov	x19, x0
  40b0f0:	add	x0, sp, #0x70
  40b0f4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b0f8:	mov	x0, x19
  40b0fc:	bl	4014f0 <_Unwind_Resume@plt>
  40b100:	mov	x19, x0
  40b104:	add	x0, sp, #0x80
  40b108:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b10c:	mov	x0, x19
  40b110:	bl	4014f0 <_Unwind_Resume@plt>
  40b114:	mov	x19, x0
  40b118:	add	x0, sp, #0x90
  40b11c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b120:	mov	x0, x19
  40b124:	bl	4014f0 <_Unwind_Resume@plt>
  40b128:	mov	x19, x0
  40b12c:	add	x0, sp, #0xa0
  40b130:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b134:	mov	x0, x19
  40b138:	bl	4014f0 <_Unwind_Resume@plt>
  40b13c:	stp	x29, x30, [sp, #-128]!
  40b140:	mov	x29, sp
  40b144:	stp	x19, x20, [sp, #16]
  40b148:	stp	x21, x22, [sp, #32]
  40b14c:	str	x23, [sp, #48]
  40b150:	mov	x23, x0
  40b154:	mov	w19, w1
  40b158:	mov	w20, w2
  40b15c:	mov	w21, w3
  40b160:	cmp	w2, w1
  40b164:	b.le	40b1b4 <printf@plt+0x9c64>
  40b168:	cmp	w20, w19
  40b16c:	b.lt	40b18c <printf@plt+0x9c3c>  // b.tstop
  40b170:	ldr	x1, [x23, #128]
  40b174:	sxtw	x4, w19
  40b178:	ldrb	w0, [x1, x4]
  40b17c:	cbnz	w0, 40b1c8 <printf@plt+0x9c78>
  40b180:	add	x4, x4, #0x1
  40b184:	cmp	w20, w4
  40b188:	b.ge	40b178 <printf@plt+0x9c28>  // b.tcont
  40b18c:	cbnz	w21, 40b2a8 <printf@plt+0x9d58>
  40b190:	add	x8, sp, #0x40
  40b194:	mov	w1, w20
  40b198:	mov	w0, w19
  40b19c:	bl	40782c <printf@plt+0x62dc>
  40b1a0:	add	x8, sp, #0x50
  40b1a4:	mov	w1, w19
  40b1a8:	mov	w0, w19
  40b1ac:	bl	40782c <printf@plt+0x62dc>
  40b1b0:	b	40b1d8 <printf@plt+0x9c88>
  40b1b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40b1b8:	add	x1, x1, #0xfe0
  40b1bc:	mov	w0, #0x804                 	// #2052
  40b1c0:	bl	40eb6c <printf@plt+0xd61c>
  40b1c4:	b	40b168 <printf@plt+0x9c18>
  40b1c8:	cmp	w20, w4
  40b1cc:	b.lt	40b18c <printf@plt+0x9c3c>  // b.tstop
  40b1d0:	cbnz	w21, 40b190 <printf@plt+0x9c40>
  40b1d4:	b	40b2a8 <printf@plt+0x9d58>
  40b1d8:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b1dc:	add	x3, x3, #0x1e8
  40b1e0:	add	x3, x3, #0x138
  40b1e4:	mov	x5, x3
  40b1e8:	mov	x4, x3
  40b1ec:	add	x2, sp, #0x50
  40b1f0:	add	x1, sp, #0x40
  40b1f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b1f8:	add	x0, x0, #0xf68
  40b1fc:	bl	4089e8 <printf@plt+0x7498>
  40b200:	add	x0, sp, #0x50
  40b204:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b208:	add	x0, sp, #0x40
  40b20c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b210:	add	w19, w19, #0x1
  40b214:	cmp	w20, w19
  40b218:	b.lt	40b298 <printf@plt+0x9d48>  // b.tstop
  40b21c:	sbfiz	x22, x19, #2, #32
  40b220:	sub	x22, x22, #0x4
  40b224:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b228:	add	x21, x21, #0x1e8
  40b22c:	add	x21, x21, #0x138
  40b230:	b	40b274 <printf@plt+0x9d24>
  40b234:	mov	x5, x21
  40b238:	mov	x4, x21
  40b23c:	mov	x3, x21
  40b240:	add	x2, sp, #0x70
  40b244:	add	x1, sp, #0x60
  40b248:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b24c:	add	x0, x0, #0xf78
  40b250:	bl	4089e8 <printf@plt+0x7498>
  40b254:	add	x0, sp, #0x70
  40b258:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b25c:	add	x0, sp, #0x60
  40b260:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b264:	add	w19, w19, #0x1
  40b268:	add	x22, x22, #0x4
  40b26c:	cmp	w20, w19
  40b270:	b.lt	40b298 <printf@plt+0x9d48>  // b.tstop
  40b274:	ldr	x0, [x23, #88]
  40b278:	add	x8, sp, #0x60
  40b27c:	ldr	w0, [x0, x22]
  40b280:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40b284:	add	x8, sp, #0x70
  40b288:	mov	w1, w19
  40b28c:	mov	w0, w19
  40b290:	bl	40782c <printf@plt+0x62dc>
  40b294:	b	40b234 <printf@plt+0x9ce4>
  40b298:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b29c:	ldr	x1, [x0, #440]
  40b2a0:	mov	w0, #0xa                   	// #10
  40b2a4:	bl	401300 <putc@plt>
  40b2a8:	ldp	x19, x20, [sp, #16]
  40b2ac:	ldp	x21, x22, [sp, #32]
  40b2b0:	ldr	x23, [sp, #48]
  40b2b4:	ldp	x29, x30, [sp], #128
  40b2b8:	ret
  40b2bc:	mov	x19, x0
  40b2c0:	add	x0, sp, #0x50
  40b2c4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b2c8:	add	x0, sp, #0x40
  40b2cc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b2d0:	mov	x0, x19
  40b2d4:	bl	4014f0 <_Unwind_Resume@plt>
  40b2d8:	mov	x19, x0
  40b2dc:	b	40b2c8 <printf@plt+0x9d78>
  40b2e0:	mov	x19, x0
  40b2e4:	add	x0, sp, #0x70
  40b2e8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b2ec:	add	x0, sp, #0x60
  40b2f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b2f4:	mov	x0, x19
  40b2f8:	bl	4014f0 <_Unwind_Resume@plt>
  40b2fc:	mov	x19, x0
  40b300:	b	40b2ec <printf@plt+0x9d9c>
  40b304:	stp	x29, x30, [sp, #-352]!
  40b308:	mov	x29, sp
  40b30c:	stp	x19, x20, [sp, #16]
  40b310:	stp	x21, x22, [sp, #32]
  40b314:	str	x23, [sp, #48]
  40b318:	mov	x23, x0
  40b31c:	add	x8, sp, #0x40
  40b320:	mov	w0, #0x0                   	// #0
  40b324:	bl	407bac <printf@plt+0x665c>
  40b328:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b32c:	add	x2, x2, #0x1e8
  40b330:	add	x2, x2, #0x138
  40b334:	mov	x5, x2
  40b338:	mov	x4, x2
  40b33c:	mov	x3, x2
  40b340:	add	x1, sp, #0x40
  40b344:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b348:	add	x0, x0, #0xf90
  40b34c:	bl	4089e8 <printf@plt+0x7498>
  40b350:	add	x0, sp, #0x40
  40b354:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b358:	add	x8, sp, #0x50
  40b35c:	mov	w0, #0x0                   	// #0
  40b360:	bl	407b14 <printf@plt+0x65c4>
  40b364:	add	x8, sp, #0x60
  40b368:	ldr	w0, [x23, #104]
  40b36c:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40b370:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b374:	add	x3, x3, #0x1e8
  40b378:	add	x3, x3, #0x138
  40b37c:	mov	x5, x3
  40b380:	mov	x4, x3
  40b384:	add	x2, sp, #0x60
  40b388:	add	x1, sp, #0x50
  40b38c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b390:	add	x0, x0, #0xfa0
  40b394:	bl	4089e8 <printf@plt+0x7498>
  40b398:	add	x0, sp, #0x60
  40b39c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b3a0:	add	x0, sp, #0x50
  40b3a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b3a8:	mov	x19, #0x0                   	// #0
  40b3ac:	mov	w21, #0x1                   	// #1
  40b3b0:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b3b4:	add	x20, x20, #0x1e8
  40b3b8:	add	x20, x20, #0x138
  40b3bc:	b	40b4d8 <printf@plt+0x9f88>
  40b3c0:	add	x8, sp, #0x90
  40b3c4:	mov	w1, w19
  40b3c8:	mov	w0, w19
  40b3cc:	bl	40782c <printf@plt+0x62dc>
  40b3d0:	mov	x5, x20
  40b3d4:	mov	x4, x20
  40b3d8:	add	x3, sp, #0x90
  40b3dc:	add	x2, sp, #0x80
  40b3e0:	add	x1, sp, #0x70
  40b3e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b3e8:	add	x0, x0, #0xfb8
  40b3ec:	bl	4089e8 <printf@plt+0x7498>
  40b3f0:	add	x0, sp, #0x90
  40b3f4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b3f8:	add	x0, sp, #0x80
  40b3fc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b400:	add	x0, sp, #0x70
  40b404:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b408:	ldr	w0, [x23, #4]
  40b40c:	cmp	w0, w21
  40b410:	b.le	40b4f4 <printf@plt+0x9fa4>
  40b414:	add	x8, sp, #0xa0
  40b418:	mov	w0, w21
  40b41c:	bl	407b14 <printf@plt+0x65c4>
  40b420:	add	x8, sp, #0xb0
  40b424:	mov	w0, w19
  40b428:	bl	407b60 <printf@plt+0x6610>
  40b42c:	ldr	x0, [x23, #88]
  40b430:	add	x8, sp, #0xc0
  40b434:	ldr	w0, [x0, x19, lsl #2]
  40b438:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40b43c:	mov	x5, x20
  40b440:	mov	x4, x20
  40b444:	add	x3, sp, #0xc0
  40b448:	add	x2, sp, #0xb0
  40b44c:	add	x1, sp, #0xa0
  40b450:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b454:	add	x0, x0, #0xfd0
  40b458:	bl	4089e8 <printf@plt+0x7498>
  40b45c:	add	x0, sp, #0xc0
  40b460:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b464:	add	x0, sp, #0xb0
  40b468:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b46c:	add	x0, sp, #0xa0
  40b470:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b474:	add	x8, sp, #0xd0
  40b478:	mov	w0, w21
  40b47c:	bl	407bac <printf@plt+0x665c>
  40b480:	add	x8, sp, #0xe0
  40b484:	mov	w0, w19
  40b488:	bl	407b60 <printf@plt+0x6610>
  40b48c:	add	x8, sp, #0xf0
  40b490:	mov	w0, w21
  40b494:	bl	407b14 <printf@plt+0x65c4>
  40b498:	mov	x5, x20
  40b49c:	mov	x4, x20
  40b4a0:	add	x3, sp, #0xf0
  40b4a4:	add	x2, sp, #0xe0
  40b4a8:	add	x1, sp, #0xd0
  40b4ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b4b0:	add	x0, x0, #0xff0
  40b4b4:	bl	4089e8 <printf@plt+0x7498>
  40b4b8:	add	x0, sp, #0xf0
  40b4bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b4c0:	add	x0, sp, #0xe0
  40b4c4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b4c8:	add	x0, sp, #0xd0
  40b4cc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b4d0:	add	w21, w21, #0x1
  40b4d4:	add	x19, x19, #0x1
  40b4d8:	add	x8, sp, #0x70
  40b4dc:	mov	w0, w19
  40b4e0:	bl	407b60 <printf@plt+0x6610>
  40b4e4:	add	x8, sp, #0x80
  40b4e8:	mov	w0, w19
  40b4ec:	bl	407b14 <printf@plt+0x65c4>
  40b4f0:	b	40b3c0 <printf@plt+0x9e70>
  40b4f4:	add	x8, sp, #0x100
  40b4f8:	bl	407bac <printf@plt+0x665c>
  40b4fc:	add	x8, sp, #0x110
  40b500:	mov	w0, w19
  40b504:	bl	407b60 <printf@plt+0x6610>
  40b508:	add	x8, sp, #0x120
  40b50c:	ldr	w0, [x23, #108]
  40b510:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40b514:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b518:	add	x4, x4, #0x1e8
  40b51c:	add	x4, x4, #0x138
  40b520:	mov	x5, x4
  40b524:	add	x3, sp, #0x120
  40b528:	add	x2, sp, #0x110
  40b52c:	add	x1, sp, #0x100
  40b530:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40b534:	add	x0, x0, #0xfd0
  40b538:	bl	4089e8 <printf@plt+0x7498>
  40b53c:	add	x0, sp, #0x120
  40b540:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b544:	add	x0, sp, #0x110
  40b548:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b54c:	add	x0, sp, #0x100
  40b550:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b554:	add	x8, sp, #0x130
  40b558:	ldr	w0, [x23, #4]
  40b55c:	bl	407bac <printf@plt+0x665c>
  40b560:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b564:	add	x2, x2, #0x1e8
  40b568:	add	x2, x2, #0x138
  40b56c:	mov	x5, x2
  40b570:	mov	x4, x2
  40b574:	mov	x3, x2
  40b578:	add	x1, sp, #0x130
  40b57c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b580:	add	x0, x0, #0x8
  40b584:	bl	4089e8 <printf@plt+0x7498>
  40b588:	add	x0, sp, #0x130
  40b58c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b590:	ldr	w0, [x23, #120]
  40b594:	tbnz	w0, #4, 40b5ac <printf@plt+0xa05c>
  40b598:	ldp	x19, x20, [sp, #16]
  40b59c:	ldp	x21, x22, [sp, #32]
  40b5a0:	ldr	x23, [sp, #48]
  40b5a4:	ldp	x29, x30, [sp], #352
  40b5a8:	ret
  40b5ac:	add	x8, sp, #0x140
  40b5b0:	mov	w0, #0x0                   	// #0
  40b5b4:	bl	407bac <printf@plt+0x665c>
  40b5b8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b5bc:	add	x2, x2, #0x1e8
  40b5c0:	add	x2, x2, #0x138
  40b5c4:	mov	x5, x2
  40b5c8:	mov	x4, x2
  40b5cc:	mov	x3, x2
  40b5d0:	add	x1, sp, #0x140
  40b5d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b5d8:	add	x0, x0, #0x18
  40b5dc:	bl	4089e8 <printf@plt+0x7498>
  40b5e0:	add	x0, sp, #0x140
  40b5e4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b5e8:	add	x8, sp, #0x150
  40b5ec:	ldr	w0, [x23, #4]
  40b5f0:	bl	407bac <printf@plt+0x665c>
  40b5f4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b5f8:	add	x2, x2, #0x1e8
  40b5fc:	add	x2, x2, #0x138
  40b600:	mov	x5, x2
  40b604:	mov	x4, x2
  40b608:	mov	x3, x2
  40b60c:	add	x1, sp, #0x150
  40b610:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b614:	add	x0, x0, #0x28
  40b618:	bl	4089e8 <printf@plt+0x7498>
  40b61c:	add	x0, sp, #0x150
  40b620:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b624:	b	40b598 <printf@plt+0xa048>
  40b628:	mov	x19, x0
  40b62c:	add	x0, sp, #0x40
  40b630:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b634:	mov	x0, x19
  40b638:	bl	4014f0 <_Unwind_Resume@plt>
  40b63c:	mov	x19, x0
  40b640:	add	x0, sp, #0x60
  40b644:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b648:	add	x0, sp, #0x50
  40b64c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b650:	mov	x0, x19
  40b654:	bl	4014f0 <_Unwind_Resume@plt>
  40b658:	mov	x19, x0
  40b65c:	b	40b648 <printf@plt+0xa0f8>
  40b660:	mov	x19, x0
  40b664:	add	x0, sp, #0x90
  40b668:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b66c:	add	x0, sp, #0x80
  40b670:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b674:	add	x0, sp, #0x70
  40b678:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b67c:	mov	x0, x19
  40b680:	bl	4014f0 <_Unwind_Resume@plt>
  40b684:	mov	x19, x0
  40b688:	b	40b66c <printf@plt+0xa11c>
  40b68c:	mov	x19, x0
  40b690:	b	40b674 <printf@plt+0xa124>
  40b694:	mov	x19, x0
  40b698:	add	x0, sp, #0xc0
  40b69c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6a0:	add	x0, sp, #0xb0
  40b6a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6a8:	add	x0, sp, #0xa0
  40b6ac:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6b0:	mov	x0, x19
  40b6b4:	bl	4014f0 <_Unwind_Resume@plt>
  40b6b8:	mov	x19, x0
  40b6bc:	b	40b6a0 <printf@plt+0xa150>
  40b6c0:	mov	x19, x0
  40b6c4:	b	40b6a8 <printf@plt+0xa158>
  40b6c8:	mov	x19, x0
  40b6cc:	add	x0, sp, #0xf0
  40b6d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6d4:	add	x0, sp, #0xe0
  40b6d8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6dc:	add	x0, sp, #0xd0
  40b6e0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b6e4:	mov	x0, x19
  40b6e8:	bl	4014f0 <_Unwind_Resume@plt>
  40b6ec:	mov	x19, x0
  40b6f0:	b	40b6d4 <printf@plt+0xa184>
  40b6f4:	mov	x19, x0
  40b6f8:	b	40b6dc <printf@plt+0xa18c>
  40b6fc:	mov	x19, x0
  40b700:	add	x0, sp, #0x120
  40b704:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b708:	add	x0, sp, #0x110
  40b70c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b710:	add	x0, sp, #0x100
  40b714:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b718:	mov	x0, x19
  40b71c:	bl	4014f0 <_Unwind_Resume@plt>
  40b720:	mov	x19, x0
  40b724:	b	40b708 <printf@plt+0xa1b8>
  40b728:	mov	x19, x0
  40b72c:	b	40b710 <printf@plt+0xa1c0>
  40b730:	mov	x19, x0
  40b734:	add	x0, sp, #0x130
  40b738:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b73c:	mov	x0, x19
  40b740:	bl	4014f0 <_Unwind_Resume@plt>
  40b744:	mov	x19, x0
  40b748:	add	x0, sp, #0x140
  40b74c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b750:	mov	x0, x19
  40b754:	bl	4014f0 <_Unwind_Resume@plt>
  40b758:	mov	x19, x0
  40b75c:	add	x0, sp, #0x150
  40b760:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b764:	mov	x0, x19
  40b768:	bl	4014f0 <_Unwind_Resume@plt>
  40b76c:	stp	x29, x30, [sp, #-128]!
  40b770:	mov	x29, sp
  40b774:	stp	x19, x20, [sp, #16]
  40b778:	mov	x20, x0
  40b77c:	ldr	w0, [x0, #4]
  40b780:	cmp	w0, #0x0
  40b784:	b.le	40b850 <printf@plt+0xa300>
  40b788:	stp	x21, x22, [sp, #32]
  40b78c:	str	x23, [sp, #48]
  40b790:	mov	x19, #0x0                   	// #0
  40b794:	mov	w23, #0xffffffff            	// #-1
  40b798:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b79c:	add	x21, x21, #0x1e8
  40b7a0:	add	x21, x21, #0x138
  40b7a4:	b	40b800 <printf@plt+0xa2b0>
  40b7a8:	add	x8, sp, #0x40
  40b7ac:	mov	w1, w19
  40b7b0:	mov	w0, w19
  40b7b4:	bl	40782c <printf@plt+0x62dc>
  40b7b8:	mov	x5, x21
  40b7bc:	mov	x4, x21
  40b7c0:	mov	x3, x21
  40b7c4:	mov	x2, x21
  40b7c8:	add	x1, sp, #0x40
  40b7cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b7d0:	add	x0, x0, #0x38
  40b7d4:	bl	4089e8 <printf@plt+0x7498>
  40b7d8:	add	x0, sp, #0x40
  40b7dc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b7e0:	mov	w23, w19
  40b7e4:	b	40b7f0 <printf@plt+0xa2a0>
  40b7e8:	add	x0, sp, #0x50
  40b7ec:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b7f0:	add	x19, x19, #0x1
  40b7f4:	ldr	w0, [x20, #4]
  40b7f8:	cmp	w0, w19
  40b7fc:	b.le	40b844 <printf@plt+0xa2f4>
  40b800:	ldr	x0, [x20, #96]
  40b804:	ldrb	w0, [x0, x19]
  40b808:	cbz	w0, 40b7f0 <printf@plt+0xa2a0>
  40b80c:	tbnz	w23, #31, 40b7a8 <printf@plt+0xa258>
  40b810:	add	x8, sp, #0x50
  40b814:	mov	w1, w19
  40b818:	mov	w0, w19
  40b81c:	bl	40782c <printf@plt+0x62dc>
  40b820:	mov	x5, x21
  40b824:	mov	x4, x21
  40b828:	mov	x3, x21
  40b82c:	mov	x2, x21
  40b830:	add	x1, sp, #0x50
  40b834:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b838:	add	x0, x0, #0x48
  40b83c:	bl	4089e8 <printf@plt+0x7498>
  40b840:	b	40b7e8 <printf@plt+0xa298>
  40b844:	tbz	w23, #31, 40b85c <printf@plt+0xa30c>
  40b848:	ldp	x21, x22, [sp, #32]
  40b84c:	ldr	x23, [sp, #48]
  40b850:	ldp	x19, x20, [sp, #16]
  40b854:	ldp	x29, x30, [sp], #128
  40b858:	ret
  40b85c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b860:	ldr	x1, [x0, #440]
  40b864:	mov	w0, #0xa                   	// #10
  40b868:	bl	401300 <putc@plt>
  40b86c:	add	w19, w23, #0x1
  40b870:	ldr	w0, [x20, #4]
  40b874:	cmp	w19, w0
  40b878:	b.ge	40b95c <printf@plt+0xa40c>  // b.tcont
  40b87c:	sxtw	x21, w19
  40b880:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b884:	add	x22, x22, #0x1e8
  40b888:	add	x22, x22, #0x138
  40b88c:	b	40b8d4 <printf@plt+0xa384>
  40b890:	mov	x5, x22
  40b894:	mov	x4, x22
  40b898:	mov	x3, x22
  40b89c:	add	x2, sp, #0x70
  40b8a0:	add	x1, sp, #0x60
  40b8a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b8a8:	add	x0, x0, #0x58
  40b8ac:	bl	4089e8 <printf@plt+0x7498>
  40b8b0:	add	x0, sp, #0x70
  40b8b4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b8b8:	add	x0, sp, #0x60
  40b8bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b8c0:	add	w19, w19, #0x1
  40b8c4:	add	x21, x21, #0x1
  40b8c8:	ldr	w0, [x20, #4]
  40b8cc:	cmp	w0, w19
  40b8d0:	b.le	40b904 <printf@plt+0xa3b4>
  40b8d4:	ldr	x0, [x20, #96]
  40b8d8:	ldrb	w0, [x0, x21]
  40b8dc:	cbz	w0, 40b8c0 <printf@plt+0xa370>
  40b8e0:	add	x8, sp, #0x60
  40b8e4:	mov	w1, w19
  40b8e8:	mov	w0, w19
  40b8ec:	bl	40782c <printf@plt+0x62dc>
  40b8f0:	add	x8, sp, #0x70
  40b8f4:	mov	w1, w23
  40b8f8:	mov	w0, w23
  40b8fc:	bl	40782c <printf@plt+0x62dc>
  40b900:	b	40b890 <printf@plt+0xa340>
  40b904:	ldp	x21, x22, [sp, #32]
  40b908:	ldr	x23, [sp, #48]
  40b90c:	b	40b850 <printf@plt+0xa300>
  40b910:	mov	x19, x0
  40b914:	add	x0, sp, #0x40
  40b918:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b91c:	mov	x0, x19
  40b920:	bl	4014f0 <_Unwind_Resume@plt>
  40b924:	mov	x19, x0
  40b928:	add	x0, sp, #0x50
  40b92c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b930:	mov	x0, x19
  40b934:	bl	4014f0 <_Unwind_Resume@plt>
  40b938:	mov	x19, x0
  40b93c:	add	x0, sp, #0x70
  40b940:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b944:	add	x0, sp, #0x60
  40b948:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40b94c:	mov	x0, x19
  40b950:	bl	4014f0 <_Unwind_Resume@plt>
  40b954:	mov	x19, x0
  40b958:	b	40b944 <printf@plt+0xa3f4>
  40b95c:	ldp	x21, x22, [sp, #32]
  40b960:	ldr	x23, [sp, #48]
  40b964:	b	40b850 <printf@plt+0xa300>
  40b968:	stp	x29, x30, [sp, #-112]!
  40b96c:	mov	x29, sp
  40b970:	stp	x19, x20, [sp, #16]
  40b974:	stp	x21, x22, [sp, #32]
  40b978:	mov	x22, x0
  40b97c:	mov	w20, w1
  40b980:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b984:	ldr	x3, [x0, #440]
  40b988:	mov	x2, #0x33                  	// #51
  40b98c:	mov	x1, #0x1                   	// #1
  40b990:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b994:	add	x0, x0, #0x68
  40b998:	bl	4014e0 <fwrite@plt>
  40b99c:	ldr	w0, [x22]
  40b9a0:	cmp	w0, w20
  40b9a4:	b.le	40b9d0 <printf@plt+0xa480>
  40b9a8:	stp	x23, x24, [sp, #48]
  40b9ac:	stp	x25, x26, [sp, #64]
  40b9b0:	sbfiz	x24, x20, #3, #32
  40b9b4:	sub	x25, x24, #0x8
  40b9b8:	mov	x26, x25
  40b9bc:	mov	w0, #0x0                   	// #0
  40b9c0:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40b9c4:	add	x21, x21, #0x1e8
  40b9c8:	add	x21, x21, #0x138
  40b9cc:	b	40bb78 <printf@plt+0xa628>
  40b9d0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b9d4:	ldr	x3, [x0, #440]
  40b9d8:	mov	x2, #0x10                  	// #16
  40b9dc:	mov	x1, #0x1                   	// #1
  40b9e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40b9e4:	add	x0, x0, #0xa0
  40b9e8:	bl	4014e0 <fwrite@plt>
  40b9ec:	b	40bbb4 <printf@plt+0xa664>
  40b9f0:	mov	x2, x23
  40b9f4:	b	40ba10 <printf@plt+0xa4c0>
  40b9f8:	mov	x2, x23
  40b9fc:	b	40ba10 <printf@plt+0xa4c0>
  40ba00:	add	w19, w1, #0x1
  40ba04:	add	x2, x2, #0x1
  40ba08:	cmp	w4, w2
  40ba0c:	b.le	40ba2c <printf@plt+0xa4dc>
  40ba10:	mov	w1, w2
  40ba14:	mov	w19, w2
  40ba18:	ldr	x3, [x5, x2, lsl #3]
  40ba1c:	cbz	x3, 40ba00 <printf@plt+0xa4b0>
  40ba20:	ldr	w3, [x3, #32]
  40ba24:	cmp	w3, w20
  40ba28:	b.eq	40ba00 <printf@plt+0xa4b0>  // b.none
  40ba2c:	cmp	w0, w19
  40ba30:	b.ge	40bbf8 <printf@plt+0xa6a8>  // b.tcont
  40ba34:	add	x8, sp, #0x50
  40ba38:	bl	407bac <printf@plt+0x665c>
  40ba3c:	mov	x5, x21
  40ba40:	mov	x4, x21
  40ba44:	mov	x3, x21
  40ba48:	mov	x2, x21
  40ba4c:	add	x1, sp, #0x50
  40ba50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ba54:	add	x0, x0, #0x3f0
  40ba58:	bl	4089e8 <printf@plt+0x7498>
  40ba5c:	add	x0, sp, #0x50
  40ba60:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ba64:	cmp	w20, #0x0
  40ba68:	b.le	40ba80 <printf@plt+0xa530>
  40ba6c:	ldr	x0, [x22, #64]
  40ba70:	ldr	x0, [x0, x25]
  40ba74:	ldrb	w0, [x0, x23]
  40ba78:	cmp	w0, #0x2
  40ba7c:	b.eq	40baa0 <printf@plt+0xa550>  // b.none
  40ba80:	ldr	w0, [x22]
  40ba84:	cmp	w0, w20
  40ba88:	b.le	40babc <printf@plt+0xa56c>
  40ba8c:	ldr	x0, [x22, #64]
  40ba90:	ldr	x0, [x0, x24]
  40ba94:	ldrb	w0, [x0, x23]
  40ba98:	cmp	w0, #0x2
  40ba9c:	b.ne	40babc <printf@plt+0xa56c>  // b.any
  40baa0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40baa4:	ldr	x3, [x0, #440]
  40baa8:	mov	x2, #0x3                   	// #3
  40baac:	mov	x1, #0x1                   	// #1
  40bab0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40bab4:	add	x0, x0, #0x258
  40bab8:	bl	4014e0 <fwrite@plt>
  40babc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bac0:	ldr	x1, [x0, #440]
  40bac4:	mov	w0, #0x27                  	// #39
  40bac8:	bl	4013d0 <fputc@plt>
  40bacc:	add	x8, sp, #0x60
  40bad0:	mov	w0, w19
  40bad4:	bl	407bac <printf@plt+0x665c>
  40bad8:	mov	x5, x21
  40badc:	mov	x4, x21
  40bae0:	mov	x3, x21
  40bae4:	mov	x2, x21
  40bae8:	add	x1, sp, #0x60
  40baec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40baf0:	add	x0, x0, #0xb8
  40baf4:	bl	4089e8 <printf@plt+0x7498>
  40baf8:	add	x0, sp, #0x60
  40bafc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bb00:	cmp	w20, #0x0
  40bb04:	b.le	40bb1c <printf@plt+0xa5cc>
  40bb08:	ldr	x0, [x22, #64]
  40bb0c:	ldr	x0, [x0, x26]
  40bb10:	ldrb	w0, [x0, w19, sxtw]
  40bb14:	cmp	w0, #0x2
  40bb18:	b.eq	40bb3c <printf@plt+0xa5ec>  // b.none
  40bb1c:	ldr	w0, [x22]
  40bb20:	cmp	w0, w20
  40bb24:	b.le	40bb58 <printf@plt+0xa608>
  40bb28:	ldr	x0, [x22, #64]
  40bb2c:	ldr	x0, [x0, x24]
  40bb30:	ldrb	w0, [x0, w19, sxtw]
  40bb34:	cmp	w0, #0x2
  40bb38:	b.ne	40bb58 <printf@plt+0xa608>  // b.any
  40bb3c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bb40:	ldr	x3, [x0, #440]
  40bb44:	mov	x2, #0x3                   	// #3
  40bb48:	mov	x1, #0x1                   	// #1
  40bb4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40bb50:	add	x0, x0, #0x260
  40bb54:	bl	4014e0 <fwrite@plt>
  40bb58:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bb5c:	ldr	x3, [x0, #440]
  40bb60:	mov	x2, #0x3                   	// #3
  40bb64:	mov	x1, #0x1                   	// #1
  40bb68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bb6c:	add	x0, x0, #0x320
  40bb70:	bl	4014e0 <fwrite@plt>
  40bb74:	mov	w0, w19
  40bb78:	ldr	w4, [x22, #4]
  40bb7c:	cmp	w4, w0
  40bb80:	b.le	40bbac <printf@plt+0xa65c>
  40bb84:	ldr	x1, [x22, #56]
  40bb88:	ldr	x5, [x1, x24]
  40bb8c:	sxtw	x23, w0
  40bb90:	ldr	x1, [x5, x23, lsl #3]
  40bb94:	cbz	x1, 40b9f0 <printf@plt+0xa4a0>
  40bb98:	ldr	w1, [x1, #32]
  40bb9c:	cmp	w1, w20
  40bba0:	b.eq	40b9f8 <printf@plt+0xa4a8>  // b.none
  40bba4:	add	w0, w0, #0x1
  40bba8:	b	40bb78 <printf@plt+0xa628>
  40bbac:	ldp	x23, x24, [sp, #48]
  40bbb0:	ldp	x25, x26, [sp, #64]
  40bbb4:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40bbb8:	ldr	x3, [x19, #440]
  40bbbc:	mov	x2, #0x4                   	// #4
  40bbc0:	mov	x1, #0x1                   	// #1
  40bbc4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bbc8:	add	x0, x0, #0xc8
  40bbcc:	bl	4014e0 <fwrite@plt>
  40bbd0:	ldr	x3, [x19, #440]
  40bbd4:	mov	x2, #0x11                  	// #17
  40bbd8:	mov	x1, #0x1                   	// #1
  40bbdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bbe0:	add	x0, x0, #0xd0
  40bbe4:	bl	4014e0 <fwrite@plt>
  40bbe8:	ldp	x19, x20, [sp, #16]
  40bbec:	ldp	x21, x22, [sp, #32]
  40bbf0:	ldp	x29, x30, [sp], #112
  40bbf4:	ret
  40bbf8:	ldp	x23, x24, [sp, #48]
  40bbfc:	ldp	x25, x26, [sp, #64]
  40bc00:	b	40bbb4 <printf@plt+0xa664>
  40bc04:	mov	x19, x0
  40bc08:	add	x0, sp, #0x50
  40bc0c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bc10:	mov	x0, x19
  40bc14:	bl	4014f0 <_Unwind_Resume@plt>
  40bc18:	mov	x19, x0
  40bc1c:	add	x0, sp, #0x60
  40bc20:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bc24:	mov	x0, x19
  40bc28:	bl	4014f0 <_Unwind_Resume@plt>
  40bc2c:	stp	x29, x30, [sp, #-16]!
  40bc30:	mov	x29, sp
  40bc34:	mov	x2, x0
  40bc38:	mov	x0, x1
  40bc3c:	mov	w1, #0x1                   	// #1
  40bc40:	strb	w1, [x2, #20]
  40bc44:	ldr	w1, [x2, #16]
  40bc48:	bl	40b968 <printf@plt+0xa418>
  40bc4c:	ldp	x29, x30, [sp], #16
  40bc50:	ret
  40bc54:	stp	x29, x30, [sp, #-32]!
  40bc58:	mov	x29, sp
  40bc5c:	stp	x19, x20, [sp, #16]
  40bc60:	mov	x20, x0
  40bc64:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bc68:	ldr	x3, [x0, #440]
  40bc6c:	mov	x2, #0x4a                  	// #74
  40bc70:	mov	x1, #0x1                   	// #1
  40bc74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bc78:	add	x0, x0, #0xe8
  40bc7c:	bl	4014e0 <fwrite@plt>
  40bc80:	ldr	w0, [x20, #120]
  40bc84:	tst	w0, #0x1c
  40bc88:	b.ne	40bd0c <printf@plt+0xa7bc>  // b.any
  40bc8c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bc90:	ldr	x3, [x0, #440]
  40bc94:	mov	x2, #0xf                   	// #15
  40bc98:	mov	x1, #0x1                   	// #1
  40bc9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bca0:	add	x0, x0, #0x158
  40bca4:	bl	4014e0 <fwrite@plt>
  40bca8:	ldr	x19, [x20, #16]
  40bcac:	cbz	x19, 40bcc4 <printf@plt+0xa774>
  40bcb0:	mov	x1, x20
  40bcb4:	mov	x0, x19
  40bcb8:	bl	40a4a8 <printf@plt+0x8f58>
  40bcbc:	ldr	x19, [x19]
  40bcc0:	cbnz	x19, 40bcb0 <printf@plt+0xa760>
  40bcc4:	ldr	w0, [x20, #120]
  40bcc8:	tbnz	w0, #4, 40bd50 <printf@plt+0xa800>
  40bccc:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40bcd0:	ldr	x3, [x19, #440]
  40bcd4:	mov	x2, #0xd                   	// #13
  40bcd8:	mov	x1, #0x1                   	// #1
  40bcdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bce0:	add	x0, x0, #0x250
  40bce4:	bl	4014e0 <fwrite@plt>
  40bce8:	ldr	x3, [x19, #440]
  40bcec:	mov	x2, #0x52                  	// #82
  40bcf0:	mov	x1, #0x1                   	// #1
  40bcf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bcf8:	add	x0, x0, #0x260
  40bcfc:	bl	4014e0 <fwrite@plt>
  40bd00:	ldp	x19, x20, [sp, #16]
  40bd04:	ldp	x29, x30, [sp], #32
  40bd08:	ret
  40bd0c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40bd10:	ldr	x3, [x19, #440]
  40bd14:	mov	x2, #0x18                  	// #24
  40bd18:	mov	x1, #0x1                   	// #1
  40bd1c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bd20:	add	x0, x0, #0x138
  40bd24:	bl	4014e0 <fwrite@plt>
  40bd28:	mov	w1, #0x0                   	// #0
  40bd2c:	mov	x0, x20
  40bd30:	bl	40b968 <printf@plt+0xa418>
  40bd34:	ldr	x3, [x19, #440]
  40bd38:	mov	x2, #0x4                   	// #4
  40bd3c:	mov	x1, #0x1                   	// #1
  40bd40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40bd44:	add	x0, x0, #0x6b8
  40bd48:	bl	4014e0 <fwrite@plt>
  40bd4c:	b	40bc8c <printf@plt+0xa73c>
  40bd50:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bd54:	ldr	x3, [x0, #440]
  40bd58:	mov	x2, #0xe6                  	// #230
  40bd5c:	mov	x1, #0x1                   	// #1
  40bd60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bd64:	add	x0, x0, #0x168
  40bd68:	bl	4014e0 <fwrite@plt>
  40bd6c:	b	40bccc <printf@plt+0xa77c>
  40bd70:	stp	x29, x30, [sp, #-160]!
  40bd74:	mov	x29, sp
  40bd78:	stp	x21, x22, [sp, #32]
  40bd7c:	stp	x23, x24, [sp, #48]
  40bd80:	mov	x23, x0
  40bd84:	mov	w21, w1
  40bd88:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bd8c:	ldr	x3, [x0, #440]
  40bd90:	mov	x2, #0x36                  	// #54
  40bd94:	mov	x1, #0x1                   	// #1
  40bd98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bd9c:	add	x0, x0, #0x2b8
  40bda0:	bl	4014e0 <fwrite@plt>
  40bda4:	ldr	w0, [x23]
  40bda8:	cmp	w0, w21
  40bdac:	b.le	40bddc <printf@plt+0xa88c>
  40bdb0:	stp	x19, x20, [sp, #16]
  40bdb4:	stp	x25, x26, [sp, #64]
  40bdb8:	stp	x27, x28, [sp, #80]
  40bdbc:	sbfiz	x24, x21, #3, #32
  40bdc0:	sub	x25, x24, #0x8
  40bdc4:	mov	x26, x25
  40bdc8:	mov	w22, #0x0                   	// #0
  40bdcc:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40bdd0:	add	x20, x20, #0x1e8
  40bdd4:	add	x20, x20, #0x138
  40bdd8:	b	40c030 <printf@plt+0xaae0>
  40bddc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bde0:	ldr	x3, [x0, #440]
  40bde4:	mov	x2, #0x33                  	// #51
  40bde8:	mov	x1, #0x1                   	// #1
  40bdec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bdf0:	add	x0, x0, #0x2f0
  40bdf4:	bl	4014e0 <fwrite@plt>
  40bdf8:	b	40c070 <printf@plt+0xab20>
  40bdfc:	mov	x2, x6
  40be00:	b	40be1c <printf@plt+0xa8cc>
  40be04:	mov	x2, x6
  40be08:	b	40be1c <printf@plt+0xa8cc>
  40be0c:	add	w19, w0, #0x1
  40be10:	add	x2, x2, #0x1
  40be14:	cmp	w4, w2
  40be18:	b.le	40be38 <printf@plt+0xa8e8>
  40be1c:	mov	w0, w2
  40be20:	mov	w19, w2
  40be24:	ldr	x3, [x5, x2, lsl #3]
  40be28:	cbz	x3, 40be0c <printf@plt+0xa8bc>
  40be2c:	ldr	w1, [x3, #32]
  40be30:	cmp	w1, w21
  40be34:	b.eq	40be0c <printf@plt+0xa8bc>  // b.none
  40be38:	cmp	w22, w19
  40be3c:	b.ge	40c09c <printf@plt+0xab4c>  // b.tcont
  40be40:	cmp	w21, #0x0
  40be44:	b.le	40c168 <printf@plt+0xac18>
  40be48:	ldr	x0, [x23, #64]
  40be4c:	ldr	x0, [x0, x25]
  40be50:	ldrb	w0, [x0, x6]
  40be54:	cmp	w0, #0x2
  40be58:	b.eq	40be90 <printf@plt+0xa940>  // b.none
  40be5c:	ldr	w0, [x23]
  40be60:	cmp	w0, w21
  40be64:	b.gt	40c17c <printf@plt+0xac2c>
  40be68:	cmp	w21, #0x0
  40be6c:	b.le	40c0fc <printf@plt+0xabac>
  40be70:	ldr	x0, [x23, #64]
  40be74:	ldr	x0, [x0, x26]
  40be78:	ldrb	w0, [x0, w19, sxtw]
  40be7c:	cmp	w0, #0x2
  40be80:	b.eq	40bed8 <printf@plt+0xa988>  // b.none
  40be84:	mov	x28, #0x0                   	// #0
  40be88:	mov	x27, #0x0                   	// #0
  40be8c:	b	40c138 <printf@plt+0xabe8>
  40be90:	ldr	x0, [x23, #64]
  40be94:	ldr	x0, [x0, x26]
  40be98:	ldrb	w0, [x0, w19, sxtw]
  40be9c:	cmp	w0, #0x2
  40bea0:	b.eq	40becc <printf@plt+0xa97c>  // b.none
  40bea4:	ldr	w0, [x23]
  40bea8:	cmp	w0, w21
  40beac:	b.gt	40bec0 <printf@plt+0xa970>
  40beb0:	adrp	x28, 412000 <_ZdlPvm@@Base+0x18c0>
  40beb4:	add	x28, x28, #0x258
  40beb8:	mov	x27, #0x0                   	// #0
  40bebc:	b	40c138 <printf@plt+0xabe8>
  40bec0:	adrp	x28, 412000 <_ZdlPvm@@Base+0x18c0>
  40bec4:	add	x28, x28, #0x258
  40bec8:	b	40c118 <printf@plt+0xabc8>
  40becc:	adrp	x28, 412000 <_ZdlPvm@@Base+0x18c0>
  40bed0:	add	x28, x28, #0x258
  40bed4:	b	40c130 <printf@plt+0xabe0>
  40bed8:	mov	x28, #0x0                   	// #0
  40bedc:	b	40c130 <printf@plt+0xabe0>
  40bee0:	add	x0, sp, #0x60
  40bee4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bee8:	cbz	x28, 40befc <printf@plt+0xa9ac>
  40beec:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bef0:	ldr	x1, [x0, #440]
  40bef4:	mov	x0, x28
  40bef8:	bl	401290 <fputs@plt>
  40befc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bf00:	ldr	x1, [x0, #440]
  40bf04:	mov	w0, #0x27                  	// #39
  40bf08:	bl	4013d0 <fputc@plt>
  40bf0c:	add	x8, sp, #0x70
  40bf10:	mov	w0, w19
  40bf14:	bl	407bac <printf@plt+0x665c>
  40bf18:	mov	x5, x20
  40bf1c:	mov	x4, x20
  40bf20:	mov	x3, x20
  40bf24:	mov	x2, x20
  40bf28:	add	x1, sp, #0x70
  40bf2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bf30:	add	x0, x0, #0xb8
  40bf34:	bl	4089e8 <printf@plt+0x7498>
  40bf38:	add	x0, sp, #0x70
  40bf3c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bf40:	cbz	x27, 40bf54 <printf@plt+0xaa04>
  40bf44:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bf48:	ldr	x1, [x0, #440]
  40bf4c:	mov	x0, x27
  40bf50:	bl	401290 <fputs@plt>
  40bf54:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bf58:	ldr	x3, [x0, #440]
  40bf5c:	mov	x2, #0x3                   	// #3
  40bf60:	mov	x1, #0x1                   	// #1
  40bf64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bf68:	add	x0, x0, #0x320
  40bf6c:	bl	4014e0 <fwrite@plt>
  40bf70:	add	x8, sp, #0x80
  40bf74:	mov	w0, w22
  40bf78:	bl	407bac <printf@plt+0x665c>
  40bf7c:	mov	x5, x20
  40bf80:	mov	x4, x20
  40bf84:	mov	x3, x20
  40bf88:	mov	x2, x20
  40bf8c:	add	x1, sp, #0x80
  40bf90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bf94:	add	x0, x0, #0x340
  40bf98:	bl	4089e8 <printf@plt+0x7498>
  40bf9c:	add	x0, sp, #0x80
  40bfa0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bfa4:	cbz	x28, 40bfb8 <printf@plt+0xaa68>
  40bfa8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bfac:	ldr	x1, [x0, #440]
  40bfb0:	mov	x0, x28
  40bfb4:	bl	401290 <fputs@plt>
  40bfb8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bfbc:	ldr	x1, [x0, #440]
  40bfc0:	mov	w0, #0x27                  	// #39
  40bfc4:	bl	4013d0 <fputc@plt>
  40bfc8:	add	x8, sp, #0x90
  40bfcc:	mov	w0, w19
  40bfd0:	bl	407bac <printf@plt+0x665c>
  40bfd4:	mov	x5, x20
  40bfd8:	mov	x4, x20
  40bfdc:	mov	x3, x20
  40bfe0:	mov	x2, x20
  40bfe4:	add	x1, sp, #0x90
  40bfe8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40bfec:	add	x0, x0, #0xb8
  40bff0:	bl	4089e8 <printf@plt+0x7498>
  40bff4:	add	x0, sp, #0x90
  40bff8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40bffc:	cbz	x27, 40c010 <printf@plt+0xaac0>
  40c000:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c004:	ldr	x1, [x0, #440]
  40c008:	mov	x0, x27
  40c00c:	bl	401290 <fputs@plt>
  40c010:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c014:	ldr	x3, [x0, #440]
  40c018:	mov	x2, #0x3                   	// #3
  40c01c:	mov	x1, #0x1                   	// #1
  40c020:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c024:	add	x0, x0, #0x320
  40c028:	bl	4014e0 <fwrite@plt>
  40c02c:	mov	w22, w19
  40c030:	ldr	w4, [x23, #4]
  40c034:	cmp	w4, w22
  40c038:	b.le	40c064 <printf@plt+0xab14>
  40c03c:	ldr	x0, [x23, #56]
  40c040:	ldr	x5, [x0, x24]
  40c044:	sxtw	x6, w22
  40c048:	ldr	x0, [x5, x6, lsl #3]
  40c04c:	cbz	x0, 40bdfc <printf@plt+0xa8ac>
  40c050:	ldr	w0, [x0, #32]
  40c054:	cmp	w0, w21
  40c058:	b.eq	40be04 <printf@plt+0xa8b4>  // b.none
  40c05c:	add	w22, w22, #0x1
  40c060:	b	40c030 <printf@plt+0xaae0>
  40c064:	ldp	x19, x20, [sp, #16]
  40c068:	ldp	x25, x26, [sp, #64]
  40c06c:	ldp	x27, x28, [sp, #80]
  40c070:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c074:	ldr	x3, [x0, #440]
  40c078:	mov	x2, #0x15                  	// #21
  40c07c:	mov	x1, #0x1                   	// #1
  40c080:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c084:	add	x0, x0, #0x358
  40c088:	bl	4014e0 <fwrite@plt>
  40c08c:	ldp	x21, x22, [sp, #32]
  40c090:	ldp	x23, x24, [sp, #48]
  40c094:	ldp	x29, x30, [sp], #160
  40c098:	ret
  40c09c:	ldp	x19, x20, [sp, #16]
  40c0a0:	ldp	x25, x26, [sp, #64]
  40c0a4:	ldp	x27, x28, [sp, #80]
  40c0a8:	b	40c070 <printf@plt+0xab20>
  40c0ac:	mov	x19, x0
  40c0b0:	add	x0, sp, #0x60
  40c0b4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c0b8:	mov	x0, x19
  40c0bc:	bl	4014f0 <_Unwind_Resume@plt>
  40c0c0:	mov	x19, x0
  40c0c4:	add	x0, sp, #0x70
  40c0c8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c0cc:	mov	x0, x19
  40c0d0:	bl	4014f0 <_Unwind_Resume@plt>
  40c0d4:	mov	x19, x0
  40c0d8:	add	x0, sp, #0x80
  40c0dc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c0e0:	mov	x0, x19
  40c0e4:	bl	4014f0 <_Unwind_Resume@plt>
  40c0e8:	mov	x19, x0
  40c0ec:	add	x0, sp, #0x90
  40c0f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c0f4:	mov	x0, x19
  40c0f8:	bl	4014f0 <_Unwind_Resume@plt>
  40c0fc:	mov	x28, #0x0                   	// #0
  40c100:	mov	x27, #0x0                   	// #0
  40c104:	b	40c138 <printf@plt+0xabe8>
  40c108:	cmp	w21, #0x0
  40c10c:	b.gt	40be90 <printf@plt+0xa940>
  40c110:	adrp	x28, 412000 <_ZdlPvm@@Base+0x18c0>
  40c114:	add	x28, x28, #0x258
  40c118:	ldr	x0, [x23, #64]
  40c11c:	ldr	x0, [x0, x24]
  40c120:	ldrb	w0, [x0, w19, sxtw]
  40c124:	mov	x27, #0x0                   	// #0
  40c128:	cmp	w0, #0x2
  40c12c:	b.ne	40c138 <printf@plt+0xabe8>  // b.any
  40c130:	adrp	x27, 412000 <_ZdlPvm@@Base+0x18c0>
  40c134:	add	x27, x27, #0x260
  40c138:	add	x8, sp, #0x60
  40c13c:	mov	w0, w22
  40c140:	bl	407bac <printf@plt+0x665c>
  40c144:	mov	x5, x20
  40c148:	mov	x4, x20
  40c14c:	mov	x3, x20
  40c150:	mov	x2, x20
  40c154:	add	x1, sp, #0x60
  40c158:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c15c:	add	x0, x0, #0x328
  40c160:	bl	4089e8 <printf@plt+0x7498>
  40c164:	b	40bee0 <printf@plt+0xa990>
  40c168:	ldr	w0, [x23]
  40c16c:	mov	x28, #0x0                   	// #0
  40c170:	mov	x27, #0x0                   	// #0
  40c174:	cmp	w21, w0
  40c178:	b.ge	40c138 <printf@plt+0xabe8>  // b.tcont
  40c17c:	ldr	x0, [x23, #64]
  40c180:	ldr	x0, [x0, x24]
  40c184:	ldrb	w0, [x0, x6]
  40c188:	cmp	w0, #0x2
  40c18c:	b.eq	40c108 <printf@plt+0xabb8>  // b.none
  40c190:	mov	x28, #0x0                   	// #0
  40c194:	cmp	w21, #0x0
  40c198:	b.le	40c118 <printf@plt+0xabc8>
  40c19c:	ldr	x0, [x23, #64]
  40c1a0:	ldr	x0, [x0, x26]
  40c1a4:	ldrb	w0, [x0, w19, sxtw]
  40c1a8:	mov	x28, #0x0                   	// #0
  40c1ac:	cmp	w0, #0x2
  40c1b0:	b.ne	40c118 <printf@plt+0xabc8>  // b.any
  40c1b4:	mov	x28, #0x0                   	// #0
  40c1b8:	b	40c130 <printf@plt+0xabe0>
  40c1bc:	stp	x29, x30, [sp, #-16]!
  40c1c0:	mov	x29, sp
  40c1c4:	mov	x2, x0
  40c1c8:	mov	x0, x1
  40c1cc:	mov	w1, #0x1                   	// #1
  40c1d0:	strb	w1, [x2, #20]
  40c1d4:	ldr	w1, [x2, #16]
  40c1d8:	bl	40bd70 <printf@plt+0xa820>
  40c1dc:	ldp	x29, x30, [sp], #16
  40c1e0:	ret
  40c1e4:	stp	x29, x30, [sp, #-64]!
  40c1e8:	mov	x29, sp
  40c1ec:	str	x19, [sp, #16]
  40c1f0:	mov	x19, x0
  40c1f4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c1f8:	ldr	x3, [x0, #440]
  40c1fc:	mov	x2, #0x7                   	// #7
  40c200:	mov	x1, #0x1                   	// #1
  40c204:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c208:	add	x0, x0, #0x370
  40c20c:	bl	4014e0 <fwrite@plt>
  40c210:	ldr	w0, [x19, #120]
  40c214:	tbnz	w0, #5, 40c220 <printf@plt+0xacd0>
  40c218:	tst	w0, #0x1c
  40c21c:	b.ne	40c23c <printf@plt+0xacec>  // b.any
  40c220:	ldr	w0, [x19, #120]
  40c224:	tbnz	w0, #4, 40c25c <printf@plt+0xad0c>
  40c228:	tst	w0, #0xc
  40c22c:	b.ne	40c2e8 <printf@plt+0xad98>  // b.any
  40c230:	ldr	x19, [sp, #16]
  40c234:	ldp	x29, x30, [sp], #64
  40c238:	ret
  40c23c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c240:	ldr	x3, [x0, #440]
  40c244:	mov	x2, #0x8                   	// #8
  40c248:	mov	x1, #0x1                   	// #1
  40c24c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c250:	add	x0, x0, #0x378
  40c254:	bl	4014e0 <fwrite@plt>
  40c258:	b	40c220 <printf@plt+0xacd0>
  40c25c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c260:	ldr	x3, [x0, #440]
  40c264:	mov	x2, #0x65                  	// #101
  40c268:	mov	x1, #0x1                   	// #1
  40c26c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c270:	add	x0, x0, #0x388
  40c274:	bl	4014e0 <fwrite@plt>
  40c278:	add	x8, sp, #0x20
  40c27c:	mov	w0, #0x0                   	// #0
  40c280:	bl	407bac <printf@plt+0x665c>
  40c284:	add	x8, sp, #0x30
  40c288:	ldr	w0, [x19, #4]
  40c28c:	bl	407bac <printf@plt+0x665c>
  40c290:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c294:	add	x3, x3, #0x1e8
  40c298:	add	x3, x3, #0x138
  40c29c:	mov	x5, x3
  40c2a0:	mov	x4, x3
  40c2a4:	add	x2, sp, #0x30
  40c2a8:	add	x1, sp, #0x20
  40c2ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c2b0:	add	x0, x0, #0x3f0
  40c2b4:	bl	4089e8 <printf@plt+0x7498>
  40c2b8:	add	x0, sp, #0x30
  40c2bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c2c0:	add	x0, sp, #0x20
  40c2c4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c2c8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c2cc:	ldr	x3, [x0, #440]
  40c2d0:	mov	x2, #0x11                  	// #17
  40c2d4:	mov	x1, #0x1                   	// #1
  40c2d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c2dc:	add	x0, x0, #0xd0
  40c2e0:	bl	4014e0 <fwrite@plt>
  40c2e4:	b	40c230 <printf@plt+0xace0>
  40c2e8:	mov	w1, #0x0                   	// #0
  40c2ec:	mov	x0, x19
  40c2f0:	bl	40b968 <printf@plt+0xa418>
  40c2f4:	b	40c230 <printf@plt+0xace0>
  40c2f8:	mov	x19, x0
  40c2fc:	add	x0, sp, #0x30
  40c300:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c304:	add	x0, sp, #0x20
  40c308:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c30c:	mov	x0, x19
  40c310:	bl	4014f0 <_Unwind_Resume@plt>
  40c314:	mov	x19, x0
  40c318:	b	40c304 <printf@plt+0xadb4>
  40c31c:	stp	x29, x30, [sp, #-48]!
  40c320:	mov	x29, sp
  40c324:	stp	x19, x20, [sp, #16]
  40c328:	mov	x20, x0
  40c32c:	ldr	x19, [x0, #24]
  40c330:	cbnz	x19, 40c37c <printf@plt+0xae2c>
  40c334:	ldr	w0, [x20, #120]
  40c338:	tbz	w0, #5, 40c3a4 <printf@plt+0xae54>
  40c33c:	add	x8, sp, #0x20
  40c340:	ldr	w0, [x20]
  40c344:	bl	407bf8 <printf@plt+0x66a8>
  40c348:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c34c:	add	x2, x2, #0x1e8
  40c350:	add	x2, x2, #0x138
  40c354:	mov	x5, x2
  40c358:	mov	x4, x2
  40c35c:	mov	x3, x2
  40c360:	add	x1, sp, #0x20
  40c364:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c368:	add	x0, x0, #0x438
  40c36c:	bl	4089e8 <printf@plt+0x7498>
  40c370:	b	40c3c4 <printf@plt+0xae74>
  40c374:	ldr	x19, [x19, #8]
  40c378:	cbz	x19, 40c334 <printf@plt+0xade4>
  40c37c:	ldr	w1, [x20]
  40c380:	ldr	w0, [x19, #16]
  40c384:	cmp	w1, w0
  40c388:	b.gt	40c374 <printf@plt+0xae24>
  40c38c:	ldr	x0, [x19]
  40c390:	ldr	x2, [x0]
  40c394:	mov	x1, x20
  40c398:	mov	x0, x19
  40c39c:	blr	x2
  40c3a0:	b	40c374 <printf@plt+0xae24>
  40c3a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c3a8:	ldr	x3, [x0, #440]
  40c3ac:	mov	x2, #0xa                   	// #10
  40c3b0:	mov	x1, #0x1                   	// #1
  40c3b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c3b8:	add	x0, x0, #0x428
  40c3bc:	bl	4014e0 <fwrite@plt>
  40c3c0:	b	40c33c <printf@plt+0xadec>
  40c3c4:	add	x0, sp, #0x20
  40c3c8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c3cc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c3d0:	ldr	x3, [x0, #440]
  40c3d4:	mov	x2, #0x4b                  	// #75
  40c3d8:	mov	x1, #0x1                   	// #1
  40c3dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c3e0:	add	x0, x0, #0x440
  40c3e4:	bl	4014e0 <fwrite@plt>
  40c3e8:	ldr	w0, [x20, #120]
  40c3ec:	tbnz	w0, #5, 40c3f8 <printf@plt+0xaea8>
  40c3f0:	tst	w0, #0x1c
  40c3f4:	b.ne	40c444 <printf@plt+0xaef4>  // b.any
  40c3f8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c3fc:	ldr	x3, [x0, #440]
  40c400:	mov	x2, #0x26                  	// #38
  40c404:	mov	x1, #0x1                   	// #1
  40c408:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c40c:	add	x0, x0, #0x4a0
  40c410:	bl	4014e0 <fwrite@plt>
  40c414:	ldr	w0, [x20, #120]
  40c418:	tbnz	w0, #4, 40c464 <printf@plt+0xaf14>
  40c41c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c420:	ldr	x3, [x0, #440]
  40c424:	mov	x2, #0x15                  	// #21
  40c428:	mov	x1, #0x1                   	// #1
  40c42c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c430:	add	x0, x0, #0x4d0
  40c434:	bl	4014e0 <fwrite@plt>
  40c438:	ldp	x19, x20, [sp, #16]
  40c43c:	ldp	x29, x30, [sp], #48
  40c440:	ret
  40c444:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c448:	ldr	x3, [x0, #440]
  40c44c:	mov	x2, #0xb                   	// #11
  40c450:	mov	x1, #0x1                   	// #1
  40c454:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c458:	add	x0, x0, #0x490
  40c45c:	bl	4014e0 <fwrite@plt>
  40c460:	b	40c414 <printf@plt+0xaec4>
  40c464:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c468:	ldr	x3, [x0, #440]
  40c46c:	mov	x2, #0x7                   	// #7
  40c470:	mov	x1, #0x1                   	// #1
  40c474:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c478:	add	x0, x0, #0x4c8
  40c47c:	bl	4014e0 <fwrite@plt>
  40c480:	b	40c41c <printf@plt+0xaecc>
  40c484:	mov	x19, x0
  40c488:	add	x0, sp, #0x20
  40c48c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c490:	mov	x0, x19
  40c494:	bl	4014f0 <_Unwind_Resume@plt>
  40c498:	stp	x29, x30, [sp, #-96]!
  40c49c:	mov	x29, sp
  40c4a0:	stp	x19, x20, [sp, #16]
  40c4a4:	mov	x19, x0
  40c4a8:	mov	w20, w1
  40c4ac:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c4b0:	ldr	w0, [x0, #816]
  40c4b4:	cbnz	w0, 40c4d0 <printf@plt+0xaf80>
  40c4b8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c4bc:	ldr	x1, [x0, #824]
  40c4c0:	cbz	x1, 40c4d0 <printf@plt+0xaf80>
  40c4c4:	mov	x0, x19
  40c4c8:	bl	401470 <strcmp@plt>
  40c4cc:	cbz	w0, 40c50c <printf@plt+0xafbc>
  40c4d0:	mov	x1, x19
  40c4d4:	add	x0, sp, #0x20
  40c4d8:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40c4dc:	ldr	w1, [sp, #40]
  40c4e0:	ldr	w0, [sp, #44]
  40c4e4:	cmp	w1, w0
  40c4e8:	b.ge	40c54c <printf@plt+0xaffc>  // b.tcont
  40c4ec:	ldr	w0, [sp, #40]
  40c4f0:	add	w1, w0, #0x1
  40c4f4:	str	w1, [sp, #40]
  40c4f8:	ldr	x1, [sp, #32]
  40c4fc:	strb	wzr, [x1, w0, sxtw]
  40c500:	add	x0, sp, #0x20
  40c504:	bl	410680 <printf@plt+0xf130>
  40c508:	b	40c558 <printf@plt+0xb008>
  40c50c:	add	x8, sp, #0x30
  40c510:	mov	w0, w20
  40c514:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40c518:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c51c:	add	x2, x2, #0x1e8
  40c520:	add	x2, x2, #0x138
  40c524:	mov	x5, x2
  40c528:	mov	x4, x2
  40c52c:	mov	x3, x2
  40c530:	add	x1, sp, #0x30
  40c534:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c538:	add	x0, x0, #0x4e8
  40c53c:	bl	4089e8 <printf@plt+0x7498>
  40c540:	add	x0, sp, #0x30
  40c544:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c548:	b	40c5c0 <printf@plt+0xb070>
  40c54c:	add	x0, sp, #0x20
  40c550:	bl	410b88 <_ZdlPvm@@Base+0x448>
  40c554:	b	40c4ec <printf@plt+0xaf9c>
  40c558:	add	x8, sp, #0x40
  40c55c:	mov	w0, w20
  40c560:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40c564:	ldr	x1, [sp, #32]
  40c568:	add	x0, sp, #0x50
  40c56c:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  40c570:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c574:	add	x3, x3, #0x1e8
  40c578:	add	x3, x3, #0x138
  40c57c:	mov	x5, x3
  40c580:	mov	x4, x3
  40c584:	add	x2, sp, #0x50
  40c588:	add	x1, sp, #0x40
  40c58c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c590:	add	x0, x0, #0x4f0
  40c594:	bl	4089e8 <printf@plt+0x7498>
  40c598:	add	x0, sp, #0x50
  40c59c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5a0:	add	x0, sp, #0x40
  40c5a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5a8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c5ac:	add	x0, x0, #0x1e8
  40c5b0:	str	x19, [x0, #336]
  40c5b4:	str	wzr, [x0, #328]
  40c5b8:	add	x0, sp, #0x20
  40c5bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5c0:	ldp	x19, x20, [sp, #16]
  40c5c4:	ldp	x29, x30, [sp], #96
  40c5c8:	ret
  40c5cc:	mov	x19, x0
  40c5d0:	add	x0, sp, #0x30
  40c5d4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5d8:	mov	x0, x19
  40c5dc:	bl	4014f0 <_Unwind_Resume@plt>
  40c5e0:	mov	x19, x0
  40c5e4:	add	x0, sp, #0x50
  40c5e8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5ec:	add	x0, sp, #0x40
  40c5f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5f4:	add	x0, sp, #0x20
  40c5f8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c5fc:	mov	x0, x19
  40c600:	bl	4014f0 <_Unwind_Resume@plt>
  40c604:	mov	x19, x0
  40c608:	b	40c5ec <printf@plt+0xb09c>
  40c60c:	mov	x19, x0
  40c610:	b	40c5f4 <printf@plt+0xb0a4>
  40c614:	stp	x29, x30, [sp, #-16]!
  40c618:	mov	x29, sp
  40c61c:	ldr	w1, [x0, #16]
  40c620:	ldr	x0, [x0, #24]
  40c624:	bl	40c498 <printf@plt+0xaf48>
  40c628:	ldp	x29, x30, [sp], #16
  40c62c:	ret
  40c630:	stp	x29, x30, [sp, #-32]!
  40c634:	mov	x29, sp
  40c638:	stp	x19, x20, [sp, #16]
  40c63c:	mov	x19, x0
  40c640:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40c644:	ldr	x3, [x20, #440]
  40c648:	mov	x2, #0x3                   	// #3
  40c64c:	mov	x1, #0x1                   	// #1
  40c650:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c654:	add	x0, x0, #0x500
  40c658:	bl	4014e0 <fwrite@plt>
  40c65c:	ldr	x0, [x19]
  40c660:	ldr	x1, [x0, #104]
  40c664:	mov	x0, x19
  40c668:	blr	x1
  40c66c:	ldr	x1, [x20, #440]
  40c670:	mov	w0, #0xa                   	// #10
  40c674:	bl	401300 <putc@plt>
  40c678:	mov	x0, x19
  40c67c:	bl	40c614 <printf@plt+0xb0c4>
  40c680:	ldr	x3, [x20, #440]
  40c684:	mov	x2, #0x2                   	// #2
  40c688:	mov	x1, #0x1                   	// #1
  40c68c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c690:	add	x0, x0, #0x508
  40c694:	bl	4014e0 <fwrite@plt>
  40c698:	ldr	x0, [x19]
  40c69c:	ldr	x2, [x0, #112]
  40c6a0:	mov	w1, #0x0                   	// #0
  40c6a4:	mov	x0, x19
  40c6a8:	blr	x2
  40c6ac:	ldr	x1, [x20, #440]
  40c6b0:	mov	w0, #0xa                   	// #10
  40c6b4:	bl	401300 <putc@plt>
  40c6b8:	ldp	x19, x20, [sp, #16]
  40c6bc:	ldp	x29, x30, [sp], #32
  40c6c0:	ret
  40c6c4:	stp	x29, x30, [sp, #-32]!
  40c6c8:	mov	x29, sp
  40c6cc:	stp	x19, x20, [sp, #16]
  40c6d0:	mov	x19, x0
  40c6d4:	mov	w0, #0x1                   	// #1
  40c6d8:	strb	w0, [x19, #20]
  40c6dc:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40c6e0:	ldr	x3, [x20, #440]
  40c6e4:	mov	x2, #0xa                   	// #10
  40c6e8:	mov	x1, #0x1                   	// #1
  40c6ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c6f0:	add	x0, x0, #0x510
  40c6f4:	bl	4014e0 <fwrite@plt>
  40c6f8:	ldr	w1, [x19, #48]
  40c6fc:	ldr	x0, [x19, #40]
  40c700:	bl	40c498 <printf@plt+0xaf48>
  40c704:	add	x0, x19, #0x18
  40c708:	bl	4058a8 <printf@plt+0x4358>
  40c70c:	ldr	x3, [x20, #440]
  40c710:	mov	x2, #0x6                   	// #6
  40c714:	mov	x1, #0x1                   	// #1
  40c718:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c71c:	add	x0, x0, #0x5f0
  40c720:	bl	4014e0 <fwrite@plt>
  40c724:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c728:	mov	w1, #0x1                   	// #1
  40c72c:	str	w1, [x0, #816]
  40c730:	ldp	x19, x20, [sp, #16]
  40c734:	ldp	x29, x30, [sp], #32
  40c738:	ret
  40c73c:	stp	x29, x30, [sp, #-48]!
  40c740:	mov	x29, sp
  40c744:	str	x19, [sp, #16]
  40c748:	mov	x19, x0
  40c74c:	bl	40c614 <printf@plt+0xb0c4>
  40c750:	add	x8, sp, #0x20
  40c754:	ldr	w1, [x19, #44]
  40c758:	ldr	w0, [x19, #40]
  40c75c:	bl	40782c <printf@plt+0x62dc>
  40c760:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c764:	add	x2, x2, #0x1e8
  40c768:	add	x2, x2, #0x138
  40c76c:	mov	x5, x2
  40c770:	mov	x4, x2
  40c774:	mov	x3, x2
  40c778:	add	x1, sp, #0x20
  40c77c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c780:	add	x0, x0, #0x520
  40c784:	bl	4089e8 <printf@plt+0x7498>
  40c788:	add	x0, sp, #0x20
  40c78c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c790:	mov	x0, x19
  40c794:	bl	409fc0 <printf@plt+0x8a70>
  40c798:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c79c:	ldr	x3, [x0, #440]
  40c7a0:	mov	x2, #0x7                   	// #7
  40c7a4:	mov	x1, #0x1                   	// #1
  40c7a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c7ac:	add	x0, x0, #0x538
  40c7b0:	bl	4014e0 <fwrite@plt>
  40c7b4:	ldr	x19, [sp, #16]
  40c7b8:	ldp	x29, x30, [sp], #48
  40c7bc:	ret
  40c7c0:	mov	x19, x0
  40c7c4:	add	x0, sp, #0x20
  40c7c8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c7cc:	mov	x0, x19
  40c7d0:	bl	4014f0 <_Unwind_Resume@plt>
  40c7d4:	stp	x29, x30, [sp, #-128]!
  40c7d8:	mov	x29, sp
  40c7dc:	stp	x19, x20, [sp, #16]
  40c7e0:	mov	x19, x0
  40c7e4:	ldr	w0, [x0, #72]
  40c7e8:	cbz	w0, 40c910 <printf@plt+0xb3c0>
  40c7ec:	mov	x0, x19
  40c7f0:	bl	40c614 <printf@plt+0xb0c4>
  40c7f4:	add	x8, sp, #0x30
  40c7f8:	ldr	w1, [x19, #40]
  40c7fc:	ldr	w0, [x19, #32]
  40c800:	bl	407740 <printf@plt+0x61f0>
  40c804:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c808:	add	x2, x2, #0x1e8
  40c80c:	add	x2, x2, #0x138
  40c810:	mov	x5, x2
  40c814:	mov	x4, x2
  40c818:	mov	x3, x2
  40c81c:	add	x1, sp, #0x30
  40c820:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c824:	add	x0, x0, #0x540
  40c828:	bl	4089e8 <printf@plt+0x7498>
  40c82c:	add	x0, sp, #0x30
  40c830:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c834:	ldr	x0, [x19, #56]
  40c838:	bl	409e94 <printf@plt+0x8944>
  40c83c:	ldr	w0, [x19, #72]
  40c840:	cmp	w0, #0x0
  40c844:	b.le	40c878 <printf@plt+0xb328>
  40c848:	str	x21, [sp, #32]
  40c84c:	mov	x20, #0x0                   	// #0
  40c850:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40c854:	ldr	x0, [x19, #64]
  40c858:	ldr	x1, [x21, #440]
  40c85c:	ldrb	w0, [x0, x20]
  40c860:	bl	401300 <putc@plt>
  40c864:	add	x20, x20, #0x1
  40c868:	ldr	w0, [x19, #72]
  40c86c:	cmp	w0, w20
  40c870:	b.gt	40c854 <printf@plt+0xb304>
  40c874:	ldr	x21, [sp, #32]
  40c878:	ldr	x0, [x19, #56]
  40c87c:	bl	405d60 <printf@plt+0x4810>
  40c880:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40c884:	ldr	x3, [x0, #440]
  40c888:	mov	x2, #0x7                   	// #7
  40c88c:	mov	x1, #0x1                   	// #1
  40c890:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c894:	add	x0, x0, #0x538
  40c898:	bl	4014e0 <fwrite@plt>
  40c89c:	add	x8, sp, #0x40
  40c8a0:	ldr	w1, [x19, #44]
  40c8a4:	ldr	w0, [x19, #40]
  40c8a8:	bl	4078c0 <printf@plt+0x6370>
  40c8ac:	add	x8, sp, #0x50
  40c8b0:	ldr	w1, [x19, #40]
  40c8b4:	ldr	w0, [x19, #32]
  40c8b8:	bl	407740 <printf@plt+0x61f0>
  40c8bc:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c8c0:	add	x3, x3, #0x1e8
  40c8c4:	add	x3, x3, #0x138
  40c8c8:	mov	x5, x3
  40c8cc:	mov	x4, x3
  40c8d0:	add	x2, sp, #0x50
  40c8d4:	add	x1, sp, #0x40
  40c8d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c8dc:	add	x0, x0, #0x558
  40c8e0:	bl	4089e8 <printf@plt+0x7498>
  40c8e4:	add	x0, sp, #0x50
  40c8e8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c8ec:	add	x0, sp, #0x40
  40c8f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c8f4:	ldrsw	x0, [x19, #72]
  40c8f8:	ldr	x1, [x19, #64]
  40c8fc:	ldrb	w0, [x1, x0]
  40c900:	cbnz	w0, 40c954 <printf@plt+0xb404>
  40c904:	ldp	x19, x20, [sp, #16]
  40c908:	ldp	x29, x30, [sp], #128
  40c90c:	ret
  40c910:	add	x8, sp, #0x60
  40c914:	ldr	w1, [x19, #40]
  40c918:	ldr	w0, [x19, #32]
  40c91c:	bl	407740 <printf@plt+0x61f0>
  40c920:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c924:	add	x2, x2, #0x1e8
  40c928:	add	x2, x2, #0x138
  40c92c:	mov	x5, x2
  40c930:	mov	x4, x2
  40c934:	mov	x3, x2
  40c938:	add	x1, sp, #0x60
  40c93c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40c940:	add	x0, x0, #0xf90
  40c944:	bl	4089e8 <printf@plt+0x7498>
  40c948:	add	x0, sp, #0x60
  40c94c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c950:	b	40c8f4 <printf@plt+0xb3a4>
  40c954:	mov	x0, x19
  40c958:	bl	40c614 <printf@plt+0xb0c4>
  40c95c:	add	x8, sp, #0x70
  40c960:	ldr	w1, [x19, #44]
  40c964:	ldr	w0, [x19, #40]
  40c968:	bl	407954 <printf@plt+0x6404>
  40c96c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40c970:	add	x2, x2, #0x1e8
  40c974:	add	x2, x2, #0x138
  40c978:	mov	x5, x2
  40c97c:	mov	x4, x2
  40c980:	mov	x3, x2
  40c984:	add	x1, sp, #0x70
  40c988:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c98c:	add	x0, x0, #0x520
  40c990:	bl	4089e8 <printf@plt+0x7498>
  40c994:	add	x0, sp, #0x70
  40c998:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c99c:	ldr	x0, [x19, #56]
  40c9a0:	bl	409e94 <printf@plt+0x8944>
  40c9a4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40c9a8:	ldrsw	x0, [x19, #72]
  40c9ac:	ldr	x2, [x19, #64]
  40c9b0:	ldr	x1, [x20, #440]
  40c9b4:	add	x0, x2, x0
  40c9b8:	bl	401290 <fputs@plt>
  40c9bc:	ldr	x0, [x19, #56]
  40c9c0:	bl	405d60 <printf@plt+0x4810>
  40c9c4:	ldr	x3, [x20, #440]
  40c9c8:	mov	x2, #0x7                   	// #7
  40c9cc:	mov	x1, #0x1                   	// #1
  40c9d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40c9d4:	add	x0, x0, #0x538
  40c9d8:	bl	4014e0 <fwrite@plt>
  40c9dc:	b	40c904 <printf@plt+0xb3b4>
  40c9e0:	str	x21, [sp, #32]
  40c9e4:	mov	x19, x0
  40c9e8:	add	x0, sp, #0x30
  40c9ec:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40c9f0:	mov	x0, x19
  40c9f4:	bl	4014f0 <_Unwind_Resume@plt>
  40c9f8:	mov	x19, x0
  40c9fc:	add	x0, sp, #0x50
  40ca00:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ca04:	str	x21, [sp, #32]
  40ca08:	add	x0, sp, #0x40
  40ca0c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ca10:	mov	x0, x19
  40ca14:	bl	4014f0 <_Unwind_Resume@plt>
  40ca18:	mov	x19, x0
  40ca1c:	b	40ca04 <printf@plt+0xb4b4>
  40ca20:	str	x21, [sp, #32]
  40ca24:	mov	x19, x0
  40ca28:	add	x0, sp, #0x60
  40ca2c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ca30:	mov	x0, x19
  40ca34:	bl	4014f0 <_Unwind_Resume@plt>
  40ca38:	str	x21, [sp, #32]
  40ca3c:	mov	x19, x0
  40ca40:	add	x0, sp, #0x70
  40ca44:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ca48:	mov	x0, x19
  40ca4c:	bl	4014f0 <_Unwind_Resume@plt>
  40ca50:	stp	x29, x30, [sp, #-48]!
  40ca54:	mov	x29, sp
  40ca58:	str	x19, [sp, #16]
  40ca5c:	mov	x19, x0
  40ca60:	bl	40c614 <printf@plt+0xb0c4>
  40ca64:	add	x8, sp, #0x20
  40ca68:	ldr	w1, [x19, #44]
  40ca6c:	ldr	w0, [x19, #40]
  40ca70:	bl	4079e8 <printf@plt+0x6498>
  40ca74:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ca78:	add	x2, x2, #0x1e8
  40ca7c:	add	x2, x2, #0x138
  40ca80:	mov	x5, x2
  40ca84:	mov	x4, x2
  40ca88:	mov	x3, x2
  40ca8c:	add	x1, sp, #0x20
  40ca90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40ca94:	add	x0, x0, #0x520
  40ca98:	bl	4089e8 <printf@plt+0x7498>
  40ca9c:	add	x0, sp, #0x20
  40caa0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40caa4:	mov	x0, x19
  40caa8:	bl	409fc0 <printf@plt+0x8a70>
  40caac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40cab0:	ldr	x3, [x0, #440]
  40cab4:	mov	x2, #0x7                   	// #7
  40cab8:	mov	x1, #0x1                   	// #1
  40cabc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cac0:	add	x0, x0, #0x538
  40cac4:	bl	4014e0 <fwrite@plt>
  40cac8:	ldr	x19, [sp, #16]
  40cacc:	ldp	x29, x30, [sp], #48
  40cad0:	ret
  40cad4:	mov	x19, x0
  40cad8:	add	x0, sp, #0x20
  40cadc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cae0:	mov	x0, x19
  40cae4:	bl	4014f0 <_Unwind_Resume@plt>
  40cae8:	stp	x29, x30, [sp, #-256]!
  40caec:	mov	x29, sp
  40caf0:	stp	x19, x20, [sp, #16]
  40caf4:	stp	x21, x22, [sp, #32]
  40caf8:	stp	x23, x24, [sp, #48]
  40cafc:	mov	x19, x0
  40cb00:	mov	w23, w1
  40cb04:	mov	w24, w2
  40cb08:	mov	x22, x3
  40cb0c:	mov	x21, x4
  40cb10:	ldr	w1, [x0, #40]
  40cb14:	ldr	w2, [x0, #44]
  40cb18:	cmp	w1, w2
  40cb1c:	b.gt	40cb40 <printf@plt+0xb5f0>
  40cb20:	ldr	x0, [x0, #48]
  40cb24:	ldr	x3, [x0, #128]
  40cb28:	sxtw	x6, w1
  40cb2c:	ldrb	w0, [x3, x6]
  40cb30:	cbnz	w0, 40cb7c <printf@plt+0xb62c>
  40cb34:	add	x6, x6, #0x1
  40cb38:	cmp	w2, w6
  40cb3c:	b.ge	40cb2c <printf@plt+0xb5dc>  // b.tcont
  40cb40:	cbnz	w5, 40d00c <printf@plt+0xbabc>
  40cb44:	add	x8, sp, #0x50
  40cb48:	ldr	w0, [x19, #32]
  40cb4c:	bl	40778c <printf@plt+0x623c>
  40cb50:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cb54:	add	x2, x2, #0x1e8
  40cb58:	add	x2, x2, #0x138
  40cb5c:	mov	x5, x2
  40cb60:	mov	x4, x2
  40cb64:	mov	x3, x2
  40cb68:	add	x1, sp, #0x50
  40cb6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cb70:	add	x0, x0, #0x570
  40cb74:	bl	4089e8 <printf@plt+0x7498>
  40cb78:	b	40cb8c <printf@plt+0xb63c>
  40cb7c:	cmp	w2, w6
  40cb80:	b.lt	40cb40 <printf@plt+0xb5f0>  // b.tstop
  40cb84:	cbnz	w5, 40cb44 <printf@plt+0xb5f4>
  40cb88:	b	40d00c <printf@plt+0xbabc>
  40cb8c:	add	x0, sp, #0x50
  40cb90:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cb94:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40cb98:	ldr	x3, [x20, #440]
  40cb9c:	mov	x2, #0x17                  	// #23
  40cba0:	mov	x1, #0x1                   	// #1
  40cba4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cba8:	add	x0, x0, #0x578
  40cbac:	bl	4014e0 <fwrite@plt>
  40cbb0:	ldr	x3, [x20, #440]
  40cbb4:	mov	x2, #0x4                   	// #4
  40cbb8:	mov	x1, #0x1                   	// #1
  40cbbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cbc0:	add	x0, x0, #0x590
  40cbc4:	bl	4014e0 <fwrite@plt>
  40cbc8:	ldr	w20, [x19, #40]
  40cbcc:	ldr	w1, [x19, #44]
  40cbd0:	cmp	w20, w1
  40cbd4:	b.gt	40cd20 <printf@plt+0xb7d0>
  40cbd8:	sxtw	x5, w20
  40cbdc:	add	x2, x22, #0x8
  40cbe0:	b	40cbf0 <printf@plt+0xb6a0>
  40cbe4:	add	x5, x5, #0x1
  40cbe8:	cmp	w1, w5
  40cbec:	b.lt	40cc3c <printf@plt+0xb6ec>  // b.tstop
  40cbf0:	lsl	x0, x5, #4
  40cbf4:	ldr	w0, [x2, x0]
  40cbf8:	cbnz	w0, 40cbe4 <printf@plt+0xb694>
  40cbfc:	ldr	x0, [x19, #48]
  40cc00:	ldr	x0, [x0, #128]
  40cc04:	ldrb	w0, [x0, x5]
  40cc08:	cbnz	w0, 40cbe4 <printf@plt+0xb694>
  40cc0c:	cmp	w1, w5
  40cc10:	b.lt	40cc5c <printf@plt+0xb70c>  // b.tstop
  40cc14:	add	x8, sp, #0x80
  40cc18:	mov	w0, w20
  40cc1c:	bl	40782c <printf@plt+0x62dc>
  40cc20:	ldr	w0, [x19, #44]
  40cc24:	ldr	w1, [x19, #40]
  40cc28:	sub	w0, w0, w1
  40cc2c:	add	x8, sp, #0x90
  40cc30:	add	w0, w0, #0x1
  40cc34:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40cc38:	b	40ce04 <printf@plt+0xb8b4>
  40cc3c:	stp	x25, x26, [sp, #64]
  40cc40:	sxtw	x25, w20
  40cc44:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cc48:	add	x24, x24, #0x1e8
  40cc4c:	add	x24, x24, #0x138
  40cc50:	adrp	x26, 413000 <_ZdlPvm@@Base+0x28c0>
  40cc54:	add	x26, x26, #0x5a8
  40cc58:	b	40cc80 <printf@plt+0xb730>
  40cc5c:	stp	x25, x26, [sp, #64]
  40cc60:	b	40cc40 <printf@plt+0xb6f0>
  40cc64:	add	x0, sp, #0x60
  40cc68:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cc6c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40cc70:	ldr	x1, [x0, #440]
  40cc74:	mov	w0, #0x2b                  	// #43
  40cc78:	bl	401300 <putc@plt>
  40cc7c:	add	x25, x25, #0x1
  40cc80:	ldr	x0, [x19, #48]
  40cc84:	ldr	x0, [x0, #128]
  40cc88:	ldrb	w0, [x0, x25]
  40cc8c:	cbz	w0, 40ccfc <printf@plt+0xb7ac>
  40cc90:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40cc94:	ldr	x3, [x0, #440]
  40cc98:	mov	x2, #0xc                   	// #12
  40cc9c:	mov	x1, #0x1                   	// #1
  40cca0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cca4:	add	x0, x0, #0x598
  40cca8:	bl	4014e0 <fwrite@plt>
  40ccac:	add	w20, w20, #0x1
  40ccb0:	ldr	w1, [x19, #44]
  40ccb4:	cmp	w1, w20
  40ccb8:	b.lt	40cd1c <printf@plt+0xb7cc>  // b.tstop
  40ccbc:	ldr	w0, [x19, #40]
  40ccc0:	cmp	w0, w20
  40ccc4:	b.ge	40cc7c <printf@plt+0xb72c>  // b.tcont
  40ccc8:	cbz	x21, 40cc6c <printf@plt+0xb71c>
  40cccc:	add	x8, sp, #0x60
  40ccd0:	ldr	w0, [x21, x25, lsl #2]
  40ccd4:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40ccd8:	mov	x5, x24
  40ccdc:	mov	x4, x24
  40cce0:	mov	x3, x24
  40cce4:	mov	x2, x24
  40cce8:	add	x1, sp, #0x60
  40ccec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40ccf0:	add	x0, x0, #0xf08
  40ccf4:	bl	4089e8 <printf@plt+0x7498>
  40ccf8:	b	40cc64 <printf@plt+0xb714>
  40ccfc:	mov	x5, x24
  40cd00:	mov	x4, x24
  40cd04:	mov	x3, x24
  40cd08:	mov	x2, x24
  40cd0c:	add	x1, x22, x25, lsl #4
  40cd10:	mov	x0, x26
  40cd14:	bl	4089e8 <printf@plt+0x7498>
  40cd18:	b	40ccac <printf@plt+0xb75c>
  40cd1c:	ldp	x25, x26, [sp, #64]
  40cd20:	add	x8, sp, #0x70
  40cd24:	ldr	w0, [x19, #40]
  40cd28:	bl	40782c <printf@plt+0x62dc>
  40cd2c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cd30:	add	x2, x2, #0x1e8
  40cd34:	add	x2, x2, #0x138
  40cd38:	mov	x5, x2
  40cd3c:	mov	x4, x2
  40cd40:	mov	x3, x2
  40cd44:	add	x1, sp, #0x70
  40cd48:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cd4c:	add	x0, x0, #0x5b0
  40cd50:	bl	4089e8 <printf@plt+0x7498>
  40cd54:	add	x0, sp, #0x70
  40cd58:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cd5c:	cbnz	w23, 40ce54 <printf@plt+0xb904>
  40cd60:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40cd64:	ldr	x1, [x20, #440]
  40cd68:	mov	w0, #0xa                   	// #10
  40cd6c:	bl	4013d0 <fputc@plt>
  40cd70:	ldr	x3, [x20, #440]
  40cd74:	mov	x2, #0xa                   	// #10
  40cd78:	mov	x1, #0x1                   	// #1
  40cd7c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cd80:	add	x0, x0, #0x510
  40cd84:	bl	4014e0 <fwrite@plt>
  40cd88:	ldr	x0, [x19, #56]
  40cd8c:	bl	409ca8 <printf@plt+0x8758>
  40cd90:	mov	x0, x19
  40cd94:	bl	40c614 <printf@plt+0xb0c4>
  40cd98:	ldr	x1, [x20, #440]
  40cd9c:	ldr	x0, [x19, #64]
  40cda0:	bl	401290 <fputs@plt>
  40cda4:	ldr	x3, [x20, #440]
  40cda8:	mov	x2, #0xe                   	// #14
  40cdac:	mov	x1, #0x1                   	// #1
  40cdb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cdb4:	add	x0, x0, #0x5e8
  40cdb8:	bl	4014e0 <fwrite@plt>
  40cdbc:	ldr	x0, [x19, #56]
  40cdc0:	ldrb	w0, [x0, #44]
  40cdc4:	cbnz	w0, 40cf54 <printf@plt+0xba04>
  40cdc8:	add	x8, sp, #0xd0
  40cdcc:	ldr	w1, [x19, #44]
  40cdd0:	ldr	w0, [x19, #40]
  40cdd4:	bl	40782c <printf@plt+0x62dc>
  40cdd8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cddc:	add	x2, x2, #0x1e8
  40cde0:	add	x2, x2, #0x138
  40cde4:	mov	x5, x2
  40cde8:	mov	x4, x2
  40cdec:	mov	x3, x2
  40cdf0:	add	x1, sp, #0xd0
  40cdf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cdf8:	add	x0, x0, #0x618
  40cdfc:	bl	4089e8 <printf@plt+0x7498>
  40ce00:	b	40cf90 <printf@plt+0xba40>
  40ce04:	add	x8, sp, #0xa0
  40ce08:	add	w0, w24, #0x1
  40ce0c:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40ce10:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ce14:	add	x4, x4, #0x1e8
  40ce18:	add	x4, x4, #0x138
  40ce1c:	mov	x5, x4
  40ce20:	add	x3, sp, #0xa0
  40ce24:	add	x2, sp, #0x90
  40ce28:	add	x1, sp, #0x80
  40ce2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40ce30:	add	x0, x0, #0x5c0
  40ce34:	bl	4089e8 <printf@plt+0x7498>
  40ce38:	add	x0, sp, #0xa0
  40ce3c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ce40:	add	x0, sp, #0x90
  40ce44:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ce48:	add	x0, sp, #0x80
  40ce4c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40ce50:	b	40cd5c <printf@plt+0xb80c>
  40ce54:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40ce58:	ldr	x3, [x20, #440]
  40ce5c:	mov	x2, #0x3                   	// #3
  40ce60:	mov	x1, #0x1                   	// #1
  40ce64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40ce68:	add	x0, x0, #0x5e0
  40ce6c:	bl	4014e0 <fwrite@plt>
  40ce70:	ldr	x1, [x20, #440]
  40ce74:	mov	w0, #0xa                   	// #10
  40ce78:	bl	4013d0 <fputc@plt>
  40ce7c:	ldr	x3, [x20, #440]
  40ce80:	mov	x2, #0xa                   	// #10
  40ce84:	mov	x1, #0x1                   	// #1
  40ce88:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40ce8c:	add	x0, x0, #0x510
  40ce90:	bl	4014e0 <fwrite@plt>
  40ce94:	ldr	x0, [x19, #56]
  40ce98:	bl	409ca8 <printf@plt+0x8758>
  40ce9c:	mov	x0, x19
  40cea0:	bl	40c614 <printf@plt+0xb0c4>
  40cea4:	ldr	x1, [x20, #440]
  40cea8:	ldr	x0, [x19, #64]
  40ceac:	bl	401290 <fputs@plt>
  40ceb0:	ldr	x3, [x20, #440]
  40ceb4:	mov	x2, #0xe                   	// #14
  40ceb8:	mov	x1, #0x1                   	// #1
  40cebc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cec0:	add	x0, x0, #0x5e8
  40cec4:	bl	4014e0 <fwrite@plt>
  40cec8:	ldr	x0, [x19, #56]
  40cecc:	ldrb	w0, [x0, #44]
  40ced0:	cbnz	w0, 40cf54 <printf@plt+0xba04>
  40ced4:	add	x8, sp, #0xb0
  40ced8:	ldr	w1, [x19, #44]
  40cedc:	ldr	w0, [x19, #40]
  40cee0:	bl	40782c <printf@plt+0x62dc>
  40cee4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cee8:	add	x2, x2, #0x1e8
  40ceec:	add	x2, x2, #0x138
  40cef0:	mov	x5, x2
  40cef4:	mov	x4, x2
  40cef8:	mov	x3, x2
  40cefc:	add	x1, sp, #0xb0
  40cf00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cf04:	add	x0, x0, #0x5f8
  40cf08:	bl	4089e8 <printf@plt+0x7498>
  40cf0c:	add	x0, sp, #0xb0
  40cf10:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cf14:	add	x8, sp, #0xc0
  40cf18:	ldr	w1, [x19, #44]
  40cf1c:	ldr	w0, [x19, #40]
  40cf20:	bl	4079e8 <printf@plt+0x6498>
  40cf24:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cf28:	add	x2, x2, #0x1e8
  40cf2c:	add	x2, x2, #0x138
  40cf30:	mov	x5, x2
  40cf34:	mov	x4, x2
  40cf38:	mov	x3, x2
  40cf3c:	add	x1, sp, #0xc0
  40cf40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cf44:	add	x0, x0, #0x618
  40cf48:	bl	4089e8 <printf@plt+0x7498>
  40cf4c:	add	x0, sp, #0xc0
  40cf50:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cf54:	add	x8, sp, #0xe0
  40cf58:	ldr	w1, [x19, #40]
  40cf5c:	ldr	w0, [x19, #32]
  40cf60:	bl	4077dc <printf@plt+0x628c>
  40cf64:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cf68:	add	x2, x2, #0x1e8
  40cf6c:	add	x2, x2, #0x138
  40cf70:	mov	x5, x2
  40cf74:	mov	x4, x2
  40cf78:	mov	x3, x2
  40cf7c:	add	x1, sp, #0xe0
  40cf80:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cf84:	add	x0, x0, #0x630
  40cf88:	bl	4089e8 <printf@plt+0x7498>
  40cf8c:	b	40cf9c <printf@plt+0xba4c>
  40cf90:	add	x0, sp, #0xd0
  40cf94:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cf98:	b	40cf54 <printf@plt+0xba04>
  40cf9c:	add	x0, sp, #0xe0
  40cfa0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cfa4:	add	x8, sp, #0xf0
  40cfa8:	ldr	w1, [x19, #40]
  40cfac:	ldr	w0, [x19, #32]
  40cfb0:	bl	407740 <printf@plt+0x61f0>
  40cfb4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40cfb8:	add	x2, x2, #0x1e8
  40cfbc:	add	x2, x2, #0x138
  40cfc0:	mov	x5, x2
  40cfc4:	mov	x4, x2
  40cfc8:	mov	x3, x2
  40cfcc:	add	x1, sp, #0xf0
  40cfd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cfd4:	add	x0, x0, #0x640
  40cfd8:	bl	4089e8 <printf@plt+0x7498>
  40cfdc:	add	x0, sp, #0xf0
  40cfe0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40cfe4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40cfe8:	ldr	x3, [x0, #440]
  40cfec:	mov	x2, #0x19                  	// #25
  40cff0:	mov	x1, #0x1                   	// #1
  40cff4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40cff8:	add	x0, x0, #0x650
  40cffc:	bl	4014e0 <fwrite@plt>
  40d000:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d004:	mov	w1, #0x1                   	// #1
  40d008:	str	w1, [x0, #816]
  40d00c:	ldp	x19, x20, [sp, #16]
  40d010:	ldp	x21, x22, [sp, #32]
  40d014:	ldp	x23, x24, [sp, #48]
  40d018:	ldp	x29, x30, [sp], #256
  40d01c:	ret
  40d020:	stp	x25, x26, [sp, #64]
  40d024:	mov	x19, x0
  40d028:	add	x0, sp, #0x50
  40d02c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d030:	mov	x0, x19
  40d034:	bl	4014f0 <_Unwind_Resume@plt>
  40d038:	mov	x19, x0
  40d03c:	add	x0, sp, #0x60
  40d040:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d044:	mov	x0, x19
  40d048:	bl	4014f0 <_Unwind_Resume@plt>
  40d04c:	stp	x25, x26, [sp, #64]
  40d050:	mov	x19, x0
  40d054:	add	x0, sp, #0x70
  40d058:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d05c:	mov	x0, x19
  40d060:	bl	4014f0 <_Unwind_Resume@plt>
  40d064:	mov	x19, x0
  40d068:	add	x0, sp, #0xa0
  40d06c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d070:	add	x0, sp, #0x90
  40d074:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d078:	stp	x25, x26, [sp, #64]
  40d07c:	add	x0, sp, #0x80
  40d080:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d084:	mov	x0, x19
  40d088:	bl	4014f0 <_Unwind_Resume@plt>
  40d08c:	mov	x19, x0
  40d090:	b	40d070 <printf@plt+0xbb20>
  40d094:	mov	x19, x0
  40d098:	b	40d078 <printf@plt+0xbb28>
  40d09c:	stp	x25, x26, [sp, #64]
  40d0a0:	mov	x19, x0
  40d0a4:	add	x0, sp, #0xb0
  40d0a8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d0ac:	mov	x0, x19
  40d0b0:	bl	4014f0 <_Unwind_Resume@plt>
  40d0b4:	stp	x25, x26, [sp, #64]
  40d0b8:	mov	x19, x0
  40d0bc:	add	x0, sp, #0xc0
  40d0c0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d0c4:	mov	x0, x19
  40d0c8:	bl	4014f0 <_Unwind_Resume@plt>
  40d0cc:	stp	x25, x26, [sp, #64]
  40d0d0:	mov	x19, x0
  40d0d4:	add	x0, sp, #0xd0
  40d0d8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d0dc:	mov	x0, x19
  40d0e0:	bl	4014f0 <_Unwind_Resume@plt>
  40d0e4:	stp	x25, x26, [sp, #64]
  40d0e8:	mov	x19, x0
  40d0ec:	add	x0, sp, #0xe0
  40d0f0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d0f4:	mov	x0, x19
  40d0f8:	bl	4014f0 <_Unwind_Resume@plt>
  40d0fc:	stp	x25, x26, [sp, #64]
  40d100:	mov	x19, x0
  40d104:	add	x0, sp, #0xf0
  40d108:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d10c:	mov	x0, x19
  40d110:	bl	4014f0 <_Unwind_Resume@plt>
  40d114:	stp	x29, x30, [sp, #-16]!
  40d118:	mov	x29, sp
  40d11c:	mov	w5, w4
  40d120:	mov	x4, x3
  40d124:	mov	x3, x2
  40d128:	mov	w2, w1
  40d12c:	mov	w1, #0x0                   	// #0
  40d130:	bl	40cae8 <printf@plt+0xb598>
  40d134:	mov	w0, #0x1                   	// #1
  40d138:	ldp	x29, x30, [sp], #16
  40d13c:	ret
  40d140:	stp	x29, x30, [sp, #-16]!
  40d144:	mov	x29, sp
  40d148:	mov	w5, w4
  40d14c:	mov	x4, x3
  40d150:	mov	x3, x2
  40d154:	mov	w2, w1
  40d158:	mov	w1, #0x1                   	// #1
  40d15c:	bl	40cae8 <printf@plt+0xb598>
  40d160:	mov	w0, #0x1                   	// #1
  40d164:	ldp	x29, x30, [sp], #16
  40d168:	ret
  40d16c:	stp	x29, x30, [sp, #-128]!
  40d170:	mov	x29, sp
  40d174:	stp	x19, x20, [sp, #16]
  40d178:	stp	x21, x22, [sp, #32]
  40d17c:	mov	x19, x0
  40d180:	bl	407700 <printf@plt+0x61b0>
  40d184:	mov	w22, w0
  40d188:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d18c:	ldr	x3, [x0, #440]
  40d190:	mov	x2, #0x19                  	// #25
  40d194:	mov	x1, #0x1                   	// #1
  40d198:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d19c:	add	x0, x0, #0x670
  40d1a0:	bl	4014e0 <fwrite@plt>
  40d1a4:	ldr	w0, [x19, #4]
  40d1a8:	cmp	w0, #0x0
  40d1ac:	b.le	40d224 <printf@plt+0xbcd4>
  40d1b0:	str	x23, [sp, #48]
  40d1b4:	mov	x20, #0x0                   	// #0
  40d1b8:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d1bc:	add	x21, x21, #0x1e8
  40d1c0:	add	x21, x21, #0x138
  40d1c4:	adrp	x23, 413000 <_ZdlPvm@@Base+0x28c0>
  40d1c8:	b	40d1e4 <printf@plt+0xbc94>
  40d1cc:	add	x0, sp, #0x40
  40d1d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d1d4:	add	x20, x20, #0x1
  40d1d8:	ldr	w1, [x19, #4]
  40d1dc:	cmp	w1, w20
  40d1e0:	b.le	40d220 <printf@plt+0xbcd0>
  40d1e4:	ldr	x1, [x19, #128]
  40d1e8:	ldrb	w1, [x1, x20]
  40d1ec:	cbnz	w1, 40d1d4 <printf@plt+0xbc84>
  40d1f0:	add	x8, sp, #0x40
  40d1f4:	mov	w1, w20
  40d1f8:	mov	w0, w20
  40d1fc:	bl	40782c <printf@plt+0x62dc>
  40d200:	mov	x5, x21
  40d204:	mov	x4, x21
  40d208:	mov	x3, x21
  40d20c:	mov	x2, x21
  40d210:	add	x1, sp, #0x40
  40d214:	add	x0, x23, #0x690
  40d218:	bl	4089e8 <printf@plt+0x7498>
  40d21c:	b	40d1cc <printf@plt+0xbc7c>
  40d220:	ldr	x23, [sp, #48]
  40d224:	ldr	w0, [x19, #112]
  40d228:	cbz	w0, 40d264 <printf@plt+0xbd14>
  40d22c:	add	x8, sp, #0x50
  40d230:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40d234:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d238:	add	x2, x2, #0x1e8
  40d23c:	add	x2, x2, #0x138
  40d240:	mov	x5, x2
  40d244:	mov	x4, x2
  40d248:	mov	x3, x2
  40d24c:	add	x1, sp, #0x50
  40d250:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d254:	add	x0, x0, #0x698
  40d258:	bl	4089e8 <printf@plt+0x7498>
  40d25c:	add	x0, sp, #0x50
  40d260:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d264:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40d268:	ldr	x1, [x20, #440]
  40d26c:	mov	w0, #0xa                   	// #10
  40d270:	bl	4013d0 <fputc@plt>
  40d274:	ldr	x3, [x20, #440]
  40d278:	mov	x2, #0x16                  	// #22
  40d27c:	mov	x1, #0x1                   	// #1
  40d280:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d284:	add	x0, x0, #0x6a0
  40d288:	bl	4014e0 <fwrite@plt>
  40d28c:	ldr	x0, [x19, #40]
  40d290:	bl	40c614 <printf@plt+0xb0c4>
  40d294:	ldr	w0, [x19, #120]
  40d298:	tbz	w0, #7, 40d2e4 <printf@plt+0xbd94>
  40d29c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d2a0:	ldr	x3, [x0, #440]
  40d2a4:	mov	x2, #0x4                   	// #4
  40d2a8:	mov	x1, #0x1                   	// #1
  40d2ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40d2b0:	add	x0, x0, #0x6b8
  40d2b4:	bl	4014e0 <fwrite@plt>
  40d2b8:	cmp	w22, #0x1
  40d2bc:	b.gt	40d348 <printf@plt+0xbdf8>
  40d2c0:	ldr	w0, [x19, #4]
  40d2c4:	cmp	w0, #0x0
  40d2c8:	b.le	40d438 <printf@plt+0xbee8>
  40d2cc:	mov	x20, #0x0                   	// #0
  40d2d0:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d2d4:	add	x21, x21, #0x1e8
  40d2d8:	add	x21, x21, #0x138
  40d2dc:	adrp	x22, 413000 <_ZdlPvm@@Base+0x28c0>
  40d2e0:	b	40d3a0 <printf@plt+0xbe50>
  40d2e4:	ldr	x3, [x20, #440]
  40d2e8:	mov	x2, #0x19                  	// #25
  40d2ec:	mov	x1, #0x1                   	// #1
  40d2f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d2f4:	add	x0, x0, #0x6b8
  40d2f8:	bl	4014e0 <fwrite@plt>
  40d2fc:	ldr	x3, [x20, #440]
  40d300:	mov	x2, #0x56                  	// #86
  40d304:	mov	x1, #0x1                   	// #1
  40d308:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d30c:	add	x0, x0, #0x6d8
  40d310:	bl	4014e0 <fwrite@plt>
  40d314:	ldr	x3, [x20, #440]
  40d318:	mov	x2, #0x18                  	// #24
  40d31c:	mov	x1, #0x1                   	// #1
  40d320:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d324:	add	x0, x0, #0x730
  40d328:	bl	4014e0 <fwrite@plt>
  40d32c:	ldr	x3, [x20, #440]
  40d330:	mov	x2, #0xe                   	// #14
  40d334:	mov	x1, #0x1                   	// #1
  40d338:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d33c:	add	x0, x0, #0x750
  40d340:	bl	4014e0 <fwrite@plt>
  40d344:	b	40d29c <printf@plt+0xbd4c>
  40d348:	add	x8, sp, #0x60
  40d34c:	mov	w0, w22
  40d350:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40d354:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d358:	add	x2, x2, #0x1e8
  40d35c:	add	x2, x2, #0x138
  40d360:	mov	x5, x2
  40d364:	mov	x4, x2
  40d368:	mov	x3, x2
  40d36c:	add	x1, sp, #0x60
  40d370:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d374:	add	x0, x0, #0x760
  40d378:	bl	4089e8 <printf@plt+0x7498>
  40d37c:	add	x0, sp, #0x60
  40d380:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d384:	b	40d2c0 <printf@plt+0xbd70>
  40d388:	add	x0, sp, #0x70
  40d38c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d390:	add	x20, x20, #0x1
  40d394:	ldr	w0, [x19, #4]
  40d398:	cmp	w0, w20
  40d39c:	b.le	40d438 <printf@plt+0xbee8>
  40d3a0:	ldr	x0, [x19, #128]
  40d3a4:	ldrb	w0, [x0, x20]
  40d3a8:	cbz	w0, 40d390 <printf@plt+0xbe40>
  40d3ac:	add	x8, sp, #0x70
  40d3b0:	mov	w1, w20
  40d3b4:	mov	w0, w20
  40d3b8:	bl	40782c <printf@plt+0x62dc>
  40d3bc:	mov	x5, x21
  40d3c0:	mov	x4, x21
  40d3c4:	mov	x3, x21
  40d3c8:	mov	x2, x21
  40d3cc:	add	x1, sp, #0x70
  40d3d0:	add	x0, x22, #0x780
  40d3d4:	bl	4089e8 <printf@plt+0x7498>
  40d3d8:	b	40d388 <printf@plt+0xbe38>
  40d3dc:	mov	x19, x0
  40d3e0:	add	x0, sp, #0x40
  40d3e4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d3e8:	mov	x0, x19
  40d3ec:	bl	4014f0 <_Unwind_Resume@plt>
  40d3f0:	str	x23, [sp, #48]
  40d3f4:	mov	x19, x0
  40d3f8:	add	x0, sp, #0x50
  40d3fc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d400:	mov	x0, x19
  40d404:	bl	4014f0 <_Unwind_Resume@plt>
  40d408:	str	x23, [sp, #48]
  40d40c:	mov	x19, x0
  40d410:	add	x0, sp, #0x60
  40d414:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d418:	mov	x0, x19
  40d41c:	bl	4014f0 <_Unwind_Resume@plt>
  40d420:	str	x23, [sp, #48]
  40d424:	mov	x19, x0
  40d428:	add	x0, sp, #0x70
  40d42c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d430:	mov	x0, x19
  40d434:	bl	4014f0 <_Unwind_Resume@plt>
  40d438:	ldp	x19, x20, [sp, #16]
  40d43c:	ldp	x21, x22, [sp, #32]
  40d440:	ldp	x29, x30, [sp], #128
  40d444:	ret
  40d448:	stp	x29, x30, [sp, #-80]!
  40d44c:	mov	x29, sp
  40d450:	stp	x19, x20, [sp, #16]
  40d454:	stp	x21, x22, [sp, #32]
  40d458:	mov	x21, x0
  40d45c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d460:	ldr	x3, [x0, #440]
  40d464:	mov	x2, #0x16                  	// #22
  40d468:	mov	x1, #0x1                   	// #1
  40d46c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d470:	add	x0, x0, #0x7a0
  40d474:	bl	4014e0 <fwrite@plt>
  40d478:	ldr	w0, [x21, #4]
  40d47c:	cmp	w0, #0x0
  40d480:	b.le	40d4e8 <printf@plt+0xbf98>
  40d484:	mov	w19, #0x0                   	// #0
  40d488:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d48c:	add	x20, x20, #0x1e8
  40d490:	add	x20, x20, #0x138
  40d494:	adrp	x22, 413000 <_ZdlPvm@@Base+0x28c0>
  40d498:	add	x22, x22, #0x690
  40d49c:	b	40d4b8 <printf@plt+0xbf68>
  40d4a0:	add	x0, sp, #0x30
  40d4a4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d4a8:	add	w19, w19, #0x1
  40d4ac:	ldr	w0, [x21, #4]
  40d4b0:	cmp	w0, w19
  40d4b4:	b.le	40d4e8 <printf@plt+0xbf98>
  40d4b8:	add	x8, sp, #0x30
  40d4bc:	mov	w1, w19
  40d4c0:	mov	w0, w19
  40d4c4:	bl	40782c <printf@plt+0x62dc>
  40d4c8:	mov	x5, x20
  40d4cc:	mov	x4, x20
  40d4d0:	mov	x3, x20
  40d4d4:	mov	x2, x20
  40d4d8:	add	x1, sp, #0x30
  40d4dc:	mov	x0, x22
  40d4e0:	bl	4089e8 <printf@plt+0x7498>
  40d4e4:	b	40d4a0 <printf@plt+0xbf50>
  40d4e8:	add	x8, sp, #0x40
  40d4ec:	ldr	w0, [x21, #112]
  40d4f0:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40d4f4:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d4f8:	add	x2, x2, #0x1e8
  40d4fc:	add	x2, x2, #0x138
  40d500:	mov	x5, x2
  40d504:	mov	x4, x2
  40d508:	mov	x3, x2
  40d50c:	add	x1, sp, #0x40
  40d510:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d514:	add	x0, x0, #0x7b8
  40d518:	bl	4089e8 <printf@plt+0x7498>
  40d51c:	add	x0, sp, #0x40
  40d520:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d524:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d528:	ldr	x3, [x0, #440]
  40d52c:	mov	x2, #0x14                  	// #20
  40d530:	mov	x1, #0x1                   	// #1
  40d534:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d538:	add	x0, x0, #0x7c0
  40d53c:	bl	4014e0 <fwrite@plt>
  40d540:	ldr	x0, [x21, #40]
  40d544:	bl	40c614 <printf@plt+0xb0c4>
  40d548:	ldr	w0, [x21, #120]
  40d54c:	tbz	w0, #7, 40d5a8 <printf@plt+0xc058>
  40d550:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d554:	ldr	x3, [x0, #440]
  40d558:	mov	x2, #0x1c                  	// #28
  40d55c:	mov	x1, #0x1                   	// #1
  40d560:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d564:	add	x0, x0, #0x840
  40d568:	bl	4014e0 <fwrite@plt>
  40d56c:	ldr	x0, [x21, #40]
  40d570:	bl	40c614 <printf@plt+0xb0c4>
  40d574:	ldr	w0, [x21, #120]
  40d578:	tbz	w0, #7, 40d5e0 <printf@plt+0xc090>
  40d57c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d580:	ldr	x3, [x0, #440]
  40d584:	mov	x2, #0x4                   	// #4
  40d588:	mov	x1, #0x1                   	// #1
  40d58c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40d590:	add	x0, x0, #0x6b8
  40d594:	bl	4014e0 <fwrite@plt>
  40d598:	ldp	x19, x20, [sp, #16]
  40d59c:	ldp	x21, x22, [sp, #32]
  40d5a0:	ldp	x29, x30, [sp], #80
  40d5a4:	ret
  40d5a8:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40d5ac:	ldr	x3, [x19, #440]
  40d5b0:	mov	x2, #0x19                  	// #25
  40d5b4:	mov	x1, #0x1                   	// #1
  40d5b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d5bc:	add	x0, x0, #0x6b8
  40d5c0:	bl	4014e0 <fwrite@plt>
  40d5c4:	ldr	x3, [x19, #440]
  40d5c8:	mov	x2, #0x63                  	// #99
  40d5cc:	mov	x1, #0x1                   	// #1
  40d5d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d5d4:	add	x0, x0, #0x7d8
  40d5d8:	bl	4014e0 <fwrite@plt>
  40d5dc:	b	40d550 <printf@plt+0xc000>
  40d5e0:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40d5e4:	ldr	x3, [x19, #440]
  40d5e8:	mov	x2, #0x69                  	// #105
  40d5ec:	mov	x1, #0x1                   	// #1
  40d5f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d5f4:	add	x0, x0, #0x860
  40d5f8:	bl	4014e0 <fwrite@plt>
  40d5fc:	ldr	x3, [x19, #440]
  40d600:	mov	x2, #0x18                  	// #24
  40d604:	mov	x1, #0x1                   	// #1
  40d608:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d60c:	add	x0, x0, #0x730
  40d610:	bl	4014e0 <fwrite@plt>
  40d614:	b	40d57c <printf@plt+0xc02c>
  40d618:	mov	x19, x0
  40d61c:	add	x0, sp, #0x30
  40d620:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d624:	mov	x0, x19
  40d628:	bl	4014f0 <_Unwind_Resume@plt>
  40d62c:	mov	x19, x0
  40d630:	add	x0, sp, #0x40
  40d634:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d638:	mov	x0, x19
  40d63c:	bl	4014f0 <_Unwind_Resume@plt>
  40d640:	stp	x29, x30, [sp, #-80]!
  40d644:	mov	x29, sp
  40d648:	stp	x19, x20, [sp, #16]
  40d64c:	stp	x21, x22, [sp, #32]
  40d650:	stp	x23, x24, [sp, #48]
  40d654:	mov	x19, x0
  40d658:	bl	407c54 <printf@plt+0x6704>
  40d65c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40d660:	ldr	x3, [x0, #440]
  40d664:	mov	x2, #0xc                   	// #12
  40d668:	mov	x1, #0x1                   	// #1
  40d66c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40d670:	add	x0, x0, #0x8d0
  40d674:	bl	4014e0 <fwrite@plt>
  40d678:	ldr	w0, [x19, #4]
  40d67c:	cmp	w0, #0x0
  40d680:	b.le	40d708 <printf@plt+0xc1b8>
  40d684:	mov	x20, #0x0                   	// #0
  40d688:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40d68c:	add	x22, x22, #0x1e8
  40d690:	add	x22, x22, #0x138
  40d694:	adrp	x23, 413000 <_ZdlPvm@@Base+0x28c0>
  40d698:	b	40d6b4 <printf@plt+0xc164>
  40d69c:	add	x0, sp, #0x40
  40d6a0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d6a4:	add	x20, x20, #0x1
  40d6a8:	ldr	w0, [x19, #4]
  40d6ac:	cmp	w0, w20
  40d6b0:	b.le	40d708 <printf@plt+0xc1b8>
  40d6b4:	mov	w1, w20
  40d6b8:	mov	w0, w20
  40d6bc:	bl	40abf0 <printf@plt+0x96a0>
  40d6c0:	lsl	x21, x20, #4
  40d6c4:	ldr	x0, [x19, #80]
  40d6c8:	add	x0, x0, x21
  40d6cc:	ldr	w0, [x0, #8]
  40d6d0:	cbz	w0, 40d6a4 <printf@plt+0xc154>
  40d6d4:	add	x8, sp, #0x40
  40d6d8:	mov	w1, w20
  40d6dc:	mov	w0, w20
  40d6e0:	bl	40782c <printf@plt+0x62dc>
  40d6e4:	ldr	x2, [x19, #80]
  40d6e8:	mov	x5, x22
  40d6ec:	mov	x4, x22
  40d6f0:	mov	x3, x22
  40d6f4:	add	x2, x2, x21
  40d6f8:	add	x1, sp, #0x40
  40d6fc:	add	x0, x23, #0x8e0
  40d700:	bl	4089e8 <printf@plt+0x7498>
  40d704:	b	40d69c <printf@plt+0xc14c>
  40d708:	ldr	x20, [x19, #32]
  40d70c:	cbz	x20, 40d724 <printf@plt+0xc1d4>
  40d710:	ldr	w1, [x20, #12]
  40d714:	ldr	w0, [x20, #8]
  40d718:	bl	40abf0 <printf@plt+0x96a0>
  40d71c:	ldr	x20, [x20]
  40d720:	cbnz	x20, 40d710 <printf@plt+0xc1c0>
  40d724:	ldr	x20, [x19, #40]
  40d728:	cbnz	x20, 40d7ec <printf@plt+0xc29c>
  40d72c:	ldr	w0, [x19, #4]
  40d730:	cmp	w0, #0x0
  40d734:	b.le	40d758 <printf@plt+0xc208>
  40d738:	mov	w20, #0x0                   	// #0
  40d73c:	mov	w1, w20
  40d740:	mov	w0, w20
  40d744:	bl	40acd4 <printf@plt+0x9784>
  40d748:	add	w20, w20, #0x1
  40d74c:	ldr	w0, [x19, #4]
  40d750:	cmp	w0, w20
  40d754:	b.gt	40d73c <printf@plt+0xc1ec>
  40d758:	ldr	x20, [x19, #32]
  40d75c:	cbz	x20, 40d774 <printf@plt+0xc224>
  40d760:	ldr	w1, [x20, #12]
  40d764:	ldr	w0, [x20, #8]
  40d768:	bl	40acd4 <printf@plt+0x9784>
  40d76c:	ldr	x20, [x20]
  40d770:	cbnz	x20, 40d760 <printf@plt+0xc210>
  40d774:	mov	x0, x19
  40d778:	bl	40b76c <printf@plt+0xa21c>
  40d77c:	ldr	x20, [x19, #32]
  40d780:	cbz	x20, 40d79c <printf@plt+0xc24c>
  40d784:	ldr	w2, [x20, #12]
  40d788:	ldr	w1, [x20, #8]
  40d78c:	mov	x0, x19
  40d790:	bl	40adb8 <printf@plt+0x9868>
  40d794:	ldr	x20, [x20]
  40d798:	cbnz	x20, 40d784 <printf@plt+0xc234>
  40d79c:	mov	x0, x19
  40d7a0:	bl	407d5c <printf@plt+0x680c>
  40d7a4:	ldr	x20, [x19, #32]
  40d7a8:	cbz	x20, 40d7c8 <printf@plt+0xc278>
  40d7ac:	mov	w3, #0x0                   	// #0
  40d7b0:	ldr	w2, [x20, #12]
  40d7b4:	ldr	w1, [x20, #8]
  40d7b8:	mov	x0, x19
  40d7bc:	bl	40b13c <printf@plt+0x9bec>
  40d7c0:	ldr	x20, [x20]
  40d7c4:	cbnz	x20, 40d7ac <printf@plt+0xc25c>
  40d7c8:	ldr	x20, [x19, #40]
  40d7cc:	cbz	x20, 40d910 <printf@plt+0xc3c0>
  40d7d0:	mov	w24, #0x0                   	// #0
  40d7d4:	mov	w21, #0x0                   	// #0
  40d7d8:	mov	x23, #0x0                   	// #0
  40d7dc:	mov	w22, #0x1                   	// #1
  40d7e0:	b	40d82c <printf@plt+0xc2dc>
  40d7e4:	ldr	x20, [x20, #8]
  40d7e8:	cbz	x20, 40d72c <printf@plt+0xc1dc>
  40d7ec:	ldr	x0, [x20, #56]
  40d7f0:	ldrb	w0, [x0, #44]
  40d7f4:	cbnz	w0, 40d7e4 <printf@plt+0xc294>
  40d7f8:	ldr	x0, [x20]
  40d7fc:	ldr	x1, [x0, #24]
  40d800:	mov	x0, x20
  40d804:	blr	x1
  40d808:	b	40d7e4 <printf@plt+0xc294>
  40d80c:	add	x0, x0, #0x1
  40d810:	cmp	w2, w0
  40d814:	b.lt	40d884 <printf@plt+0xc334>  // b.tstop
  40d818:	ldrb	w1, [x3, x0]
  40d81c:	cbz	w1, 40d80c <printf@plt+0xc2bc>
  40d820:	mov	w24, w22
  40d824:	ldr	x20, [x20, #8]
  40d828:	cbz	x20, 40d88c <printf@plt+0xc33c>
  40d82c:	ldr	x0, [x20]
  40d830:	ldr	x5, [x0, #16]
  40d834:	ldr	w1, [x19, #4]
  40d838:	ldr	x2, [x19, #80]
  40d83c:	ldr	w0, [x19, #120]
  40d840:	mov	x3, x23
  40d844:	tbz	w0, #1, 40d84c <printf@plt+0xc2fc>
  40d848:	ldr	x3, [x19, #88]
  40d84c:	mov	w4, #0x0                   	// #0
  40d850:	mov	x0, x20
  40d854:	blr	x5
  40d858:	cbz	w0, 40d824 <printf@plt+0xc2d4>
  40d85c:	ldr	w2, [x20, #44]
  40d860:	ldr	w0, [x20, #40]
  40d864:	cmp	w2, w0
  40d868:	csel	w21, w21, w22, le
  40d86c:	cmp	w24, #0x0
  40d870:	ccmp	w2, w0, #0x1, eq  // eq = none
  40d874:	b.lt	40d824 <printf@plt+0xc2d4>  // b.tstop
  40d878:	ldr	x3, [x19, #96]
  40d87c:	sxtw	x0, w0
  40d880:	b	40d818 <printf@plt+0xc2c8>
  40d884:	mov	w24, #0x0                   	// #0
  40d888:	b	40d824 <printf@plt+0xc2d4>
  40d88c:	cbnz	w24, 40d904 <printf@plt+0xc3b4>
  40d890:	cbz	w21, 40d8b4 <printf@plt+0xc364>
  40d894:	ldr	x20, [x19, #32]
  40d898:	cbz	x20, 40d8b4 <printf@plt+0xc364>
  40d89c:	ldr	w2, [x20, #12]
  40d8a0:	ldr	w1, [x20, #8]
  40d8a4:	mov	x0, x19
  40d8a8:	bl	40adb8 <printf@plt+0x9868>
  40d8ac:	ldr	x20, [x20]
  40d8b0:	cbnz	x20, 40d89c <printf@plt+0xc34c>
  40d8b4:	mov	x0, x19
  40d8b8:	bl	40d16c <printf@plt+0xbc1c>
  40d8bc:	ldr	w0, [x19, #120]
  40d8c0:	tbz	w0, #1, 40d8cc <printf@plt+0xc37c>
  40d8c4:	ldr	w0, [x19, #112]
  40d8c8:	cbnz	w0, 40d918 <printf@plt+0xc3c8>
  40d8cc:	ldr	x20, [x19, #32]
  40d8d0:	cbz	x20, 40d8f4 <printf@plt+0xc3a4>
  40d8d4:	mov	w22, #0x1                   	// #1
  40d8d8:	mov	w3, w22
  40d8dc:	ldr	w2, [x20, #12]
  40d8e0:	ldr	w1, [x20, #8]
  40d8e4:	mov	x0, x19
  40d8e8:	bl	40b13c <printf@plt+0x9bec>
  40d8ec:	ldr	x20, [x20]
  40d8f0:	cbnz	x20, 40d8d8 <printf@plt+0xc388>
  40d8f4:	ldr	x20, [x19, #40]
  40d8f8:	cbz	x20, 40d988 <printf@plt+0xc438>
  40d8fc:	mov	w22, #0x1                   	// #1
  40d900:	b	40d950 <printf@plt+0xc400>
  40d904:	mov	x0, x19
  40d908:	bl	40b76c <printf@plt+0xa21c>
  40d90c:	b	40d890 <printf@plt+0xc340>
  40d910:	mov	w21, #0x0                   	// #0
  40d914:	b	40d8b4 <printf@plt+0xc364>
  40d918:	mov	x0, x19
  40d91c:	bl	40d448 <printf@plt+0xbef8>
  40d920:	ldr	x20, [x19, #32]
  40d924:	cbz	x20, 40d9ac <printf@plt+0xc45c>
  40d928:	mov	w3, #0x0                   	// #0
  40d92c:	ldr	w2, [x20, #12]
  40d930:	ldr	w1, [x20, #8]
  40d934:	mov	x0, x19
  40d938:	bl	40b13c <printf@plt+0x9bec>
  40d93c:	ldr	x20, [x20]
  40d940:	cbnz	x20, 40d928 <printf@plt+0xc3d8>
  40d944:	b	40d9ac <printf@plt+0xc45c>
  40d948:	ldr	x20, [x20, #8]
  40d94c:	cbz	x20, 40d988 <printf@plt+0xc438>
  40d950:	ldr	x0, [x20]
  40d954:	ldr	x5, [x0, #16]
  40d958:	mov	w4, w22
  40d95c:	mov	x3, #0x0                   	// #0
  40d960:	ldr	x2, [x19, #80]
  40d964:	ldr	w1, [x19, #4]
  40d968:	mov	x0, x20
  40d96c:	blr	x5
  40d970:	cbz	w0, 40d948 <printf@plt+0xc3f8>
  40d974:	ldr	w1, [x20, #44]
  40d978:	ldr	w0, [x20, #40]
  40d97c:	cmp	w1, w0
  40d980:	csel	w21, w21, w22, le
  40d984:	b	40d948 <printf@plt+0xc3f8>
  40d988:	cbz	w21, 40d9ac <printf@plt+0xc45c>
  40d98c:	ldr	x20, [x19, #32]
  40d990:	cbz	x20, 40d9ac <printf@plt+0xc45c>
  40d994:	ldr	w2, [x20, #12]
  40d998:	ldr	w1, [x20, #8]
  40d99c:	mov	x0, x19
  40d9a0:	bl	40adb8 <printf@plt+0x9868>
  40d9a4:	ldr	x20, [x20]
  40d9a8:	cbnz	x20, 40d994 <printf@plt+0xc444>
  40d9ac:	mov	x0, x19
  40d9b0:	bl	40b304 <printf@plt+0x9db4>
  40d9b4:	ldp	x19, x20, [sp, #16]
  40d9b8:	ldp	x21, x22, [sp, #32]
  40d9bc:	ldp	x23, x24, [sp, #48]
  40d9c0:	ldp	x29, x30, [sp], #80
  40d9c4:	ret
  40d9c8:	mov	x19, x0
  40d9cc:	add	x0, sp, #0x40
  40d9d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40d9d4:	mov	x0, x19
  40d9d8:	bl	4014f0 <_Unwind_Resume@plt>
  40d9dc:	stp	x29, x30, [sp, #-256]!
  40d9e0:	mov	x29, sp
  40d9e4:	stp	x19, x20, [sp, #16]
  40d9e8:	stp	x21, x22, [sp, #32]
  40d9ec:	stp	x23, x24, [sp, #48]
  40d9f0:	stp	x25, x26, [sp, #64]
  40d9f4:	stp	x27, x28, [sp, #80]
  40d9f8:	mov	x20, x0
  40d9fc:	mov	w21, w1
  40da00:	ldr	w0, [x0, #120]
  40da04:	tbz	w0, #5, 40da70 <printf@plt+0xc520>
  40da08:	ldr	x22, [x20, #24]
  40da0c:	cbz	x22, 40da24 <printf@plt+0xc4d4>
  40da10:	ldr	w0, [x22, #16]
  40da14:	cmp	w0, w21
  40da18:	b.ge	40da9c <printf@plt+0xc54c>  // b.tcont
  40da1c:	ldr	x22, [x22, #8]
  40da20:	cbnz	x22, 40da10 <printf@plt+0xc4c0>
  40da24:	ldr	x0, [x20, #72]
  40da28:	ldrb	w0, [x0, w21, sxtw]
  40da2c:	mov	x22, #0x0                   	// #0
  40da30:	mov	w19, #0x0                   	// #0
  40da34:	cbnz	w0, 40dbac <printf@plt+0xc65c>
  40da38:	add	x8, sp, #0x80
  40da3c:	mov	w0, w21
  40da40:	bl	407bf8 <printf@plt+0x66a8>
  40da44:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40da48:	add	x2, x2, #0x1e8
  40da4c:	add	x2, x2, #0x138
  40da50:	mov	x5, x2
  40da54:	mov	x4, x2
  40da58:	mov	x3, x2
  40da5c:	add	x1, sp, #0x80
  40da60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40da64:	add	x0, x0, #0x8f8
  40da68:	bl	4089e8 <printf@plt+0x7498>
  40da6c:	b	40daec <printf@plt+0xc59c>
  40da70:	mov	x0, x20
  40da74:	bl	4088c0 <printf@plt+0x7370>
  40da78:	cbz	w0, 40da08 <printf@plt+0xc4b8>
  40da7c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40da80:	ldr	x3, [x0, #440]
  40da84:	mov	x2, #0x7                   	// #7
  40da88:	mov	x1, #0x1                   	// #1
  40da8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40da90:	add	x0, x0, #0x8f0
  40da94:	bl	4014e0 <fwrite@plt>
  40da98:	b	40da08 <printf@plt+0xc4b8>
  40da9c:	mov	x19, x22
  40daa0:	b	40daac <printf@plt+0xc55c>
  40daa4:	ldr	x19, [x19, #8]
  40daa8:	cbz	x19, 40e554 <printf@plt+0xd004>
  40daac:	ldr	w0, [x19, #16]
  40dab0:	cmp	w0, w21
  40dab4:	b.ne	40e554 <printf@plt+0xd004>  // b.any
  40dab8:	ldrb	w0, [x19, #20]
  40dabc:	cbnz	w0, 40daa4 <printf@plt+0xc554>
  40dac0:	ldr	x0, [x19]
  40dac4:	ldr	x1, [x0, #24]
  40dac8:	mov	x0, x19
  40dacc:	blr	x1
  40dad0:	cbnz	w0, 40daf8 <printf@plt+0xc5a8>
  40dad4:	ldr	x0, [x19]
  40dad8:	ldr	x1, [x0, #32]
  40dadc:	mov	x0, x19
  40dae0:	blr	x1
  40dae4:	cbz	w0, 40daa4 <printf@plt+0xc554>
  40dae8:	b	40daf8 <printf@plt+0xc5a8>
  40daec:	add	x0, sp, #0x80
  40daf0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40daf4:	cbz	x22, 40dba8 <printf@plt+0xc658>
  40daf8:	mov	w19, #0x0                   	// #0
  40dafc:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40db00:	add	x23, x23, #0x1e8
  40db04:	add	x23, x23, #0x138
  40db08:	adrp	x24, 413000 <_ZdlPvm@@Base+0x28c0>
  40db0c:	b	40db24 <printf@plt+0xc5d4>
  40db10:	add	x0, sp, #0x90
  40db14:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40db18:	mov	w19, #0x1                   	// #1
  40db1c:	ldr	x22, [x22, #8]
  40db20:	cbz	x22, 40dbac <printf@plt+0xc65c>
  40db24:	ldr	w1, [x22, #16]
  40db28:	cmp	w1, w21
  40db2c:	b.ne	40dbac <printf@plt+0xc65c>  // b.any
  40db30:	ldrb	w1, [x22, #20]
  40db34:	cbnz	w1, 40db1c <printf@plt+0xc5cc>
  40db38:	ldr	x0, [x22]
  40db3c:	ldr	x2, [x0]
  40db40:	mov	x1, x20
  40db44:	mov	x0, x22
  40db48:	blr	x2
  40db4c:	cbnz	w19, 40db1c <printf@plt+0xc5cc>
  40db50:	ldr	x0, [x22]
  40db54:	ldr	x1, [x0, #24]
  40db58:	mov	x0, x22
  40db5c:	blr	x1
  40db60:	cbnz	w0, 40db7c <printf@plt+0xc62c>
  40db64:	ldr	x0, [x22]
  40db68:	ldr	x1, [x0, #32]
  40db6c:	mov	x0, x22
  40db70:	blr	x1
  40db74:	mov	w19, w0
  40db78:	cbz	w0, 40db1c <printf@plt+0xc5cc>
  40db7c:	add	x8, sp, #0x90
  40db80:	mov	w0, w21
  40db84:	bl	407bf8 <printf@plt+0x66a8>
  40db88:	mov	x5, x23
  40db8c:	mov	x4, x23
  40db90:	mov	x3, x23
  40db94:	mov	x2, x23
  40db98:	add	x1, sp, #0x90
  40db9c:	add	x0, x24, #0x8f8
  40dba0:	bl	4089e8 <printf@plt+0x7498>
  40dba4:	b	40db10 <printf@plt+0xc5c0>
  40dba8:	mov	w19, #0x0                   	// #0
  40dbac:	add	x8, sp, #0xa0
  40dbb0:	mov	w0, w21
  40dbb4:	bl	411234 <_ZdlPvm@@Base+0xaf4>
  40dbb8:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40dbbc:	add	x2, x2, #0x1e8
  40dbc0:	add	x2, x2, #0x138
  40dbc4:	mov	x5, x2
  40dbc8:	mov	x4, x2
  40dbcc:	mov	x3, x2
  40dbd0:	add	x1, sp, #0xa0
  40dbd4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dbd8:	add	x0, x0, #0x908
  40dbdc:	bl	4089e8 <printf@plt+0x7498>
  40dbe0:	add	x0, sp, #0xa0
  40dbe4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40dbe8:	cbnz	w19, 40dbf8 <printf@plt+0xc6a8>
  40dbec:	ldr	x0, [x20, #72]
  40dbf0:	ldrb	w0, [x0, w21, sxtw]
  40dbf4:	cbnz	w0, 40dc54 <printf@plt+0xc704>
  40dbf8:	ldr	w0, [x20, #120]
  40dbfc:	tbz	w0, #5, 40dc94 <printf@plt+0xc744>
  40dc00:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40dc04:	ldr	x3, [x0, #440]
  40dc08:	mov	x2, #0x1a                  	// #26
  40dc0c:	mov	x1, #0x1                   	// #1
  40dc10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dc14:	add	x0, x0, #0x920
  40dc18:	bl	4014e0 <fwrite@plt>
  40dc1c:	add	x8, sp, #0xc0
  40dc20:	mov	w0, w21
  40dc24:	bl	407ac8 <printf@plt+0x6578>
  40dc28:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40dc2c:	add	x2, x2, #0x1e8
  40dc30:	add	x2, x2, #0x138
  40dc34:	mov	x5, x2
  40dc38:	mov	x4, x2
  40dc3c:	mov	x3, x2
  40dc40:	add	x1, sp, #0xc0
  40dc44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dc48:	add	x0, x0, #0x438
  40dc4c:	bl	4089e8 <printf@plt+0x7498>
  40dc50:	b	40dcc4 <printf@plt+0xc774>
  40dc54:	add	x8, sp, #0xb0
  40dc58:	mov	w0, w21
  40dc5c:	bl	407bf8 <printf@plt+0x66a8>
  40dc60:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40dc64:	add	x2, x2, #0x1e8
  40dc68:	add	x2, x2, #0x138
  40dc6c:	mov	x5, x2
  40dc70:	mov	x4, x2
  40dc74:	mov	x3, x2
  40dc78:	add	x1, sp, #0xb0
  40dc7c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dc80:	add	x0, x0, #0x8f8
  40dc84:	bl	4089e8 <printf@plt+0x7498>
  40dc88:	add	x0, sp, #0xb0
  40dc8c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40dc90:	b	40dbf8 <printf@plt+0xc6a8>
  40dc94:	mov	w1, w21
  40dc98:	mov	x0, x20
  40dc9c:	bl	4088c0 <printf@plt+0x7370>
  40dca0:	cbz	w0, 40dc00 <printf@plt+0xc6b0>
  40dca4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40dca8:	ldr	x3, [x0, #440]
  40dcac:	mov	x2, #0x7                   	// #7
  40dcb0:	mov	x1, #0x1                   	// #1
  40dcb4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dcb8:	add	x0, x0, #0x8f0
  40dcbc:	bl	4014e0 <fwrite@plt>
  40dcc0:	b	40dc00 <printf@plt+0xc6b0>
  40dcc4:	add	x0, sp, #0xc0
  40dcc8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40dccc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40dcd0:	ldr	x3, [x0, #440]
  40dcd4:	mov	x2, #0x12                  	// #18
  40dcd8:	mov	x1, #0x1                   	// #1
  40dcdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dce0:	add	x0, x0, #0x940
  40dce4:	bl	4014e0 <fwrite@plt>
  40dce8:	ldr	w0, [x20, #4]
  40dcec:	cmp	w0, #0x0
  40dcf0:	b.le	40dda8 <printf@plt+0xc858>
  40dcf4:	sbfiz	x23, x21, #3, #32
  40dcf8:	mov	w27, w21
  40dcfc:	mov	w2, #0x1                   	// #1
  40dd00:	mov	w0, #0x0                   	// #0
  40dd04:	mov	w24, #0x0                   	// #0
  40dd08:	b	40dd20 <printf@plt+0xc7d0>
  40dd0c:	ldr	w0, [x19, #44]
  40dd10:	add	w0, w0, #0x1
  40dd14:	ldr	w1, [x20, #4]
  40dd18:	cmp	w1, w0
  40dd1c:	b.le	40dd60 <printf@plt+0xc810>
  40dd20:	ldr	x1, [x20, #56]
  40dd24:	ldr	x1, [x1, x23]
  40dd28:	ldr	x19, [x1, w0, sxtw #3]
  40dd2c:	cbz	x19, 40dd10 <printf@plt+0xc7c0>
  40dd30:	ldr	w0, [x19, #36]
  40dd34:	cmp	w0, w21
  40dd38:	b.ne	40dd0c <printf@plt+0xc7bc>  // b.any
  40dd3c:	ldr	x0, [x19]
  40dd40:	ldr	x1, [x0, #32]
  40dd44:	mov	x0, x19
  40dd48:	blr	x1
  40dd4c:	ldr	w0, [x19, #32]
  40dd50:	cmp	w27, w0
  40dd54:	csel	w27, w27, w0, le
  40dd58:	mov	w2, w24
  40dd5c:	b	40dd0c <printf@plt+0xc7bc>
  40dd60:	cbnz	w2, 40ddac <printf@plt+0xc85c>
  40dd64:	sxtw	x0, w21
  40dd68:	str	x0, [sp, #104]
  40dd6c:	ldr	x0, [x20, #72]
  40dd70:	ldrb	w0, [x0, w21, sxtw]
  40dd74:	mov	w24, w21
  40dd78:	cbnz	w0, 40ddcc <printf@plt+0xc87c>
  40dd7c:	cmp	w24, w27
  40dd80:	b.lt	40dfac <printf@plt+0xca5c>  // b.tstop
  40dd84:	ldr	x0, [sp, #104]
  40dd88:	lsl	x23, x0, #3
  40dd8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dd90:	add	x0, x0, #0x500
  40dd94:	str	x0, [sp, #120]
  40dd98:	adrp	x28, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40dd9c:	add	x28, x28, #0x1e8
  40dda0:	add	x28, x28, #0x138
  40dda4:	b	40e074 <printf@plt+0xcb24>
  40dda8:	mov	w27, w21
  40ddac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ddb0:	ldr	x3, [x0, #440]
  40ddb4:	mov	x2, #0xd                   	// #13
  40ddb8:	mov	x1, #0x1                   	// #1
  40ddbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40ddc0:	add	x0, x0, #0x958
  40ddc4:	bl	4014e0 <fwrite@plt>
  40ddc8:	b	40dd64 <printf@plt+0xc814>
  40ddcc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ddd0:	ldr	x3, [x0, #440]
  40ddd4:	mov	x2, #0x6                   	// #6
  40ddd8:	mov	x1, #0x1                   	// #1
  40dddc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40dde0:	add	x0, x0, #0x968
  40dde4:	bl	4014e0 <fwrite@plt>
  40dde8:	ldr	x0, [x20, #72]
  40ddec:	ldrb	w0, [x0, w21, sxtw]
  40ddf0:	cmp	w0, #0x2
  40ddf4:	b.eq	40de84 <printf@plt+0xc934>  // b.none
  40ddf8:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40ddfc:	ldr	x3, [x19, #440]
  40de00:	mov	x2, #0x10                  	// #16
  40de04:	mov	x1, #0x1                   	// #1
  40de08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40de0c:	add	x0, x0, #0x978
  40de10:	bl	4014e0 <fwrite@plt>
  40de14:	ldr	x3, [x19, #440]
  40de18:	mov	x2, #0x2                   	// #2
  40de1c:	mov	x1, #0x1                   	// #1
  40de20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40de24:	add	x0, x0, #0x508
  40de28:	bl	4014e0 <fwrite@plt>
  40de2c:	ldr	x3, [x19, #440]
  40de30:	mov	x2, #0x7                   	// #7
  40de34:	mov	x1, #0x1                   	// #1
  40de38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40de3c:	add	x0, x0, #0x990
  40de40:	bl	4014e0 <fwrite@plt>
  40de44:	ldr	x0, [x20, #72]
  40de48:	ldrb	w0, [x0, w21, sxtw]
  40de4c:	cmp	w0, #0x2
  40de50:	b.eq	40dea4 <printf@plt+0xc954>  // b.none
  40de54:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40de58:	ldr	x1, [x0, #440]
  40de5c:	mov	w0, #0x27                  	// #39
  40de60:	bl	4013d0 <fputc@plt>
  40de64:	ldr	w0, [x20, #4]
  40de68:	cmp	w0, #0x0
  40de6c:	b.le	40df18 <printf@plt+0xc9c8>
  40de70:	ldr	x0, [sp, #104]
  40de74:	lsl	x23, x0, #3
  40de78:	mov	w0, #0x0                   	// #0
  40de7c:	mov	w24, #0x1                   	// #1
  40de80:	b	40ded4 <printf@plt+0xc984>
  40de84:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40de88:	ldr	x3, [x0, #440]
  40de8c:	mov	x2, #0x3                   	// #3
  40de90:	mov	x1, #0x1                   	// #1
  40de94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40de98:	add	x0, x0, #0x970
  40de9c:	bl	4014e0 <fwrite@plt>
  40dea0:	b	40ddf8 <printf@plt+0xc8a8>
  40dea4:	ldr	x3, [x19, #440]
  40dea8:	mov	x2, #0x3                   	// #3
  40deac:	mov	x1, #0x1                   	// #1
  40deb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40deb4:	add	x0, x0, #0x258
  40deb8:	bl	4014e0 <fwrite@plt>
  40debc:	b	40de54 <printf@plt+0xc904>
  40dec0:	ldr	w0, [x19, #44]
  40dec4:	add	w0, w0, #0x1
  40dec8:	ldr	w1, [x20, #4]
  40decc:	cmp	w1, w0
  40ded0:	b.le	40df18 <printf@plt+0xc9c8>
  40ded4:	ldr	x1, [x20, #56]
  40ded8:	ldr	x1, [x1, x23]
  40dedc:	ldr	x19, [x1, w0, sxtw #3]
  40dee0:	cbz	x19, 40dec4 <printf@plt+0xc974>
  40dee4:	ldr	w1, [x19, #36]
  40dee8:	ldr	w0, [x19, #32]
  40deec:	cmp	w1, w0
  40def0:	b.ne	40dec0 <printf@plt+0xc970>  // b.any
  40def4:	ldr	x0, [x19]
  40def8:	ldr	x1, [x0, #72]
  40defc:	mov	x0, x19
  40df00:	blr	x1
  40df04:	ldr	x1, [x0]
  40df08:	ldr	x2, [x1, #112]
  40df0c:	mov	w1, w24
  40df10:	blr	x2
  40df14:	b	40dec0 <printf@plt+0xc970>
  40df18:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40df1c:	ldr	x1, [x19, #440]
  40df20:	mov	w0, #0xa                   	// #10
  40df24:	bl	4013d0 <fputc@plt>
  40df28:	ldr	x3, [x19, #440]
  40df2c:	mov	x2, #0x8                   	// #8
  40df30:	mov	x1, #0x1                   	// #1
  40df34:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40df38:	add	x0, x0, #0x998
  40df3c:	bl	4014e0 <fwrite@plt>
  40df40:	ldr	x3, [x19, #440]
  40df44:	mov	x2, #0x1a                  	// #26
  40df48:	mov	x1, #0x1                   	// #1
  40df4c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40df50:	add	x0, x0, #0x9a8
  40df54:	bl	4014e0 <fwrite@plt>
  40df58:	add	x8, sp, #0xd0
  40df5c:	mov	w0, w21
  40df60:	bl	407ac8 <printf@plt+0x6578>
  40df64:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40df68:	add	x2, x2, #0x1e8
  40df6c:	add	x2, x2, #0x138
  40df70:	mov	x5, x2
  40df74:	mov	x4, x2
  40df78:	mov	x3, x2
  40df7c:	add	x1, sp, #0xd0
  40df80:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40df84:	add	x0, x0, #0x290
  40df88:	bl	4089e8 <printf@plt+0x7498>
  40df8c:	add	x0, sp, #0xd0
  40df90:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40df94:	ldr	x0, [x20, #72]
  40df98:	ldrb	w0, [x0, w21, sxtw]
  40df9c:	cmp	w0, #0x0
  40dfa0:	cset	w24, ne  // ne = any
  40dfa4:	sub	w24, w21, w24
  40dfa8:	b	40dd7c <printf@plt+0xc82c>
  40dfac:	ldr	w0, [x20, #4]
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.le	40e2e0 <printf@plt+0xcd90>
  40dfb8:	ldr	x0, [sp, #104]
  40dfbc:	lsl	x23, x0, #3
  40dfc0:	mov	w0, #0x0                   	// #0
  40dfc4:	adrp	x25, 413000 <_ZdlPvm@@Base+0x28c0>
  40dfc8:	add	x25, x25, #0x9c8
  40dfcc:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40dfd0:	add	x24, x24, #0x1e8
  40dfd4:	add	x24, x24, #0x138
  40dfd8:	b	40e230 <printf@plt+0xcce0>
  40dfdc:	ldr	x0, [x26]
  40dfe0:	ldr	x1, [x0, #104]
  40dfe4:	mov	x0, x26
  40dfe8:	blr	x1
  40dfec:	ldr	w0, [x19, #44]
  40dff0:	add	w0, w0, #0x1
  40dff4:	ldr	w1, [x20, #4]
  40dff8:	cmp	w1, w0
  40dffc:	b.le	40e064 <printf@plt+0xcb14>
  40e000:	ldr	x1, [x20, #56]
  40e004:	ldr	x1, [x1, x23]
  40e008:	ldr	x19, [x1, w0, sxtw #3]
  40e00c:	cbz	x19, 40dff0 <printf@plt+0xcaa0>
  40e010:	ldr	w0, [x19, #36]
  40e014:	cmp	w0, w21
  40e018:	b.ne	40dfec <printf@plt+0xca9c>  // b.any
  40e01c:	ldr	w0, [x19, #32]
  40e020:	cmp	w0, w24
  40e024:	b.ne	40dfec <printf@plt+0xca9c>  // b.any
  40e028:	ldr	x0, [x19]
  40e02c:	ldr	x1, [x0, #72]
  40e030:	mov	x0, x19
  40e034:	blr	x1
  40e038:	mov	x26, x0
  40e03c:	cbz	x0, 40dfec <printf@plt+0xca9c>
  40e040:	cbnz	x25, 40dfdc <printf@plt+0xca8c>
  40e044:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e048:	ldr	x3, [x0, #440]
  40e04c:	mov	x2, #0x3                   	// #3
  40e050:	mov	x1, #0x1                   	// #1
  40e054:	ldr	x0, [sp, #120]
  40e058:	bl	4014e0 <fwrite@plt>
  40e05c:	mov	x25, x26
  40e060:	b	40dfdc <printf@plt+0xca8c>
  40e064:	cbnz	x25, 40e08c <printf@plt+0xcb3c>
  40e068:	sub	w24, w24, #0x1
  40e06c:	cmp	w24, w27
  40e070:	b.lt	40dfac <printf@plt+0xca5c>  // b.tstop
  40e074:	ldr	w0, [x20, #4]
  40e078:	cmp	w0, #0x0
  40e07c:	b.le	40e068 <printf@plt+0xcb18>
  40e080:	mov	x25, #0x0                   	// #0
  40e084:	mov	w0, #0x0                   	// #0
  40e088:	b	40e000 <printf@plt+0xcab0>
  40e08c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40e090:	ldr	x1, [x19, #440]
  40e094:	mov	w0, #0xa                   	// #10
  40e098:	bl	401300 <putc@plt>
  40e09c:	ldr	x0, [x25]
  40e0a0:	ldr	x1, [x0, #48]
  40e0a4:	mov	x0, x25
  40e0a8:	blr	x1
  40e0ac:	mov	x0, x25
  40e0b0:	bl	40c614 <printf@plt+0xb0c4>
  40e0b4:	ldr	x3, [x19, #440]
  40e0b8:	mov	x2, #0x2                   	// #2
  40e0bc:	mov	x1, #0x1                   	// #1
  40e0c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e0c4:	add	x0, x0, #0x508
  40e0c8:	bl	4014e0 <fwrite@plt>
  40e0cc:	ldr	x0, [x25]
  40e0d0:	ldr	x2, [x0, #112]
  40e0d4:	mov	w1, #0x0                   	// #0
  40e0d8:	mov	x0, x25
  40e0dc:	blr	x2
  40e0e0:	ldr	w0, [x25, #44]
  40e0e4:	add	w0, w0, #0x1
  40e0e8:	ldr	w1, [x20, #4]
  40e0ec:	cmp	w0, w1
  40e0f0:	b.ge	40e1b4 <printf@plt+0xcc64>  // b.tcont
  40e0f4:	mov	x26, x19
  40e0f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x28c0>
  40e0fc:	add	x1, x1, #0x508
  40e100:	str	x1, [sp, #112]
  40e104:	b	40e130 <printf@plt+0xcbe0>
  40e108:	ldr	x0, [x25]
  40e10c:	ldr	x2, [x0, #112]
  40e110:	mov	w1, #0x0                   	// #0
  40e114:	mov	x0, x25
  40e118:	blr	x2
  40e11c:	ldr	w0, [x19, #44]
  40e120:	add	w0, w0, #0x1
  40e124:	ldr	w1, [x20, #4]
  40e128:	cmp	w1, w0
  40e12c:	b.le	40e1b4 <printf@plt+0xcc64>
  40e130:	ldr	x1, [x20, #56]
  40e134:	ldr	x1, [x1, x23]
  40e138:	ldr	x19, [x1, w0, sxtw #3]
  40e13c:	cbz	x19, 40e120 <printf@plt+0xcbd0>
  40e140:	ldr	w0, [x19, #36]
  40e144:	cmp	w0, w21
  40e148:	b.ne	40e11c <printf@plt+0xcbcc>  // b.any
  40e14c:	ldr	w0, [x19, #32]
  40e150:	cmp	w0, w24
  40e154:	b.ne	40e11c <printf@plt+0xcbcc>  // b.any
  40e158:	ldr	x0, [x19]
  40e15c:	ldr	x1, [x0, #72]
  40e160:	mov	x0, x19
  40e164:	blr	x1
  40e168:	mov	x25, x0
  40e16c:	cbz	x0, 40e11c <printf@plt+0xcbcc>
  40e170:	ldr	w1, [x19, #36]
  40e174:	ldr	w0, [x19, #32]
  40e178:	cmp	w1, w0
  40e17c:	b.eq	40e108 <printf@plt+0xcbb8>  // b.none
  40e180:	ldr	x1, [x26, #440]
  40e184:	mov	w0, #0xa                   	// #10
  40e188:	bl	401300 <putc@plt>
  40e18c:	ldr	x0, [x25]
  40e190:	ldr	x1, [x0, #48]
  40e194:	mov	x0, x25
  40e198:	blr	x1
  40e19c:	ldr	x3, [x26, #440]
  40e1a0:	mov	x2, #0x2                   	// #2
  40e1a4:	mov	x1, #0x1                   	// #1
  40e1a8:	ldr	x0, [sp, #112]
  40e1ac:	bl	4014e0 <fwrite@plt>
  40e1b0:	b	40e108 <printf@plt+0xcbb8>
  40e1b4:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40e1b8:	ldr	x1, [x19, #440]
  40e1bc:	mov	w0, #0xa                   	// #10
  40e1c0:	bl	401300 <putc@plt>
  40e1c4:	ldr	x3, [x19, #440]
  40e1c8:	mov	x2, #0x1a                  	// #26
  40e1cc:	mov	x1, #0x1                   	// #1
  40e1d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e1d4:	add	x0, x0, #0x9a8
  40e1d8:	bl	4014e0 <fwrite@plt>
  40e1dc:	add	x8, sp, #0xe0
  40e1e0:	mov	w0, w21
  40e1e4:	bl	407ac8 <printf@plt+0x6578>
  40e1e8:	mov	x5, x28
  40e1ec:	mov	x4, x28
  40e1f0:	mov	x3, x28
  40e1f4:	mov	x2, x28
  40e1f8:	add	x1, sp, #0xe0
  40e1fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40e200:	add	x0, x0, #0x290
  40e204:	bl	4089e8 <printf@plt+0x7498>
  40e208:	add	x0, sp, #0xe0
  40e20c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e210:	b	40e068 <printf@plt+0xcb18>
  40e214:	add	x0, sp, #0xf0
  40e218:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e21c:	ldr	w0, [x19, #44]
  40e220:	add	w0, w0, #0x1
  40e224:	ldr	w1, [x20, #4]
  40e228:	cmp	w1, w0
  40e22c:	b.le	40e2e0 <printf@plt+0xcd90>
  40e230:	ldr	x1, [x20, #56]
  40e234:	ldr	x1, [x1, x23]
  40e238:	ldr	x19, [x1, w0, sxtw #3]
  40e23c:	cbz	x19, 40e220 <printf@plt+0xccd0>
  40e240:	ldr	w0, [x19, #36]
  40e244:	cmp	w0, w21
  40e248:	b.ne	40e21c <printf@plt+0xcccc>  // b.any
  40e24c:	ldr	x0, [x19]
  40e250:	ldr	x1, [x0, #72]
  40e254:	mov	x0, x19
  40e258:	blr	x1
  40e25c:	cbnz	x0, 40e21c <printf@plt+0xcccc>
  40e260:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40e264:	ldr	x3, [x26, #440]
  40e268:	mov	x2, #0x9                   	// #9
  40e26c:	mov	x1, #0x1                   	// #1
  40e270:	mov	x0, x25
  40e274:	bl	4014e0 <fwrite@plt>
  40e278:	ldr	x0, [x19]
  40e27c:	ldr	x1, [x0, #48]
  40e280:	mov	x0, x19
  40e284:	blr	x1
  40e288:	ldr	x0, [x19]
  40e28c:	ldr	x1, [x0, #40]
  40e290:	mov	x0, x19
  40e294:	blr	x1
  40e298:	ldr	x3, [x26, #440]
  40e29c:	mov	x2, #0x1a                  	// #26
  40e2a0:	mov	x1, #0x1                   	// #1
  40e2a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e2a8:	add	x0, x0, #0x9a8
  40e2ac:	bl	4014e0 <fwrite@plt>
  40e2b0:	add	x8, sp, #0xf0
  40e2b4:	mov	w0, w21
  40e2b8:	bl	407ac8 <printf@plt+0x6578>
  40e2bc:	mov	x5, x24
  40e2c0:	mov	x4, x24
  40e2c4:	mov	x3, x24
  40e2c8:	mov	x2, x24
  40e2cc:	add	x1, sp, #0xf0
  40e2d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40e2d4:	add	x0, x0, #0x290
  40e2d8:	bl	4089e8 <printf@plt+0x7498>
  40e2dc:	b	40e214 <printf@plt+0xccc4>
  40e2e0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e2e4:	ldr	x3, [x0, #440]
  40e2e8:	mov	x2, #0x38                  	// #56
  40e2ec:	mov	x1, #0x1                   	// #1
  40e2f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e2f4:	add	x0, x0, #0x9d8
  40e2f8:	bl	4014e0 <fwrite@plt>
  40e2fc:	ldr	w0, [x20]
  40e300:	sub	w0, w0, #0x1
  40e304:	cmp	w0, w21
  40e308:	b.eq	40e42c <printf@plt+0xcedc>  // b.none
  40e30c:	ldr	w0, [x20, #120]
  40e310:	tbnz	w0, #3, 40e34c <printf@plt+0xcdfc>
  40e314:	cbz	x22, 40e328 <printf@plt+0xcdd8>
  40e318:	add	w0, w21, #0x1
  40e31c:	ldr	w1, [x22, #16]
  40e320:	cmp	w1, w0
  40e324:	b.eq	40e388 <printf@plt+0xce38>  // b.none
  40e328:	ldr	x19, [x20, #16]
  40e32c:	cbz	x19, 40e424 <printf@plt+0xced4>
  40e330:	mov	w1, #0x0                   	// #0
  40e334:	mov	w23, #0x1                   	// #1
  40e338:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  40e33c:	adrp	x22, 413000 <_ZdlPvm@@Base+0x28c0>
  40e340:	add	x22, x22, #0xa30
  40e344:	mov	x24, #0x9                   	// #9
  40e348:	b	40e3f8 <printf@plt+0xcea8>
  40e34c:	add	w1, w21, #0x1
  40e350:	mov	x0, x20
  40e354:	bl	40b968 <printf@plt+0xa418>
  40e358:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e35c:	ldr	x3, [x0, #440]
  40e360:	mov	x2, #0x17                  	// #23
  40e364:	mov	x1, #0x1                   	// #1
  40e368:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e36c:	add	x0, x0, #0xa18
  40e370:	bl	4014e0 <fwrite@plt>
  40e374:	ldr	w0, [x20]
  40e378:	sub	w0, w0, #0x1
  40e37c:	cmp	w0, w21
  40e380:	b.ne	40e314 <printf@plt+0xcdc4>  // b.any
  40e384:	b	40e42c <printf@plt+0xcedc>
  40e388:	ldr	x0, [x22]
  40e38c:	ldr	x1, [x0, #24]
  40e390:	mov	x0, x22
  40e394:	blr	x1
  40e398:	cbnz	w0, 40e3b0 <printf@plt+0xce60>
  40e39c:	ldr	x0, [x22]
  40e3a0:	ldr	x1, [x0, #32]
  40e3a4:	mov	x0, x22
  40e3a8:	blr	x1
  40e3ac:	cbz	w0, 40e328 <printf@plt+0xcdd8>
  40e3b0:	ldr	x0, [x22]
  40e3b4:	ldr	x2, [x0]
  40e3b8:	mov	x1, x20
  40e3bc:	mov	x0, x22
  40e3c0:	blr	x2
  40e3c4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e3c8:	ldr	x3, [x0, #440]
  40e3cc:	mov	x2, #0x17                  	// #23
  40e3d0:	mov	x1, #0x1                   	// #1
  40e3d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e3d8:	add	x0, x0, #0xa18
  40e3dc:	bl	4014e0 <fwrite@plt>
  40e3e0:	b	40e328 <printf@plt+0xcdd8>
  40e3e4:	mov	x0, x19
  40e3e8:	bl	40a810 <printf@plt+0x92c0>
  40e3ec:	mov	w1, w23
  40e3f0:	ldr	x19, [x19]
  40e3f4:	cbz	x19, 40e420 <printf@plt+0xced0>
  40e3f8:	ldr	w0, [x19, #12]
  40e3fc:	cmp	w0, w21
  40e400:	b.ne	40e3f0 <printf@plt+0xcea0>  // b.any
  40e404:	cbnz	w1, 40e3e4 <printf@plt+0xce94>
  40e408:	ldr	x3, [x25, #440]
  40e40c:	mov	x2, x24
  40e410:	mov	x1, #0x1                   	// #1
  40e414:	mov	x0, x22
  40e418:	bl	4014e0 <fwrite@plt>
  40e41c:	b	40e3e4 <printf@plt+0xce94>
  40e420:	cbnz	w1, 40e464 <printf@plt+0xcf14>
  40e424:	ldr	w0, [x20, #120]
  40e428:	tbz	w0, #5, 40e484 <printf@plt+0xcf34>
  40e42c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e430:	ldr	x3, [x0, #440]
  40e434:	mov	x2, #0x1c                  	// #28
  40e438:	mov	x1, #0x1                   	// #1
  40e43c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e440:	add	x0, x0, #0xa50
  40e444:	bl	4014e0 <fwrite@plt>
  40e448:	ldp	x19, x20, [sp, #16]
  40e44c:	ldp	x21, x22, [sp, #32]
  40e450:	ldp	x23, x24, [sp, #48]
  40e454:	ldp	x25, x26, [sp, #64]
  40e458:	ldp	x27, x28, [sp, #80]
  40e45c:	ldp	x29, x30, [sp], #256
  40e460:	ret
  40e464:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e468:	ldr	x3, [x0, #440]
  40e46c:	mov	x2, #0x9                   	// #9
  40e470:	mov	x1, #0x1                   	// #1
  40e474:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e478:	add	x0, x0, #0xa40
  40e47c:	bl	4014e0 <fwrite@plt>
  40e480:	b	40e424 <printf@plt+0xced4>
  40e484:	mov	w1, w21
  40e488:	mov	x0, x20
  40e48c:	bl	408950 <printf@plt+0x7400>
  40e490:	cbz	w0, 40e42c <printf@plt+0xcedc>
  40e494:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e498:	ldr	x3, [x0, #440]
  40e49c:	mov	x2, #0xa                   	// #10
  40e4a0:	mov	x1, #0x1                   	// #1
  40e4a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e4a8:	add	x0, x0, #0x428
  40e4ac:	bl	4014e0 <fwrite@plt>
  40e4b0:	b	40e42c <printf@plt+0xcedc>
  40e4b4:	mov	x19, x0
  40e4b8:	add	x0, sp, #0x80
  40e4bc:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e4c0:	mov	x0, x19
  40e4c4:	bl	4014f0 <_Unwind_Resume@plt>
  40e4c8:	mov	x19, x0
  40e4cc:	add	x0, sp, #0x90
  40e4d0:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e4d4:	mov	x0, x19
  40e4d8:	bl	4014f0 <_Unwind_Resume@plt>
  40e4dc:	mov	x19, x0
  40e4e0:	add	x0, sp, #0xa0
  40e4e4:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e4e8:	mov	x0, x19
  40e4ec:	bl	4014f0 <_Unwind_Resume@plt>
  40e4f0:	mov	x19, x0
  40e4f4:	add	x0, sp, #0xb0
  40e4f8:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e4fc:	mov	x0, x19
  40e500:	bl	4014f0 <_Unwind_Resume@plt>
  40e504:	mov	x19, x0
  40e508:	add	x0, sp, #0xc0
  40e50c:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e510:	mov	x0, x19
  40e514:	bl	4014f0 <_Unwind_Resume@plt>
  40e518:	mov	x19, x0
  40e51c:	add	x0, sp, #0xd0
  40e520:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e524:	mov	x0, x19
  40e528:	bl	4014f0 <_Unwind_Resume@plt>
  40e52c:	mov	x19, x0
  40e530:	add	x0, sp, #0xe0
  40e534:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e538:	mov	x0, x19
  40e53c:	bl	4014f0 <_Unwind_Resume@plt>
  40e540:	mov	x19, x0
  40e544:	add	x0, sp, #0xf0
  40e548:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  40e54c:	mov	x0, x19
  40e550:	bl	4014f0 <_Unwind_Resume@plt>
  40e554:	ldr	x0, [x20, #72]
  40e558:	ldrb	w0, [x0, w21, sxtw]
  40e55c:	cbnz	w0, 40daf8 <printf@plt+0xc5a8>
  40e560:	b	40da38 <printf@plt+0xc4e8>
  40e564:	stp	x29, x30, [sp, #-32]!
  40e568:	mov	x29, sp
  40e56c:	stp	x19, x20, [sp, #16]
  40e570:	mov	x20, x0
  40e574:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40e578:	mov	w2, #0x1                   	// #1
  40e57c:	str	w2, [x1, #816]
  40e580:	bl	4074d4 <printf@plt+0x5f84>
  40e584:	mov	x0, x20
  40e588:	bl	40aa8c <printf@plt+0x953c>
  40e58c:	mov	x0, x20
  40e590:	bl	4075a4 <printf@plt+0x6054>
  40e594:	mov	x0, x20
  40e598:	bl	40d640 <printf@plt+0xc0f0>
  40e59c:	ldr	w0, [x20, #120]
  40e5a0:	tbz	w0, #0, 40e620 <printf@plt+0xd0d0>
  40e5a4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e5a8:	ldr	x3, [x0, #440]
  40e5ac:	mov	x2, #0x39                  	// #57
  40e5b0:	mov	x1, #0x1                   	// #1
  40e5b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e5b8:	add	x0, x0, #0xa88
  40e5bc:	bl	4014e0 <fwrite@plt>
  40e5c0:	ldr	w0, [x20, #120]
  40e5c4:	tbz	w0, #0, 40e640 <printf@plt+0xd0f0>
  40e5c8:	mov	x0, x20
  40e5cc:	bl	40855c <printf@plt+0x700c>
  40e5d0:	mov	x0, x20
  40e5d4:	bl	40bc54 <printf@plt+0xa704>
  40e5d8:	mov	x0, x20
  40e5dc:	bl	40c1e4 <printf@plt+0xac94>
  40e5e0:	ldr	w0, [x20]
  40e5e4:	cmp	w0, #0x0
  40e5e8:	b.le	40e60c <printf@plt+0xd0bc>
  40e5ec:	mov	w19, #0x0                   	// #0
  40e5f0:	mov	w1, w19
  40e5f4:	mov	x0, x20
  40e5f8:	bl	40d9dc <printf@plt+0xc48c>
  40e5fc:	add	w19, w19, #0x1
  40e600:	ldr	w0, [x20]
  40e604:	cmp	w0, w19
  40e608:	b.gt	40e5f0 <printf@plt+0xd0a0>
  40e60c:	mov	x0, x20
  40e610:	bl	40c31c <printf@plt+0xadcc>
  40e614:	ldp	x19, x20, [sp, #16]
  40e618:	ldp	x29, x30, [sp], #32
  40e61c:	ret
  40e620:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e624:	ldr	x3, [x0, #440]
  40e628:	mov	x2, #0x10                  	// #16
  40e62c:	mov	x1, #0x1                   	// #1
  40e630:	adrp	x0, 413000 <_ZdlPvm@@Base+0x28c0>
  40e634:	add	x0, x0, #0xa70
  40e638:	bl	4014e0 <fwrite@plt>
  40e63c:	b	40e5a4 <printf@plt+0xd054>
  40e640:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40e644:	ldr	x3, [x0, #440]
  40e648:	mov	x2, #0x4                   	// #4
  40e64c:	mov	x1, #0x1                   	// #1
  40e650:	adrp	x0, 412000 <_ZdlPvm@@Base+0x18c0>
  40e654:	add	x0, x0, #0x6b8
  40e658:	bl	4014e0 <fwrite@plt>
  40e65c:	b	40e5c8 <printf@plt+0xd078>
  40e660:	stp	x29, x30, [sp, #-32]!
  40e664:	mov	x29, sp
  40e668:	str	x19, [sp, #16]
  40e66c:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40e670:	add	x19, x19, #0x1e8
  40e674:	add	x0, x19, #0x158
  40e678:	bl	40ed98 <printf@plt+0xd848>
  40e67c:	add	x0, x19, #0x160
  40e680:	bl	40ebe8 <printf@plt+0xd698>
  40e684:	add	x19, x19, #0x138
  40e688:	mov	x0, x19
  40e68c:	bl	410880 <_ZdlPvm@@Base+0x140>
  40e690:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  40e694:	add	x2, x2, #0x178
  40e698:	mov	x1, x19
  40e69c:	adrp	x0, 410000 <printf@plt+0xeab0>
  40e6a0:	add	x0, x0, #0x9ec
  40e6a4:	bl	401400 <__cxa_atexit@plt>
  40e6a8:	ldr	x19, [sp, #16]
  40e6ac:	ldp	x29, x30, [sp], #32
  40e6b0:	ret
  40e6b4:	mov	w0, #0x0                   	// #0
  40e6b8:	ret
  40e6bc:	mov	w0, #0x0                   	// #0
  40e6c0:	ret
  40e6c4:	stp	x29, x30, [sp, #-16]!
  40e6c8:	mov	x29, sp
  40e6cc:	mov	x1, #0x18                  	// #24
  40e6d0:	bl	410740 <_ZdlPvm@@Base>
  40e6d4:	ldp	x29, x30, [sp], #16
  40e6d8:	ret
  40e6dc:	ret
  40e6e0:	stp	x29, x30, [sp, #-16]!
  40e6e4:	mov	x29, sp
  40e6e8:	mov	x1, #0x18                  	// #24
  40e6ec:	bl	410740 <_ZdlPvm@@Base>
  40e6f0:	ldp	x29, x30, [sp], #16
  40e6f4:	ret
  40e6f8:	ret
  40e6fc:	stp	x29, x30, [sp, #-16]!
  40e700:	mov	x29, sp
  40e704:	mov	x1, #0x48                  	// #72
  40e708:	bl	410740 <_ZdlPvm@@Base>
  40e70c:	ldp	x29, x30, [sp], #16
  40e710:	ret
  40e714:	ret
  40e718:	stp	x29, x30, [sp, #-16]!
  40e71c:	mov	x29, sp
  40e720:	mov	x1, #0x48                  	// #72
  40e724:	bl	410740 <_ZdlPvm@@Base>
  40e728:	ldp	x29, x30, [sp], #16
  40e72c:	ret
  40e730:	ret
  40e734:	stp	x29, x30, [sp, #-16]!
  40e738:	mov	x29, sp
  40e73c:	mov	x1, #0x40                  	// #64
  40e740:	bl	410740 <_ZdlPvm@@Base>
  40e744:	ldp	x29, x30, [sp], #16
  40e748:	ret
  40e74c:	ret
  40e750:	stp	x29, x30, [sp, #-16]!
  40e754:	mov	x29, sp
  40e758:	mov	x1, #0x40                  	// #64
  40e75c:	bl	410740 <_ZdlPvm@@Base>
  40e760:	ldp	x29, x30, [sp], #16
  40e764:	ret
  40e768:	ret
  40e76c:	stp	x29, x30, [sp, #-16]!
  40e770:	mov	x29, sp
  40e774:	mov	x1, #0x40                  	// #64
  40e778:	bl	410740 <_ZdlPvm@@Base>
  40e77c:	ldp	x29, x30, [sp], #16
  40e780:	ret
  40e784:	ret
  40e788:	stp	x29, x30, [sp, #-16]!
  40e78c:	mov	x29, sp
  40e790:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e794:	add	x1, x1, #0x480
  40e798:	str	x1, [x0]
  40e79c:	bl	405864 <printf@plt+0x4314>
  40e7a0:	ldp	x29, x30, [sp], #16
  40e7a4:	ret
  40e7a8:	stp	x29, x30, [sp, #-32]!
  40e7ac:	mov	x29, sp
  40e7b0:	str	x19, [sp, #16]
  40e7b4:	mov	x19, x0
  40e7b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e7bc:	add	x1, x1, #0x480
  40e7c0:	str	x1, [x0]
  40e7c4:	bl	405864 <printf@plt+0x4314>
  40e7c8:	mov	x1, #0x48                  	// #72
  40e7cc:	mov	x0, x19
  40e7d0:	bl	410740 <_ZdlPvm@@Base>
  40e7d4:	ldr	x19, [sp, #16]
  40e7d8:	ldp	x29, x30, [sp], #32
  40e7dc:	ret
  40e7e0:	stp	x29, x30, [sp, #-16]!
  40e7e4:	mov	x29, sp
  40e7e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e7ec:	add	x1, x1, #0x3f8
  40e7f0:	str	x1, [x0]
  40e7f4:	bl	405864 <printf@plt+0x4314>
  40e7f8:	ldp	x29, x30, [sp], #16
  40e7fc:	ret
  40e800:	stp	x29, x30, [sp, #-32]!
  40e804:	mov	x29, sp
  40e808:	str	x19, [sp, #16]
  40e80c:	mov	x19, x0
  40e810:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e814:	add	x1, x1, #0x3f8
  40e818:	str	x1, [x0]
  40e81c:	bl	405864 <printf@plt+0x4314>
  40e820:	mov	x1, #0x50                  	// #80
  40e824:	mov	x0, x19
  40e828:	bl	410740 <_ZdlPvm@@Base>
  40e82c:	ldr	x19, [sp, #16]
  40e830:	ldp	x29, x30, [sp], #32
  40e834:	ret
  40e838:	stp	x29, x30, [sp, #-16]!
  40e83c:	mov	x29, sp
  40e840:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e844:	add	x1, x1, #0x1d8
  40e848:	str	x1, [x0]
  40e84c:	bl	405864 <printf@plt+0x4314>
  40e850:	ldp	x29, x30, [sp], #16
  40e854:	ret
  40e858:	stp	x29, x30, [sp, #-32]!
  40e85c:	mov	x29, sp
  40e860:	str	x19, [sp, #16]
  40e864:	mov	x19, x0
  40e868:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e86c:	add	x1, x1, #0x1d8
  40e870:	str	x1, [x0]
  40e874:	bl	405864 <printf@plt+0x4314>
  40e878:	mov	x1, #0x48                  	// #72
  40e87c:	mov	x0, x19
  40e880:	bl	410740 <_ZdlPvm@@Base>
  40e884:	ldr	x19, [sp, #16]
  40e888:	ldp	x29, x30, [sp], #32
  40e88c:	ret
  40e890:	stp	x29, x30, [sp, #-16]!
  40e894:	mov	x29, sp
  40e898:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e89c:	add	x1, x1, #0x1d8
  40e8a0:	str	x1, [x0]
  40e8a4:	bl	405864 <printf@plt+0x4314>
  40e8a8:	ldp	x29, x30, [sp], #16
  40e8ac:	ret
  40e8b0:	stp	x29, x30, [sp, #-32]!
  40e8b4:	mov	x29, sp
  40e8b8:	str	x19, [sp, #16]
  40e8bc:	mov	x19, x0
  40e8c0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e8c4:	add	x1, x1, #0x1d8
  40e8c8:	str	x1, [x0]
  40e8cc:	bl	405864 <printf@plt+0x4314>
  40e8d0:	mov	x1, #0x48                  	// #72
  40e8d4:	mov	x0, x19
  40e8d8:	bl	410740 <_ZdlPvm@@Base>
  40e8dc:	ldr	x19, [sp, #16]
  40e8e0:	ldp	x29, x30, [sp], #32
  40e8e4:	ret
  40e8e8:	stp	x29, x30, [sp, #-16]!
  40e8ec:	mov	x29, sp
  40e8f0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e8f4:	add	x1, x1, #0x1d8
  40e8f8:	str	x1, [x0]
  40e8fc:	bl	405864 <printf@plt+0x4314>
  40e900:	ldp	x29, x30, [sp], #16
  40e904:	ret
  40e908:	stp	x29, x30, [sp, #-32]!
  40e90c:	mov	x29, sp
  40e910:	str	x19, [sp, #16]
  40e914:	mov	x19, x0
  40e918:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e91c:	add	x1, x1, #0x1d8
  40e920:	str	x1, [x0]
  40e924:	bl	405864 <printf@plt+0x4314>
  40e928:	mov	x1, #0x48                  	// #72
  40e92c:	mov	x0, x19
  40e930:	bl	410740 <_ZdlPvm@@Base>
  40e934:	ldr	x19, [sp, #16]
  40e938:	ldp	x29, x30, [sp], #32
  40e93c:	ret
  40e940:	stp	x29, x30, [sp, #-16]!
  40e944:	mov	x29, sp
  40e948:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e94c:	add	x1, x1, #0x1d8
  40e950:	str	x1, [x0]
  40e954:	bl	405864 <printf@plt+0x4314>
  40e958:	ldp	x29, x30, [sp], #16
  40e95c:	ret
  40e960:	stp	x29, x30, [sp, #-32]!
  40e964:	mov	x29, sp
  40e968:	str	x19, [sp, #16]
  40e96c:	mov	x19, x0
  40e970:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e974:	add	x1, x1, #0x1d8
  40e978:	str	x1, [x0]
  40e97c:	bl	405864 <printf@plt+0x4314>
  40e980:	mov	x1, #0x48                  	// #72
  40e984:	mov	x0, x19
  40e988:	bl	410740 <_ZdlPvm@@Base>
  40e98c:	ldr	x19, [sp, #16]
  40e990:	ldp	x29, x30, [sp], #32
  40e994:	ret
  40e998:	stp	x29, x30, [sp, #-16]!
  40e99c:	mov	x29, sp
  40e9a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e9a4:	add	x1, x1, #0x150
  40e9a8:	str	x1, [x0]
  40e9ac:	bl	405864 <printf@plt+0x4314>
  40e9b0:	ldp	x29, x30, [sp], #16
  40e9b4:	ret
  40e9b8:	stp	x29, x30, [sp, #-32]!
  40e9bc:	mov	x29, sp
  40e9c0:	str	x19, [sp, #16]
  40e9c4:	mov	x19, x0
  40e9c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40e9cc:	add	x1, x1, #0x150
  40e9d0:	str	x1, [x0]
  40e9d4:	bl	405864 <printf@plt+0x4314>
  40e9d8:	mov	x1, #0x48                  	// #72
  40e9dc:	mov	x0, x19
  40e9e0:	bl	410740 <_ZdlPvm@@Base>
  40e9e4:	ldr	x19, [sp, #16]
  40e9e8:	ldp	x29, x30, [sp], #32
  40e9ec:	ret
  40e9f0:	stp	x29, x30, [sp, #-16]!
  40e9f4:	mov	x29, sp
  40e9f8:	mov	x1, #0x40                  	// #64
  40e9fc:	bl	410740 <_ZdlPvm@@Base>
  40ea00:	ldp	x29, x30, [sp], #16
  40ea04:	ret
  40ea08:	ret
  40ea0c:	stp	x29, x30, [sp, #-16]!
  40ea10:	mov	x29, sp
  40ea14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ea18:	add	x1, x1, #0x6e8
  40ea1c:	str	x1, [x0]
  40ea20:	bl	405b54 <printf@plt+0x4604>
  40ea24:	ldp	x29, x30, [sp], #16
  40ea28:	ret
  40ea2c:	stp	x29, x30, [sp, #-32]!
  40ea30:	mov	x29, sp
  40ea34:	str	x19, [sp, #16]
  40ea38:	mov	x19, x0
  40ea3c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ea40:	add	x1, x1, #0x6e8
  40ea44:	str	x1, [x0]
  40ea48:	bl	405b54 <printf@plt+0x4604>
  40ea4c:	mov	x1, #0x48                  	// #72
  40ea50:	mov	x0, x19
  40ea54:	bl	410740 <_ZdlPvm@@Base>
  40ea58:	ldr	x19, [sp, #16]
  40ea5c:	ldp	x29, x30, [sp], #32
  40ea60:	ret
  40ea64:	stp	x29, x30, [sp, #-16]!
  40ea68:	mov	x29, sp
  40ea6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ea70:	add	x1, x1, #0x670
  40ea74:	str	x1, [x0]
  40ea78:	bl	405b54 <printf@plt+0x4604>
  40ea7c:	ldp	x29, x30, [sp], #16
  40ea80:	ret
  40ea84:	stp	x29, x30, [sp, #-32]!
  40ea88:	mov	x29, sp
  40ea8c:	str	x19, [sp, #16]
  40ea90:	mov	x19, x0
  40ea94:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ea98:	add	x1, x1, #0x670
  40ea9c:	str	x1, [x0]
  40eaa0:	bl	405b54 <printf@plt+0x4604>
  40eaa4:	mov	x1, #0x48                  	// #72
  40eaa8:	mov	x0, x19
  40eaac:	bl	410740 <_ZdlPvm@@Base>
  40eab0:	ldr	x19, [sp, #16]
  40eab4:	ldp	x29, x30, [sp], #32
  40eab8:	ret
  40eabc:	stp	x29, x30, [sp, #-16]!
  40eac0:	mov	x29, sp
  40eac4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40eac8:	add	x1, x1, #0x5f8
  40eacc:	str	x1, [x0]
  40ead0:	bl	405b54 <printf@plt+0x4604>
  40ead4:	ldp	x29, x30, [sp], #16
  40ead8:	ret
  40eadc:	stp	x29, x30, [sp, #-32]!
  40eae0:	mov	x29, sp
  40eae4:	str	x19, [sp, #16]
  40eae8:	mov	x19, x0
  40eaec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40eaf0:	add	x1, x1, #0x5f8
  40eaf4:	str	x1, [x0]
  40eaf8:	bl	405b54 <printf@plt+0x4604>
  40eafc:	mov	x1, #0x48                  	// #72
  40eb00:	mov	x0, x19
  40eb04:	bl	410740 <_ZdlPvm@@Base>
  40eb08:	ldr	x19, [sp, #16]
  40eb0c:	ldp	x29, x30, [sp], #32
  40eb10:	ret
  40eb14:	stp	x29, x30, [sp, #-16]!
  40eb18:	mov	x29, sp
  40eb1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40eb20:	add	x1, x1, #0x580
  40eb24:	str	x1, [x0]
  40eb28:	bl	405b54 <printf@plt+0x4604>
  40eb2c:	ldp	x29, x30, [sp], #16
  40eb30:	ret
  40eb34:	stp	x29, x30, [sp, #-32]!
  40eb38:	mov	x29, sp
  40eb3c:	str	x19, [sp, #16]
  40eb40:	mov	x19, x0
  40eb44:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40eb48:	add	x1, x1, #0x580
  40eb4c:	str	x1, [x0]
  40eb50:	bl	405b54 <printf@plt+0x4604>
  40eb54:	mov	x1, #0x48                  	// #72
  40eb58:	mov	x0, x19
  40eb5c:	bl	410740 <_ZdlPvm@@Base>
  40eb60:	ldr	x19, [sp, #16]
  40eb64:	ldp	x29, x30, [sp], #32
  40eb68:	ret
  40eb6c:	stp	x29, x30, [sp, #-48]!
  40eb70:	mov	x29, sp
  40eb74:	stp	x19, x20, [sp, #16]
  40eb78:	str	x21, [sp, #32]
  40eb7c:	mov	w19, w0
  40eb80:	mov	x20, x1
  40eb84:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40eb88:	ldr	x2, [x0, #256]
  40eb8c:	cbz	x2, 40eba4 <printf@plt+0xd654>
  40eb90:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40eb94:	add	x1, x1, #0xad8
  40eb98:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40eb9c:	ldr	x0, [x0, #448]
  40eba0:	bl	4012f0 <fprintf@plt>
  40eba4:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40eba8:	mov	x3, x20
  40ebac:	mov	w2, w19
  40ebb0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ebb4:	add	x1, x1, #0xae0
  40ebb8:	ldr	x0, [x21, #448]
  40ebbc:	bl	4012f0 <fprintf@plt>
  40ebc0:	ldr	x0, [x21, #448]
  40ebc4:	bl	401410 <fflush@plt>
  40ebc8:	bl	4014a0 <abort@plt>
  40ebcc:	mov	x1, #0x0                   	// #0
  40ebd0:	strb	w1, [x0, x1]
  40ebd4:	add	x1, x1, #0x1
  40ebd8:	cmp	x1, #0x100
  40ebdc:	b.ne	40ebd0 <printf@plt+0xd680>  // b.any
  40ebe0:	ret
  40ebe4:	ret
  40ebe8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ebec:	ldr	w0, [x0, #848]
  40ebf0:	cbnz	w0, 40eca4 <printf@plt+0xd754>
  40ebf4:	stp	x29, x30, [sp, #-48]!
  40ebf8:	mov	x29, sp
  40ebfc:	stp	x19, x20, [sp, #16]
  40ec00:	stp	x21, x22, [sp, #32]
  40ec04:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ec08:	mov	w1, #0x1                   	// #1
  40ec0c:	str	w1, [x0, #848]
  40ec10:	mov	x19, #0x0                   	// #0
  40ec14:	add	x21, x0, #0x350
  40ec18:	add	x22, x21, #0x8
  40ec1c:	add	x21, x21, #0x108
  40ec20:	b	40ec44 <printf@plt+0xd6f4>
  40ec24:	strb	w19, [x19, x22]
  40ec28:	b	40ec70 <printf@plt+0xd720>
  40ec2c:	strb	w19, [x19, x22]
  40ec30:	strb	w19, [x19, x21]
  40ec34:	add	w20, w20, #0x1
  40ec38:	cmp	w20, #0xff
  40ec3c:	b.gt	40ec94 <printf@plt+0xd744>
  40ec40:	add	x19, x19, #0x1
  40ec44:	mov	w20, w19
  40ec48:	tst	w19, #0xffffff80
  40ec4c:	b.ne	40ec2c <printf@plt+0xd6dc>  // b.any
  40ec50:	bl	4013e0 <__ctype_b_loc@plt>
  40ec54:	ldr	x0, [x0]
  40ec58:	ldrh	w0, [x0, x19, lsl #1]
  40ec5c:	tbz	w0, #9, 40ec24 <printf@plt+0xd6d4>
  40ec60:	bl	4012c0 <__ctype_toupper_loc@plt>
  40ec64:	ldr	x0, [x0]
  40ec68:	ldr	w0, [x0, x19, lsl #2]
  40ec6c:	strb	w0, [x19, x22]
  40ec70:	bl	4013e0 <__ctype_b_loc@plt>
  40ec74:	ldr	x0, [x0]
  40ec78:	ldrh	w0, [x0, x19, lsl #1]
  40ec7c:	tbz	w0, #8, 40ec30 <printf@plt+0xd6e0>
  40ec80:	bl	401440 <__ctype_tolower_loc@plt>
  40ec84:	ldr	x0, [x0]
  40ec88:	ldr	w0, [x0, x19, lsl #2]
  40ec8c:	strb	w0, [x19, x21]
  40ec90:	b	40ec40 <printf@plt+0xd6f0>
  40ec94:	ldp	x19, x20, [sp, #16]
  40ec98:	ldp	x21, x22, [sp, #32]
  40ec9c:	ldp	x29, x30, [sp], #48
  40eca0:	ret
  40eca4:	ret
  40eca8:	stp	x29, x30, [sp, #-16]!
  40ecac:	mov	x29, sp
  40ecb0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ecb4:	add	x0, x0, #0x350
  40ecb8:	add	x0, x0, #0x208
  40ecbc:	bl	40ebe8 <printf@plt+0xd698>
  40ecc0:	ldp	x29, x30, [sp], #16
  40ecc4:	ret
  40ecc8:	add	x1, x0, #0x100
  40eccc:	strb	wzr, [x0], #1
  40ecd0:	cmp	x0, x1
  40ecd4:	b.ne	40eccc <printf@plt+0xd77c>  // b.any
  40ecd8:	ret
  40ecdc:	stp	x29, x30, [sp, #-16]!
  40ece0:	mov	x29, sp
  40ece4:	bl	40ecc8 <printf@plt+0xd778>
  40ece8:	ldp	x29, x30, [sp], #16
  40ecec:	ret
  40ecf0:	stp	x29, x30, [sp, #-32]!
  40ecf4:	mov	x29, sp
  40ecf8:	stp	x19, x20, [sp, #16]
  40ecfc:	mov	x20, x0
  40ed00:	mov	x19, x1
  40ed04:	bl	40ecc8 <printf@plt+0xd778>
  40ed08:	ldrb	w2, [x19]
  40ed0c:	cbz	w2, 40ed20 <printf@plt+0xd7d0>
  40ed10:	mov	w0, #0x1                   	// #1
  40ed14:	strb	w0, [x20, w2, sxtw]
  40ed18:	ldrb	w2, [x19, #1]!
  40ed1c:	cbnz	w2, 40ed14 <printf@plt+0xd7c4>
  40ed20:	ldp	x19, x20, [sp, #16]
  40ed24:	ldp	x29, x30, [sp], #32
  40ed28:	ret
  40ed2c:	stp	x29, x30, [sp, #-32]!
  40ed30:	mov	x29, sp
  40ed34:	stp	x19, x20, [sp, #16]
  40ed38:	mov	x20, x0
  40ed3c:	mov	x19, x1
  40ed40:	bl	40ecc8 <printf@plt+0xd778>
  40ed44:	ldrb	w2, [x19]
  40ed48:	cbz	w2, 40ed5c <printf@plt+0xd80c>
  40ed4c:	mov	w0, #0x1                   	// #1
  40ed50:	strb	w0, [x20, w2, sxtw]
  40ed54:	ldrb	w2, [x19, #1]!
  40ed58:	cbnz	w2, 40ed50 <printf@plt+0xd800>
  40ed5c:	ldp	x19, x20, [sp, #16]
  40ed60:	ldp	x29, x30, [sp], #32
  40ed64:	ret
  40ed68:	ret
  40ed6c:	mov	x2, #0x0                   	// #0
  40ed70:	mov	w4, #0x1                   	// #1
  40ed74:	b	40ed84 <printf@plt+0xd834>
  40ed78:	add	x2, x2, #0x1
  40ed7c:	cmp	x2, #0x100
  40ed80:	b.eq	40ed94 <printf@plt+0xd844>  // b.none
  40ed84:	ldrb	w3, [x1, x2]
  40ed88:	cbz	w3, 40ed78 <printf@plt+0xd828>
  40ed8c:	strb	w4, [x0, x2]
  40ed90:	b	40ed78 <printf@plt+0xd828>
  40ed94:	ret
  40ed98:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40ed9c:	ldr	w0, [x0, #1376]
  40eda0:	cbnz	w0, 40f068 <printf@plt+0xdb18>
  40eda4:	stp	x29, x30, [sp, #-144]!
  40eda8:	mov	x29, sp
  40edac:	stp	x19, x20, [sp, #16]
  40edb0:	stp	x21, x22, [sp, #32]
  40edb4:	stp	x23, x24, [sp, #48]
  40edb8:	stp	x25, x26, [sp, #64]
  40edbc:	stp	x27, x28, [sp, #80]
  40edc0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40edc4:	mov	w1, #0x1                   	// #1
  40edc8:	str	w1, [x0, #1376]
  40edcc:	mov	x20, #0x0                   	// #0
  40edd0:	mov	x19, #0x0                   	// #0
  40edd4:	add	x0, x0, #0x560
  40edd8:	add	x28, x0, #0xa08
  40eddc:	add	x27, x0, #0x8
  40ede0:	add	x26, x0, #0x108
  40ede4:	add	x24, x0, #0x208
  40ede8:	add	x25, x0, #0x308
  40edec:	add	x1, x0, #0x408
  40edf0:	str	x1, [sp, #120]
  40edf4:	add	x1, x0, #0x508
  40edf8:	str	x1, [sp, #96]
  40edfc:	add	x1, x0, #0x608
  40ee00:	str	x1, [sp, #128]
  40ee04:	add	x1, x0, #0x708
  40ee08:	str	x1, [sp, #104]
  40ee0c:	add	x1, x0, #0x808
  40ee10:	str	x1, [sp, #136]
  40ee14:	add	x0, x0, #0x908
  40ee18:	str	x0, [sp, #112]
  40ee1c:	mov	w23, #0x1                   	// #1
  40ee20:	b	40f028 <printf@plt+0xdad8>
  40ee24:	ldr	x0, [sp, #120]
  40ee28:	strb	wzr, [x19, x0]
  40ee2c:	cbz	w22, 40ef04 <printf@plt+0xd9b4>
  40ee30:	b	40efec <printf@plt+0xda9c>
  40ee34:	ldr	x0, [sp, #128]
  40ee38:	strb	wzr, [x19, x0]
  40ee3c:	cbz	w22, 40eeb0 <printf@plt+0xd960>
  40ee40:	b	40effc <printf@plt+0xdaac>
  40ee44:	ldr	x0, [sp, #136]
  40ee48:	strb	wzr, [x19, x0]
  40ee4c:	cbz	w22, 40ee74 <printf@plt+0xd924>
  40ee50:	b	40f00c <printf@plt+0xdabc>
  40ee54:	ldr	x0, [sp, #104]
  40ee58:	strb	w23, [x19, x0]
  40ee5c:	bl	4013e0 <__ctype_b_loc@plt>
  40ee60:	ldr	x0, [x0]
  40ee64:	ldrsh	w0, [x0, x20]
  40ee68:	tbz	w0, #31, 40ee44 <printf@plt+0xd8f4>
  40ee6c:	ldr	x0, [sp, #136]
  40ee70:	strb	w23, [x19, x0]
  40ee74:	bl	4013e0 <__ctype_b_loc@plt>
  40ee78:	ldr	x0, [x0]
  40ee7c:	ldrh	w0, [x0, x20]
  40ee80:	tbz	w0, #1, 40f00c <printf@plt+0xdabc>
  40ee84:	ldr	x0, [sp, #112]
  40ee88:	strb	w23, [x19, x0]
  40ee8c:	b	40f020 <printf@plt+0xdad0>
  40ee90:	ldr	x0, [sp, #96]
  40ee94:	strb	w23, [x19, x0]
  40ee98:	bl	4013e0 <__ctype_b_loc@plt>
  40ee9c:	ldr	x0, [x0]
  40eea0:	ldrh	w0, [x0, x20]
  40eea4:	tbz	w0, #3, 40ee34 <printf@plt+0xd8e4>
  40eea8:	ldr	x0, [sp, #128]
  40eeac:	strb	w23, [x19, x0]
  40eeb0:	bl	4013e0 <__ctype_b_loc@plt>
  40eeb4:	ldr	x0, [x0]
  40eeb8:	ldrh	w0, [x0, x20]
  40eebc:	tbnz	w0, #14, 40ee54 <printf@plt+0xd904>
  40eec0:	ldr	x0, [sp, #104]
  40eec4:	strb	wzr, [x19, x0]
  40eec8:	cbnz	w22, 40f004 <printf@plt+0xdab4>
  40eecc:	bl	4013e0 <__ctype_b_loc@plt>
  40eed0:	ldr	x0, [x0]
  40eed4:	ldrsh	w0, [x0, x20]
  40eed8:	tbnz	w0, #31, 40ee6c <printf@plt+0xd91c>
  40eedc:	ldr	x0, [sp, #136]
  40eee0:	strb	wzr, [x19, x0]
  40eee4:	b	40ee74 <printf@plt+0xd924>
  40eee8:	strb	w23, [x19, x25]
  40eeec:	bl	4013e0 <__ctype_b_loc@plt>
  40eef0:	ldr	x0, [x0]
  40eef4:	ldrh	w0, [x0, x20]
  40eef8:	tbz	w0, #13, 40ee24 <printf@plt+0xd8d4>
  40eefc:	ldr	x0, [sp, #120]
  40ef00:	strb	w23, [x19, x0]
  40ef04:	bl	4013e0 <__ctype_b_loc@plt>
  40ef08:	ldr	x0, [x0]
  40ef0c:	ldrh	w0, [x0, x20]
  40ef10:	tbnz	w0, #2, 40ee90 <printf@plt+0xd940>
  40ef14:	ldr	x0, [sp, #96]
  40ef18:	strb	wzr, [x19, x0]
  40ef1c:	cbnz	w22, 40eff4 <printf@plt+0xdaa4>
  40ef20:	bl	4013e0 <__ctype_b_loc@plt>
  40ef24:	ldr	x0, [x0]
  40ef28:	ldrh	w0, [x0, x20]
  40ef2c:	tbnz	w0, #3, 40eea8 <printf@plt+0xd958>
  40ef30:	ldr	x0, [sp, #128]
  40ef34:	strb	wzr, [x19, x0]
  40ef38:	b	40eeb0 <printf@plt+0xd960>
  40ef3c:	strb	w23, [x19, x24]
  40ef40:	b	40ef9c <printf@plt+0xda4c>
  40ef44:	strb	w23, [x19, x26]
  40ef48:	b	40ef88 <printf@plt+0xda38>
  40ef4c:	strb	w23, [x19, x27]
  40ef50:	b	40ef70 <printf@plt+0xda20>
  40ef54:	strb	w23, [x19, x28]
  40ef58:	bl	4013e0 <__ctype_b_loc@plt>
  40ef5c:	ldr	x0, [x0]
  40ef60:	ldrh	w0, [x0, x20]
  40ef64:	tbnz	w0, #8, 40ef4c <printf@plt+0xd9fc>
  40ef68:	strb	wzr, [x19, x27]
  40ef6c:	cbnz	w22, 40efd8 <printf@plt+0xda88>
  40ef70:	bl	4013e0 <__ctype_b_loc@plt>
  40ef74:	ldr	x0, [x0]
  40ef78:	ldrh	w0, [x0, x20]
  40ef7c:	tbnz	w0, #9, 40ef44 <printf@plt+0xd9f4>
  40ef80:	strb	wzr, [x19, x26]
  40ef84:	cbnz	w22, 40efdc <printf@plt+0xda8c>
  40ef88:	sub	w0, w21, #0x30
  40ef8c:	cmp	w0, #0x9
  40ef90:	b.ls	40ef3c <printf@plt+0xd9ec>  // b.plast
  40ef94:	strb	wzr, [x19, x24]
  40ef98:	cbnz	w22, 40efe0 <printf@plt+0xda90>
  40ef9c:	bl	4013e0 <__ctype_b_loc@plt>
  40efa0:	ldr	x0, [x0]
  40efa4:	ldrh	w0, [x0, x20]
  40efa8:	tbnz	w0, #12, 40eee8 <printf@plt+0xd998>
  40efac:	strb	wzr, [x19, x25]
  40efb0:	cbnz	w22, 40efe4 <printf@plt+0xda94>
  40efb4:	bl	4013e0 <__ctype_b_loc@plt>
  40efb8:	ldr	x0, [x0]
  40efbc:	ldrh	w0, [x0, x20]
  40efc0:	tbnz	w0, #13, 40eefc <printf@plt+0xd9ac>
  40efc4:	ldr	x0, [sp, #120]
  40efc8:	strb	wzr, [x19, x0]
  40efcc:	b	40ef04 <printf@plt+0xd9b4>
  40efd0:	strb	wzr, [x19, x28]
  40efd4:	strb	wzr, [x19, x27]
  40efd8:	strb	wzr, [x19, x26]
  40efdc:	strb	wzr, [x19, x24]
  40efe0:	strb	wzr, [x19, x25]
  40efe4:	ldr	x0, [sp, #120]
  40efe8:	strb	wzr, [x19, x0]
  40efec:	ldr	x0, [sp, #96]
  40eff0:	strb	wzr, [x19, x0]
  40eff4:	ldr	x0, [sp, #128]
  40eff8:	strb	wzr, [x19, x0]
  40effc:	ldr	x0, [sp, #104]
  40f000:	strb	wzr, [x19, x0]
  40f004:	ldr	x0, [sp, #136]
  40f008:	strb	wzr, [x19, x0]
  40f00c:	ldr	x0, [sp, #112]
  40f010:	strb	wzr, [x19, x0]
  40f014:	add	w21, w21, #0x1
  40f018:	cmp	w21, #0xff
  40f01c:	b.gt	40f04c <printf@plt+0xdafc>
  40f020:	add	x19, x19, #0x1
  40f024:	add	x20, x20, #0x2
  40f028:	mov	w21, w19
  40f02c:	ands	w22, w19, #0xffffff80
  40f030:	b.ne	40efd0 <printf@plt+0xda80>  // b.any
  40f034:	bl	4013e0 <__ctype_b_loc@plt>
  40f038:	ldr	x0, [x0]
  40f03c:	ldrh	w0, [x0, x20]
  40f040:	tbnz	w0, #10, 40ef54 <printf@plt+0xda04>
  40f044:	strb	wzr, [x19, x28]
  40f048:	b	40ef58 <printf@plt+0xda08>
  40f04c:	ldp	x19, x20, [sp, #16]
  40f050:	ldp	x21, x22, [sp, #32]
  40f054:	ldp	x23, x24, [sp, #48]
  40f058:	ldp	x25, x26, [sp, #64]
  40f05c:	ldp	x27, x28, [sp, #80]
  40f060:	ldp	x29, x30, [sp], #144
  40f064:	ret
  40f068:	ret
  40f06c:	stp	x29, x30, [sp, #-16]!
  40f070:	mov	x29, sp
  40f074:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  40f078:	add	x0, x0, #0x560
  40f07c:	add	x0, x0, #0xb08
  40f080:	bl	40ed98 <printf@plt+0xd848>
  40f084:	ldp	x29, x30, [sp], #16
  40f088:	ret
  40f08c:	mov	w2, #0x1                   	// #1
  40f090:	str	w2, [x0]
  40f094:	adrp	x2, 414000 <_ZdlPvm@@Base+0x38c0>
  40f098:	add	x2, x2, #0xb10
  40f09c:	cmp	x1, #0x0
  40f0a0:	csel	x1, x2, x1, eq  // eq = none
  40f0a4:	str	x1, [x0, #8]
  40f0a8:	ret
  40f0ac:	str	wzr, [x0]
  40f0b0:	ret
  40f0b4:	mov	w2, #0x3                   	// #3
  40f0b8:	str	w2, [x0]
  40f0bc:	str	w1, [x0, #8]
  40f0c0:	ret
  40f0c4:	mov	w2, #0x4                   	// #4
  40f0c8:	str	w2, [x0]
  40f0cc:	str	w1, [x0, #8]
  40f0d0:	ret
  40f0d4:	mov	w2, #0x2                   	// #2
  40f0d8:	str	w2, [x0]
  40f0dc:	strb	w1, [x0, #8]
  40f0e0:	ret
  40f0e4:	mov	w2, #0x2                   	// #2
  40f0e8:	str	w2, [x0]
  40f0ec:	strb	w1, [x0, #8]
  40f0f0:	ret
  40f0f4:	mov	w1, #0x5                   	// #5
  40f0f8:	str	w1, [x0]
  40f0fc:	str	d0, [x0, #8]
  40f100:	ret
  40f104:	ldr	w0, [x0]
  40f108:	cmp	w0, #0x0
  40f10c:	cset	w0, eq  // eq = none
  40f110:	ret
  40f114:	stp	x29, x30, [sp, #-16]!
  40f118:	mov	x29, sp
  40f11c:	ldr	w1, [x0]
  40f120:	cmp	w1, #0x3
  40f124:	b.eq	40f17c <printf@plt+0xdc2c>  // b.none
  40f128:	b.ls	40f158 <printf@plt+0xdc08>  // b.plast
  40f12c:	cmp	w1, #0x4
  40f130:	b.eq	40f198 <printf@plt+0xdc48>  // b.none
  40f134:	cmp	w1, #0x5
  40f138:	b.ne	40f190 <printf@plt+0xdc40>  // b.any
  40f13c:	ldr	d0, [x0, #8]
  40f140:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f144:	add	x1, x1, #0xb18
  40f148:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f14c:	ldr	x0, [x0, #448]
  40f150:	bl	4012f0 <fprintf@plt>
  40f154:	b	40f190 <printf@plt+0xdc40>
  40f158:	cmp	w1, #0x1
  40f15c:	b.eq	40f1b0 <printf@plt+0xdc60>  // b.none
  40f160:	cmp	w1, #0x2
  40f164:	b.ne	40f190 <printf@plt+0xdc40>  // b.any
  40f168:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f16c:	ldr	x1, [x1, #448]
  40f170:	ldrb	w0, [x0, #8]
  40f174:	bl	401300 <putc@plt>
  40f178:	b	40f190 <printf@plt+0xdc40>
  40f17c:	ldr	w0, [x0, #8]
  40f180:	bl	41040c <printf@plt+0xeebc>
  40f184:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f188:	ldr	x1, [x1, #448]
  40f18c:	bl	401290 <fputs@plt>
  40f190:	ldp	x29, x30, [sp], #16
  40f194:	ret
  40f198:	ldr	w0, [x0, #8]
  40f19c:	bl	4104a0 <printf@plt+0xef50>
  40f1a0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f1a4:	ldr	x1, [x1, #448]
  40f1a8:	bl	401290 <fputs@plt>
  40f1ac:	b	40f190 <printf@plt+0xdc40>
  40f1b0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f1b4:	ldr	x1, [x1, #448]
  40f1b8:	ldr	x0, [x0, #8]
  40f1bc:	bl	401290 <fputs@plt>
  40f1c0:	b	40f190 <printf@plt+0xdc40>
  40f1c4:	stp	x29, x30, [sp, #-96]!
  40f1c8:	mov	x29, sp
  40f1cc:	stp	x19, x20, [sp, #16]
  40f1d0:	stp	x21, x22, [sp, #32]
  40f1d4:	stp	x23, x24, [sp, #48]
  40f1d8:	mov	x20, x0
  40f1dc:	mov	x22, x1
  40f1e0:	mov	x23, x2
  40f1e4:	mov	x24, x3
  40f1e8:	cbz	x0, 40f218 <printf@plt+0xdcc8>
  40f1ec:	mov	x19, x20
  40f1f0:	ldrb	w0, [x19], #1
  40f1f4:	cbz	w0, 40f324 <printf@plt+0xddd4>
  40f1f8:	stp	x25, x26, [sp, #64]
  40f1fc:	str	x27, [sp, #80]
  40f200:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40f204:	adrp	x25, 414000 <_ZdlPvm@@Base+0x38c0>
  40f208:	add	x25, x25, #0xb20
  40f20c:	mov	w27, #0x70                  	// #112
  40f210:	mov	w26, #0x78                  	// #120
  40f214:	b	40f2d4 <printf@plt+0xdd84>
  40f218:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f21c:	add	x1, x1, #0xb20
  40f220:	mov	w0, #0x62                  	// #98
  40f224:	bl	40eb6c <printf@plt+0xd61c>
  40f228:	b	40f1ec <printf@plt+0xdc9c>
  40f22c:	cmp	w0, #0x33
  40f230:	b.ne	40f2a8 <printf@plt+0xdd58>  // b.any
  40f234:	ldr	w0, [x24]
  40f238:	cbz	w0, 40f298 <printf@plt+0xdd48>
  40f23c:	mov	x0, x24
  40f240:	bl	40f114 <printf@plt+0xdbc4>
  40f244:	mov	x20, x19
  40f248:	b	40f2c8 <printf@plt+0xdd78>
  40f24c:	ldr	x1, [x21, #448]
  40f250:	mov	w0, #0x25                  	// #37
  40f254:	bl	4013d0 <fputc@plt>
  40f258:	mov	x20, x19
  40f25c:	b	40f2c8 <printf@plt+0xdd78>
  40f260:	mov	x1, x25
  40f264:	mov	w0, #0x6c                  	// #108
  40f268:	bl	40eb6c <printf@plt+0xd61c>
  40f26c:	b	40f30c <printf@plt+0xddbc>
  40f270:	ldr	w0, [x23]
  40f274:	cbz	w0, 40f288 <printf@plt+0xdd38>
  40f278:	mov	x0, x23
  40f27c:	bl	40f114 <printf@plt+0xdbc4>
  40f280:	mov	x20, x19
  40f284:	b	40f2c8 <printf@plt+0xdd78>
  40f288:	mov	x1, x25
  40f28c:	mov	w0, w27
  40f290:	bl	40eb6c <printf@plt+0xd61c>
  40f294:	b	40f278 <printf@plt+0xdd28>
  40f298:	mov	x1, x25
  40f29c:	mov	w0, #0x74                  	// #116
  40f2a0:	bl	40eb6c <printf@plt+0xd61c>
  40f2a4:	b	40f23c <printf@plt+0xdcec>
  40f2a8:	mov	x1, x25
  40f2ac:	mov	w0, w26
  40f2b0:	bl	40eb6c <printf@plt+0xd61c>
  40f2b4:	mov	x20, x19
  40f2b8:	b	40f2c8 <printf@plt+0xdd78>
  40f2bc:	ldr	x1, [x21, #448]
  40f2c0:	bl	401300 <putc@plt>
  40f2c4:	mov	x20, x19
  40f2c8:	mov	x19, x20
  40f2cc:	ldrb	w0, [x19], #1
  40f2d0:	cbz	w0, 40f31c <printf@plt+0xddcc>
  40f2d4:	cmp	w0, #0x25
  40f2d8:	b.ne	40f2bc <printf@plt+0xdd6c>  // b.any
  40f2dc:	add	x19, x20, #0x2
  40f2e0:	ldrb	w0, [x20, #1]
  40f2e4:	cmp	w0, #0x32
  40f2e8:	b.eq	40f270 <printf@plt+0xdd20>  // b.none
  40f2ec:	cmp	w0, #0x32
  40f2f0:	b.hi	40f22c <printf@plt+0xdcdc>  // b.pmore
  40f2f4:	cmp	w0, #0x25
  40f2f8:	b.eq	40f24c <printf@plt+0xdcfc>  // b.none
  40f2fc:	cmp	w0, #0x31
  40f300:	b.ne	40f2a8 <printf@plt+0xdd58>  // b.any
  40f304:	ldr	w0, [x22]
  40f308:	cbz	w0, 40f260 <printf@plt+0xdd10>
  40f30c:	mov	x0, x22
  40f310:	bl	40f114 <printf@plt+0xdbc4>
  40f314:	mov	x20, x19
  40f318:	b	40f2c8 <printf@plt+0xdd78>
  40f31c:	ldp	x25, x26, [sp, #64]
  40f320:	ldr	x27, [sp, #80]
  40f324:	ldp	x19, x20, [sp, #16]
  40f328:	ldp	x21, x22, [sp, #32]
  40f32c:	ldp	x23, x24, [sp, #48]
  40f330:	ldp	x29, x30, [sp], #96
  40f334:	ret
  40f338:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40f33c:	str	wzr, [x0, #112]
  40f340:	ret
  40f344:	stp	x29, x30, [sp, #-80]!
  40f348:	mov	x29, sp
  40f34c:	stp	x19, x20, [sp, #16]
  40f350:	stp	x21, x22, [sp, #32]
  40f354:	stp	x23, x24, [sp, #48]
  40f358:	stp	x25, x26, [sp, #64]
  40f35c:	mov	x19, x0
  40f360:	mov	x26, x1
  40f364:	mov	w21, w2
  40f368:	mov	w20, w3
  40f36c:	mov	x22, x4
  40f370:	mov	x23, x5
  40f374:	mov	x24, x6
  40f378:	mov	x25, x7
  40f37c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40f380:	ldr	x2, [x0, #256]
  40f384:	cbz	x2, 40f4ac <printf@plt+0xdf5c>
  40f388:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f38c:	add	x1, x1, #0xb58
  40f390:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f394:	ldr	x0, [x0, #448]
  40f398:	bl	4012f0 <fprintf@plt>
  40f39c:	cmp	w21, #0x0
  40f3a0:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  40f3a4:	b.eq	40f3ec <printf@plt+0xde9c>  // b.none
  40f3a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  40f3ac:	add	x1, x1, #0xd28
  40f3b0:	mov	x0, x19
  40f3b4:	bl	401470 <strcmp@plt>
  40f3b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f3bc:	add	x1, x1, #0xb40
  40f3c0:	cmp	w0, #0x0
  40f3c4:	csel	x19, x1, x19, eq  // eq = none
  40f3c8:	cbz	x26, 40f46c <printf@plt+0xdf1c>
  40f3cc:	mov	w4, w21
  40f3d0:	mov	x3, x26
  40f3d4:	mov	x2, x19
  40f3d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f3dc:	add	x1, x1, #0xb60
  40f3e0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f3e4:	ldr	x0, [x0, #448]
  40f3e8:	bl	4012f0 <fprintf@plt>
  40f3ec:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f3f0:	ldr	x1, [x0, #448]
  40f3f4:	mov	w0, #0x20                  	// #32
  40f3f8:	bl	4013d0 <fputc@plt>
  40f3fc:	cbz	w20, 40f48c <printf@plt+0xdf3c>
  40f400:	cmp	w20, #0x2
  40f404:	b.ne	40f4bc <printf@plt+0xdf6c>  // b.any
  40f408:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f40c:	ldr	x3, [x0, #448]
  40f410:	mov	x2, #0xc                   	// #12
  40f414:	mov	x1, #0x1                   	// #1
  40f418:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40f41c:	add	x0, x0, #0xb78
  40f420:	bl	4014e0 <fwrite@plt>
  40f424:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40f428:	ldr	x1, [x19, #448]
  40f42c:	mov	w0, #0x20                  	// #32
  40f430:	bl	4013d0 <fputc@plt>
  40f434:	mov	x3, x25
  40f438:	mov	x2, x24
  40f43c:	mov	x1, x23
  40f440:	mov	x0, x22
  40f444:	bl	40f1c4 <printf@plt+0xdc74>
  40f448:	ldr	x1, [x19, #448]
  40f44c:	mov	w0, #0xa                   	// #10
  40f450:	bl	4013d0 <fputc@plt>
  40f454:	ldr	x0, [x19, #448]
  40f458:	bl	401410 <fflush@plt>
  40f45c:	cmp	w20, #0x2
  40f460:	b.ne	40f4e8 <printf@plt+0xdf98>  // b.any
  40f464:	bl	40f648 <printf@plt+0xe0f8>
  40f468:	b	40f4e8 <printf@plt+0xdf98>
  40f46c:	mov	w3, w21
  40f470:	mov	x2, x19
  40f474:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f478:	add	x1, x1, #0xb70
  40f47c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f480:	ldr	x0, [x0, #448]
  40f484:	bl	4012f0 <fprintf@plt>
  40f488:	b	40f3ec <printf@plt+0xde9c>
  40f48c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40f490:	ldr	x3, [x0, #448]
  40f494:	mov	x2, #0x8                   	// #8
  40f498:	mov	x1, #0x1                   	// #1
  40f49c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40f4a0:	add	x0, x0, #0xb88
  40f4a4:	bl	4014e0 <fwrite@plt>
  40f4a8:	b	40f424 <printf@plt+0xded4>
  40f4ac:	cmp	w21, #0x0
  40f4b0:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  40f4b4:	b.eq	40f3fc <printf@plt+0xdeac>  // b.none
  40f4b8:	b	40f3a8 <printf@plt+0xde58>
  40f4bc:	mov	x3, x25
  40f4c0:	mov	x2, x24
  40f4c4:	mov	x1, x23
  40f4c8:	mov	x0, x22
  40f4cc:	bl	40f1c4 <printf@plt+0xdc74>
  40f4d0:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40f4d4:	ldr	x1, [x19, #448]
  40f4d8:	mov	w0, #0xa                   	// #10
  40f4dc:	bl	4013d0 <fputc@plt>
  40f4e0:	ldr	x0, [x19, #448]
  40f4e4:	bl	401410 <fflush@plt>
  40f4e8:	ldp	x19, x20, [sp, #16]
  40f4ec:	ldp	x21, x22, [sp, #32]
  40f4f0:	ldp	x23, x24, [sp, #48]
  40f4f4:	ldp	x25, x26, [sp, #64]
  40f4f8:	ldp	x29, x30, [sp], #80
  40f4fc:	ret
  40f500:	stp	x29, x30, [sp, #-16]!
  40f504:	mov	x29, sp
  40f508:	mov	x7, x4
  40f50c:	mov	x6, x3
  40f510:	mov	x5, x2
  40f514:	mov	x4, x1
  40f518:	mov	w3, w0
  40f51c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40f520:	ldr	w2, [x0, #252]
  40f524:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40f528:	ldr	x1, [x0, #128]
  40f52c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  40f530:	ldr	x0, [x0, #136]
  40f534:	bl	40f344 <printf@plt+0xddf4>
  40f538:	ldp	x29, x30, [sp], #16
  40f53c:	ret
  40f540:	stp	x29, x30, [sp, #-16]!
  40f544:	mov	x29, sp
  40f548:	mov	x4, x3
  40f54c:	mov	x3, x2
  40f550:	mov	x2, x1
  40f554:	mov	x1, x0
  40f558:	mov	w0, #0x1                   	// #1
  40f55c:	bl	40f500 <printf@plt+0xdfb0>
  40f560:	ldp	x29, x30, [sp], #16
  40f564:	ret
  40f568:	stp	x29, x30, [sp, #-16]!
  40f56c:	mov	x29, sp
  40f570:	mov	x4, x3
  40f574:	mov	x3, x2
  40f578:	mov	x2, x1
  40f57c:	mov	x1, x0
  40f580:	mov	w0, #0x0                   	// #0
  40f584:	bl	40f500 <printf@plt+0xdfb0>
  40f588:	ldp	x29, x30, [sp], #16
  40f58c:	ret
  40f590:	stp	x29, x30, [sp, #-16]!
  40f594:	mov	x29, sp
  40f598:	mov	x4, x3
  40f59c:	mov	x3, x2
  40f5a0:	mov	x2, x1
  40f5a4:	mov	x1, x0
  40f5a8:	mov	w0, #0x2                   	// #2
  40f5ac:	bl	40f500 <printf@plt+0xdfb0>
  40f5b0:	ldp	x29, x30, [sp], #16
  40f5b4:	ret
  40f5b8:	stp	x29, x30, [sp, #-16]!
  40f5bc:	mov	x29, sp
  40f5c0:	mov	x7, x5
  40f5c4:	mov	x6, x4
  40f5c8:	mov	x5, x3
  40f5cc:	mov	x4, x2
  40f5d0:	mov	w3, #0x1                   	// #1
  40f5d4:	mov	w2, w1
  40f5d8:	mov	x1, #0x0                   	// #0
  40f5dc:	bl	40f344 <printf@plt+0xddf4>
  40f5e0:	ldp	x29, x30, [sp], #16
  40f5e4:	ret
  40f5e8:	stp	x29, x30, [sp, #-16]!
  40f5ec:	mov	x29, sp
  40f5f0:	mov	x7, x5
  40f5f4:	mov	x6, x4
  40f5f8:	mov	x5, x3
  40f5fc:	mov	x4, x2
  40f600:	mov	w3, #0x0                   	// #0
  40f604:	mov	w2, w1
  40f608:	mov	x1, #0x0                   	// #0
  40f60c:	bl	40f344 <printf@plt+0xddf4>
  40f610:	ldp	x29, x30, [sp], #16
  40f614:	ret
  40f618:	stp	x29, x30, [sp, #-16]!
  40f61c:	mov	x29, sp
  40f620:	mov	x7, x5
  40f624:	mov	x6, x4
  40f628:	mov	x5, x3
  40f62c:	mov	x4, x2
  40f630:	mov	w3, #0x2                   	// #2
  40f634:	mov	w2, w1
  40f638:	mov	x1, #0x0                   	// #0
  40f63c:	bl	40f344 <printf@plt+0xddf4>
  40f640:	ldp	x29, x30, [sp], #16
  40f644:	ret
  40f648:	stp	x29, x30, [sp, #-16]!
  40f64c:	mov	x29, sp
  40f650:	mov	w0, #0x3                   	// #3
  40f654:	bl	4014d0 <exit@plt>
  40f658:	ldr	w8, [x1, #48]
  40f65c:	ldr	w9, [x1, #52]
  40f660:	ldr	w10, [x1]
  40f664:	cmp	w9, w10
  40f668:	ccmp	w8, w9, #0x0, lt  // lt = tstop
  40f66c:	b.ge	40f71c <printf@plt+0xe1cc>  // b.tcont
  40f670:	add	x13, x0, #0x8
  40f674:	sxtw	x12, w9
  40f678:	b	40f6c8 <printf@plt+0xe178>
  40f67c:	cmp	w7, #0x0
  40f680:	b.le	40f6b8 <printf@plt+0xe168>
  40f684:	add	x4, x0, w8, sxtw #3
  40f688:	sxtw	x3, w7
  40f68c:	neg	x3, x3, lsl #3
  40f690:	add	x3, x3, w10, sxtw #3
  40f694:	add	x3, x0, x3
  40f698:	mov	x2, #0x0                   	// #0
  40f69c:	ldr	x5, [x4, x2, lsl #3]
  40f6a0:	ldr	x6, [x3, x2, lsl #3]
  40f6a4:	str	x6, [x4, x2, lsl #3]
  40f6a8:	str	x5, [x3, x2, lsl #3]
  40f6ac:	add	x2, x2, #0x1
  40f6b0:	cmp	w7, w2
  40f6b4:	b.gt	40f69c <printf@plt+0xe14c>
  40f6b8:	sub	w10, w10, w7
  40f6bc:	cmp	w10, w9
  40f6c0:	ccmp	w9, w8, #0x4, gt
  40f6c4:	b.le	40f71c <printf@plt+0xe1cc>
  40f6c8:	sub	w11, w10, w9
  40f6cc:	sub	w7, w9, w8
  40f6d0:	cmp	w11, w7
  40f6d4:	b.gt	40f67c <printf@plt+0xe12c>
  40f6d8:	cmp	w11, #0x0
  40f6dc:	b.le	40f714 <printf@plt+0xe1c4>
  40f6e0:	sxtw	x3, w8
  40f6e4:	add	x2, x0, w8, sxtw #3
  40f6e8:	sub	w6, w11, #0x1
  40f6ec:	add	x6, x6, x3
  40f6f0:	add	x6, x13, x6, lsl #3
  40f6f4:	sub	x3, x12, x3
  40f6f8:	ldr	x4, [x2]
  40f6fc:	ldr	x5, [x2, x3, lsl #3]
  40f700:	str	x5, [x2]
  40f704:	str	x4, [x2, x3, lsl #3]
  40f708:	add	x2, x2, #0x8
  40f70c:	cmp	x2, x6
  40f710:	b.ne	40f6f8 <printf@plt+0xe1a8>  // b.any
  40f714:	add	w8, w8, w11
  40f718:	b	40f6bc <printf@plt+0xe16c>
  40f71c:	ldr	w3, [x1]
  40f720:	ldr	w0, [x1, #52]
  40f724:	sub	w2, w3, w0
  40f728:	ldr	w0, [x1, #48]
  40f72c:	add	w0, w0, w2
  40f730:	str	w0, [x1, #48]
  40f734:	str	w3, [x1, #52]
  40f738:	ret
  40f73c:	stp	x29, x30, [sp, #-192]!
  40f740:	mov	x29, sp
  40f744:	stp	x19, x20, [sp, #16]
  40f748:	stp	x27, x28, [sp, #80]
  40f74c:	mov	w20, w0
  40f750:	str	x3, [sp, #112]
  40f754:	str	x4, [sp, #136]
  40f758:	str	w5, [sp, #128]
  40f75c:	ldr	w28, [x7, #4]
  40f760:	ldrb	w0, [x2]
  40f764:	cmp	w0, #0x3a
  40f768:	csel	w28, w28, wzr, ne  // ne = any
  40f76c:	cmp	w20, #0x0
  40f770:	b.le	41029c <printf@plt+0xed4c>
  40f774:	stp	x21, x22, [sp, #32]
  40f778:	stp	x23, x24, [sp, #48]
  40f77c:	mov	x22, x1
  40f780:	mov	x23, x2
  40f784:	mov	x19, x7
  40f788:	str	xzr, [x7, #16]
  40f78c:	ldr	w0, [x7]
  40f790:	cbz	w0, 40f7a0 <printf@plt+0xe250>
  40f794:	ldr	w0, [x7, #24]
  40f798:	cbz	w0, 40f7a8 <printf@plt+0xe258>
  40f79c:	b	40f7e8 <printf@plt+0xe298>
  40f7a0:	mov	w0, #0x1                   	// #1
  40f7a4:	str	w0, [x7]
  40f7a8:	ldr	w0, [x19]
  40f7ac:	str	w0, [x19, #52]
  40f7b0:	str	w0, [x19, #48]
  40f7b4:	str	xzr, [x19, #32]
  40f7b8:	mov	w0, #0x1                   	// #1
  40f7bc:	cbz	w6, 40f8a8 <printf@plt+0xe358>
  40f7c0:	str	w0, [x19, #44]
  40f7c4:	ldrb	w1, [x23]
  40f7c8:	cmp	w1, #0x2d
  40f7cc:	b.eq	40f8c0 <printf@plt+0xe370>  // b.none
  40f7d0:	cmp	w1, #0x2b
  40f7d4:	b.eq	40f8d0 <printf@plt+0xe380>  // b.none
  40f7d8:	eor	w0, w0, #0x1
  40f7dc:	str	w0, [x19, #40]
  40f7e0:	mov	w0, #0x1                   	// #1
  40f7e4:	str	w0, [x19, #24]
  40f7e8:	ldr	x0, [x19, #32]
  40f7ec:	cbz	x0, 40f7f8 <printf@plt+0xe2a8>
  40f7f0:	ldrb	w0, [x0]
  40f7f4:	cbnz	w0, 40f99c <printf@plt+0xe44c>
  40f7f8:	ldr	w0, [x19]
  40f7fc:	ldr	w1, [x19, #52]
  40f800:	cmp	w1, w0
  40f804:	b.le	40f80c <printf@plt+0xe2bc>
  40f808:	str	w0, [x19, #52]
  40f80c:	ldr	w1, [x19, #48]
  40f810:	cmp	w0, w1
  40f814:	b.ge	40f81c <printf@plt+0xe2cc>  // b.tcont
  40f818:	str	w0, [x19, #48]
  40f81c:	ldr	w1, [x19, #40]
  40f820:	cmp	w1, #0x1
  40f824:	b.eq	40f8dc <printf@plt+0xe38c>  // b.none
  40f828:	ldr	w21, [x19]
  40f82c:	cmp	w21, w20
  40f830:	b.eq	40f884 <printf@plt+0xe334>  // b.none
  40f834:	stp	x25, x26, [sp, #64]
  40f838:	sxtw	x25, w21
  40f83c:	ldr	x24, [x22, x25, lsl #3]
  40f840:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40f844:	add	x1, x1, #0xba8
  40f848:	mov	x0, x24
  40f84c:	bl	401470 <strcmp@plt>
  40f850:	cbnz	w0, 4102c8 <printf@plt+0xed78>
  40f854:	add	w21, w21, #0x1
  40f858:	str	w21, [x19]
  40f85c:	ldr	w1, [x19, #48]
  40f860:	ldr	w0, [x19, #52]
  40f864:	cmp	w1, w0
  40f868:	ccmp	w21, w0, #0x4, ne  // ne = any
  40f86c:	b.ne	40f95c <printf@plt+0xe40c>  // b.any
  40f870:	cmp	w1, w0
  40f874:	b.eq	40f96c <printf@plt+0xe41c>  // b.none
  40f878:	str	w20, [x19, #52]
  40f87c:	str	w20, [x19]
  40f880:	ldp	x25, x26, [sp, #64]
  40f884:	ldr	w0, [x19, #48]
  40f888:	ldr	w1, [x19, #52]
  40f88c:	cmp	w0, w1
  40f890:	b.eq	4102b8 <printf@plt+0xed68>  // b.none
  40f894:	str	w0, [x19]
  40f898:	mov	w0, #0xffffffff            	// #-1
  40f89c:	ldp	x21, x22, [sp, #32]
  40f8a0:	ldp	x23, x24, [sp, #48]
  40f8a4:	b	4102fc <printf@plt+0xedac>
  40f8a8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40f8ac:	add	x0, x0, #0xb98
  40f8b0:	bl	4014b0 <getenv@plt>
  40f8b4:	cmp	x0, #0x0
  40f8b8:	cset	w0, ne  // ne = any
  40f8bc:	b	40f7c0 <printf@plt+0xe270>
  40f8c0:	mov	w0, #0x2                   	// #2
  40f8c4:	str	w0, [x19, #40]
  40f8c8:	add	x23, x23, #0x1
  40f8cc:	b	40f7e0 <printf@plt+0xe290>
  40f8d0:	str	wzr, [x19, #40]
  40f8d4:	add	x23, x23, #0x1
  40f8d8:	b	40f7e0 <printf@plt+0xe290>
  40f8dc:	ldr	w1, [x19, #52]
  40f8e0:	ldr	w2, [x19, #48]
  40f8e4:	cmp	w2, w1
  40f8e8:	ccmp	w0, w1, #0x4, ne  // ne = any
  40f8ec:	b.ne	40f910 <printf@plt+0xe3c0>  // b.any
  40f8f0:	cmp	w0, w1
  40f8f4:	b.eq	40f8fc <printf@plt+0xe3ac>  // b.none
  40f8f8:	str	w0, [x19, #48]
  40f8fc:	ldr	w1, [x19]
  40f900:	cmp	w20, w1
  40f904:	b.le	40f954 <printf@plt+0xe404>
  40f908:	sxtw	x0, w1
  40f90c:	b	40f934 <printf@plt+0xe3e4>
  40f910:	mov	x1, x19
  40f914:	mov	x0, x22
  40f918:	bl	40f658 <printf@plt+0xe108>
  40f91c:	b	40f8fc <printf@plt+0xe3ac>
  40f920:	add	w1, w4, #0x1
  40f924:	str	w1, [x19]
  40f928:	add	x0, x0, #0x1
  40f92c:	cmp	w20, w0
  40f930:	b.le	40f954 <printf@plt+0xe404>
  40f934:	mov	w4, w0
  40f938:	mov	w1, w0
  40f93c:	ldr	x2, [x22, x0, lsl #3]
  40f940:	ldrb	w3, [x2]
  40f944:	cmp	w3, #0x2d
  40f948:	b.ne	40f920 <printf@plt+0xe3d0>  // b.any
  40f94c:	ldrb	w2, [x2, #1]
  40f950:	cbz	w2, 40f920 <printf@plt+0xe3d0>
  40f954:	str	w1, [x19, #52]
  40f958:	b	40f828 <printf@plt+0xe2d8>
  40f95c:	mov	x1, x19
  40f960:	mov	x0, x22
  40f964:	bl	40f658 <printf@plt+0xe108>
  40f968:	b	40f878 <printf@plt+0xe328>
  40f96c:	str	w21, [x19, #48]
  40f970:	b	40f878 <printf@plt+0xe328>
  40f974:	ldrb	w0, [x24, #1]
  40f978:	cbz	w0, 4102d4 <printf@plt+0xed84>
  40f97c:	cmp	w0, #0x2d
  40f980:	ldr	x0, [sp, #112]
  40f984:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40f988:	cset	x0, ne  // ne = any
  40f98c:	add	x0, x0, #0x1
  40f990:	add	x24, x24, x0
  40f994:	str	x24, [x19, #32]
  40f998:	b	40f9a0 <printf@plt+0xe450>
  40f99c:	stp	x25, x26, [sp, #64]
  40f9a0:	ldr	x0, [sp, #112]
  40f9a4:	cbz	x0, 40f9f4 <printf@plt+0xe4a4>
  40f9a8:	ldr	w0, [x19]
  40f9ac:	str	w0, [sp, #156]
  40f9b0:	sxtw	x1, w0
  40f9b4:	str	x1, [sp, #176]
  40f9b8:	sbfiz	x0, x0, #3, #32
  40f9bc:	str	x0, [sp, #168]
  40f9c0:	ldr	x0, [x22, x1, lsl #3]
  40f9c4:	str	x0, [sp, #160]
  40f9c8:	ldrb	w1, [x0, #1]
  40f9cc:	str	w1, [sp, #184]
  40f9d0:	cmp	w1, #0x2d
  40f9d4:	b.eq	40fa60 <printf@plt+0xe510>  // b.none
  40f9d8:	ldr	w2, [sp, #128]
  40f9dc:	cbz	w2, 40f9f4 <printf@plt+0xe4a4>
  40f9e0:	ldrb	w0, [x0, #2]
  40f9e4:	cbnz	w0, 40fa60 <printf@plt+0xe510>
  40f9e8:	mov	x0, x23
  40f9ec:	bl	401340 <strchr@plt>
  40f9f0:	cbz	x0, 40fa60 <printf@plt+0xe510>
  40f9f4:	ldr	x24, [x19, #32]
  40f9f8:	add	x25, x24, #0x1
  40f9fc:	str	x25, [x19, #32]
  40fa00:	ldrb	w21, [x24]
  40fa04:	mov	w26, w21
  40fa08:	mov	w1, w21
  40fa0c:	mov	x0, x23
  40fa10:	bl	401340 <strchr@plt>
  40fa14:	ldrb	w1, [x24, #1]
  40fa18:	cbnz	w1, 40fa28 <printf@plt+0xe4d8>
  40fa1c:	ldr	w1, [x19]
  40fa20:	add	w1, w1, #0x1
  40fa24:	str	w1, [x19]
  40fa28:	cmp	w21, #0x3a
  40fa2c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40fa30:	b.eq	40fe58 <printf@plt+0xe908>  // b.none
  40fa34:	ldrb	w1, [x0]
  40fa38:	cmp	w1, #0x57
  40fa3c:	b.eq	40feb8 <printf@plt+0xe968>  // b.none
  40fa40:	ldrb	w1, [x0, #1]
  40fa44:	cmp	w1, #0x3a
  40fa48:	b.eq	4101ec <printf@plt+0xec9c>  // b.none
  40fa4c:	mov	w0, w21
  40fa50:	ldp	x21, x22, [sp, #32]
  40fa54:	ldp	x23, x24, [sp, #48]
  40fa58:	ldp	x25, x26, [sp, #64]
  40fa5c:	b	4102fc <printf@plt+0xedac>
  40fa60:	ldr	x26, [x19, #32]
  40fa64:	str	x26, [sp, #104]
  40fa68:	ldrb	w0, [x26]
  40fa6c:	str	w0, [sp, #188]
  40fa70:	cmp	w0, #0x3d
  40fa74:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40fa78:	b.eq	40fab8 <printf@plt+0xe568>  // b.none
  40fa7c:	ldrb	w0, [x26, #1]!
  40fa80:	cmp	w0, #0x3d
  40fa84:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40fa88:	b.ne	40fa7c <printf@plt+0xe52c>  // b.any
  40fa8c:	ldr	x24, [sp, #112]
  40fa90:	ldr	x21, [x24]
  40fa94:	cbz	x21, 40fda8 <printf@plt+0xe858>
  40fa98:	mov	w25, #0x0                   	// #0
  40fa9c:	mov	w0, #0xffffffff            	// #-1
  40faa0:	str	w0, [sp, #152]
  40faa4:	str	wzr, [sp, #148]
  40faa8:	str	xzr, [sp, #120]
  40faac:	ldr	x0, [sp, #104]
  40fab0:	sub	x27, x26, x0
  40fab4:	b	40fb20 <printf@plt+0xe5d0>
  40fab8:	ldr	x26, [sp, #104]
  40fabc:	b	40fa8c <printf@plt+0xe53c>
  40fac0:	ldr	x0, [sp, #120]
  40fac4:	ldr	x1, [x0, #16]
  40fac8:	ldr	x0, [x24, #16]
  40facc:	cmp	x1, x0
  40fad0:	b.eq	40fae0 <printf@plt+0xe590>  // b.none
  40fad4:	mov	w0, #0x1                   	// #1
  40fad8:	str	w0, [sp, #148]
  40fadc:	b	40fb14 <printf@plt+0xe5c4>
  40fae0:	ldr	x0, [sp, #120]
  40fae4:	ldr	w1, [x0, #24]
  40fae8:	ldr	w0, [x24, #24]
  40faec:	cmp	w1, w0
  40faf0:	ldr	w0, [sp, #148]
  40faf4:	csinc	w0, w0, wzr, eq  // eq = none
  40faf8:	str	w0, [sp, #148]
  40fafc:	b	40fb14 <printf@plt+0xe5c4>
  40fb00:	str	w25, [sp, #152]
  40fb04:	str	x24, [sp, #120]
  40fb08:	b	40fb14 <printf@plt+0xe5c4>
  40fb0c:	mov	w0, #0x1                   	// #1
  40fb10:	str	w0, [sp, #148]
  40fb14:	add	w25, w25, #0x1
  40fb18:	ldr	x21, [x24, #32]!
  40fb1c:	cbz	x21, 40fb70 <printf@plt+0xe620>
  40fb20:	mov	x2, x27
  40fb24:	ldr	x1, [sp, #104]
  40fb28:	mov	x0, x21
  40fb2c:	bl	4013c0 <strncmp@plt>
  40fb30:	cbnz	w0, 40fb14 <printf@plt+0xe5c4>
  40fb34:	mov	x0, x21
  40fb38:	bl	4012e0 <strlen@plt>
  40fb3c:	cmp	w27, w0
  40fb40:	b.eq	40fc4c <printf@plt+0xe6fc>  // b.none
  40fb44:	ldr	x0, [sp, #120]
  40fb48:	cbz	x0, 40fb00 <printf@plt+0xe5b0>
  40fb4c:	ldr	w1, [sp, #128]
  40fb50:	cbnz	w1, 40fb0c <printf@plt+0xe5bc>
  40fb54:	ldr	w1, [x0, #8]
  40fb58:	ldr	w0, [x24, #8]
  40fb5c:	cmp	w1, w0
  40fb60:	b.eq	40fac0 <printf@plt+0xe570>  // b.none
  40fb64:	mov	w0, #0x1                   	// #1
  40fb68:	str	w0, [sp, #148]
  40fb6c:	b	40fb14 <printf@plt+0xe5c4>
  40fb70:	ldr	w0, [sp, #148]
  40fb74:	cbnz	w0, 40fbf0 <printf@plt+0xe6a0>
  40fb78:	ldr	x2, [sp, #120]
  40fb7c:	cbz	x2, 40fda8 <printf@plt+0xe858>
  40fb80:	ldr	w0, [sp, #156]
  40fb84:	add	w0, w0, #0x1
  40fb88:	str	w0, [x19]
  40fb8c:	ldrb	w1, [x26]
  40fb90:	cbz	w1, 40fcec <printf@plt+0xe79c>
  40fb94:	ldr	w0, [x2, #8]
  40fb98:	cbz	w0, 40fc58 <printf@plt+0xe708>
  40fb9c:	add	x26, x26, #0x1
  40fba0:	str	x26, [x19, #16]
  40fba4:	ldr	x20, [sp, #104]
  40fba8:	mov	x0, x20
  40fbac:	bl	4012e0 <strlen@plt>
  40fbb0:	add	x0, x20, x0
  40fbb4:	str	x0, [x19, #32]
  40fbb8:	ldr	x0, [sp, #136]
  40fbbc:	cbz	x0, 40fbc8 <printf@plt+0xe678>
  40fbc0:	ldr	w1, [sp, #152]
  40fbc4:	str	w1, [x0]
  40fbc8:	ldr	x1, [sp, #120]
  40fbcc:	ldr	x0, [x1, #16]
  40fbd0:	cbz	x0, 40fd90 <printf@plt+0xe840>
  40fbd4:	ldr	w1, [x1, #24]
  40fbd8:	str	w1, [x0]
  40fbdc:	mov	w0, #0x0                   	// #0
  40fbe0:	ldp	x21, x22, [sp, #32]
  40fbe4:	ldp	x23, x24, [sp, #48]
  40fbe8:	ldp	x25, x26, [sp, #64]
  40fbec:	b	4102fc <printf@plt+0xedac>
  40fbf0:	cbnz	w28, 40fc2c <printf@plt+0xe6dc>
  40fbf4:	ldr	x20, [x19, #32]
  40fbf8:	mov	x0, x20
  40fbfc:	bl	4012e0 <strlen@plt>
  40fc00:	add	x20, x20, x0
  40fc04:	str	x20, [x19, #32]
  40fc08:	ldr	w0, [x19]
  40fc0c:	add	w0, w0, #0x1
  40fc10:	str	w0, [x19]
  40fc14:	str	wzr, [x19, #8]
  40fc18:	mov	w0, #0x3f                  	// #63
  40fc1c:	ldp	x21, x22, [sp, #32]
  40fc20:	ldp	x23, x24, [sp, #48]
  40fc24:	ldp	x25, x26, [sp, #64]
  40fc28:	b	4102fc <printf@plt+0xedac>
  40fc2c:	ldr	x3, [sp, #160]
  40fc30:	ldr	x2, [x22]
  40fc34:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fc38:	add	x1, x1, #0xbb0
  40fc3c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fc40:	ldr	x0, [x0, #448]
  40fc44:	bl	4012f0 <fprintf@plt>
  40fc48:	b	40fbf4 <printf@plt+0xe6a4>
  40fc4c:	str	w25, [sp, #152]
  40fc50:	str	x24, [sp, #120]
  40fc54:	b	40fb78 <printf@plt+0xe628>
  40fc58:	cbz	w28, 40fc94 <printf@plt+0xe744>
  40fc5c:	ldr	x0, [sp, #176]
  40fc60:	ldr	x0, [x22, x0, lsl #3]
  40fc64:	ldrb	w1, [x0, #1]
  40fc68:	cmp	w1, #0x2d
  40fc6c:	b.eq	40fcc8 <printf@plt+0xe778>  // b.none
  40fc70:	ldr	x1, [sp, #120]
  40fc74:	ldr	x4, [x1]
  40fc78:	ldrb	w3, [x0]
  40fc7c:	ldr	x2, [x22]
  40fc80:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fc84:	add	x1, x1, #0xc00
  40fc88:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fc8c:	ldr	x0, [x0, #448]
  40fc90:	bl	4012f0 <fprintf@plt>
  40fc94:	ldr	x20, [x19, #32]
  40fc98:	mov	x0, x20
  40fc9c:	bl	4012e0 <strlen@plt>
  40fca0:	add	x20, x20, x0
  40fca4:	str	x20, [x19, #32]
  40fca8:	ldr	x0, [sp, #120]
  40fcac:	ldr	w0, [x0, #24]
  40fcb0:	str	w0, [x19, #8]
  40fcb4:	mov	w0, #0x3f                  	// #63
  40fcb8:	ldp	x21, x22, [sp, #32]
  40fcbc:	ldp	x23, x24, [sp, #48]
  40fcc0:	ldp	x25, x26, [sp, #64]
  40fcc4:	b	4102fc <printf@plt+0xedac>
  40fcc8:	ldr	x0, [sp, #120]
  40fccc:	ldr	x3, [x0]
  40fcd0:	ldr	x2, [x22]
  40fcd4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fcd8:	add	x1, x1, #0xbd0
  40fcdc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fce0:	ldr	x0, [x0, #448]
  40fce4:	bl	4012f0 <fprintf@plt>
  40fce8:	b	40fc94 <printf@plt+0xe744>
  40fcec:	ldr	x1, [sp, #120]
  40fcf0:	ldr	w1, [x1, #8]
  40fcf4:	cmp	w1, #0x1
  40fcf8:	b.ne	40fba4 <printf@plt+0xe654>  // b.any
  40fcfc:	cmp	w0, w20
  40fd00:	b.ge	40fd24 <printf@plt+0xe7d4>  // b.tcont
  40fd04:	ldr	w0, [sp, #156]
  40fd08:	add	w0, w0, #0x2
  40fd0c:	str	w0, [x19]
  40fd10:	ldr	x0, [sp, #168]
  40fd14:	add	x22, x22, x0
  40fd18:	ldr	x0, [x22, #8]
  40fd1c:	str	x0, [x19, #16]
  40fd20:	b	40fba4 <printf@plt+0xe654>
  40fd24:	cbnz	w28, 40fd6c <printf@plt+0xe81c>
  40fd28:	ldr	x20, [x19, #32]
  40fd2c:	mov	x0, x20
  40fd30:	bl	4012e0 <strlen@plt>
  40fd34:	add	x20, x20, x0
  40fd38:	str	x20, [x19, #32]
  40fd3c:	ldr	x0, [sp, #120]
  40fd40:	ldr	w0, [x0, #24]
  40fd44:	str	w0, [x19, #8]
  40fd48:	ldrb	w0, [x23]
  40fd4c:	cmp	w0, #0x3a
  40fd50:	mov	w0, #0x3a                  	// #58
  40fd54:	mov	w21, #0x3f                  	// #63
  40fd58:	csel	w0, w0, w21, eq  // eq = none
  40fd5c:	ldp	x21, x22, [sp, #32]
  40fd60:	ldp	x23, x24, [sp, #48]
  40fd64:	ldp	x25, x26, [sp, #64]
  40fd68:	b	4102fc <printf@plt+0xedac>
  40fd6c:	ldr	x0, [sp, #176]
  40fd70:	ldr	x3, [x22, x0, lsl #3]
  40fd74:	ldr	x2, [x22]
  40fd78:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fd7c:	add	x1, x1, #0xc30
  40fd80:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fd84:	ldr	x0, [x0, #448]
  40fd88:	bl	4012f0 <fprintf@plt>
  40fd8c:	b	40fd28 <printf@plt+0xe7d8>
  40fd90:	ldr	x0, [sp, #120]
  40fd94:	ldr	w0, [x0, #24]
  40fd98:	ldp	x21, x22, [sp, #32]
  40fd9c:	ldp	x23, x24, [sp, #48]
  40fda0:	ldp	x25, x26, [sp, #64]
  40fda4:	b	4102fc <printf@plt+0xedac>
  40fda8:	ldr	w0, [sp, #184]
  40fdac:	cmp	w0, #0x2d
  40fdb0:	ldr	w0, [sp, #128]
  40fdb4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40fdb8:	b.eq	40fdd4 <printf@plt+0xe884>  // b.none
  40fdbc:	ldr	w1, [sp, #188]
  40fdc0:	mov	x0, x23
  40fdc4:	bl	401340 <strchr@plt>
  40fdc8:	cbnz	x0, 40f9f4 <printf@plt+0xe4a4>
  40fdcc:	cbnz	w28, 40fde4 <printf@plt+0xe894>
  40fdd0:	b	40fe08 <printf@plt+0xe8b8>
  40fdd4:	cbz	w28, 40fe08 <printf@plt+0xe8b8>
  40fdd8:	ldr	w0, [sp, #184]
  40fddc:	cmp	w0, #0x2d
  40fde0:	b.eq	40fe38 <printf@plt+0xe8e8>  // b.none
  40fde4:	ldr	x4, [sp, #104]
  40fde8:	ldr	x0, [sp, #160]
  40fdec:	ldrb	w3, [x0]
  40fdf0:	ldr	x2, [x22]
  40fdf4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fdf8:	add	x1, x1, #0xc78
  40fdfc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fe00:	ldr	x0, [x0, #448]
  40fe04:	bl	4012f0 <fprintf@plt>
  40fe08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  40fe0c:	add	x0, x0, #0xb08
  40fe10:	str	x0, [x19, #32]
  40fe14:	ldr	w0, [x19]
  40fe18:	add	w0, w0, #0x1
  40fe1c:	str	w0, [x19]
  40fe20:	str	wzr, [x19, #8]
  40fe24:	mov	w0, #0x3f                  	// #63
  40fe28:	ldp	x21, x22, [sp, #32]
  40fe2c:	ldp	x23, x24, [sp, #48]
  40fe30:	ldp	x25, x26, [sp, #64]
  40fe34:	b	4102fc <printf@plt+0xedac>
  40fe38:	ldr	x3, [sp, #104]
  40fe3c:	ldr	x2, [x22]
  40fe40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fe44:	add	x1, x1, #0xc58
  40fe48:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fe4c:	ldr	x0, [x0, #448]
  40fe50:	bl	4012f0 <fprintf@plt>
  40fe54:	b	40fe08 <printf@plt+0xe8b8>
  40fe58:	cbz	w28, 40fe80 <printf@plt+0xe930>
  40fe5c:	ldr	w0, [x19, #44]
  40fe60:	cbz	w0, 40fe98 <printf@plt+0xe948>
  40fe64:	mov	w3, w26
  40fe68:	ldr	x2, [x22]
  40fe6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fe70:	add	x1, x1, #0xc98
  40fe74:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40fe78:	ldr	x0, [x0, #448]
  40fe7c:	bl	4012f0 <fprintf@plt>
  40fe80:	str	w26, [x19, #8]
  40fe84:	mov	w0, #0x3f                  	// #63
  40fe88:	ldp	x21, x22, [sp, #32]
  40fe8c:	ldp	x23, x24, [sp, #48]
  40fe90:	ldp	x25, x26, [sp, #64]
  40fe94:	b	4102fc <printf@plt+0xedac>
  40fe98:	mov	w3, w26
  40fe9c:	ldr	x2, [x22]
  40fea0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40fea4:	add	x1, x1, #0xcb8
  40fea8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40feac:	ldr	x0, [x0, #448]
  40feb0:	bl	4012f0 <fprintf@plt>
  40feb4:	b	40fe80 <printf@plt+0xe930>
  40feb8:	ldrb	w1, [x0, #1]
  40febc:	cmp	w1, #0x3b
  40fec0:	b.ne	40fa40 <printf@plt+0xe4f0>  // b.any
  40fec4:	ldrb	w0, [x24, #1]
  40fec8:	cbz	w0, 40ff38 <printf@plt+0xe9e8>
  40fecc:	str	x25, [x19, #16]
  40fed0:	ldr	w0, [x19]
  40fed4:	add	w0, w0, #0x1
  40fed8:	str	w0, [x19]
  40fedc:	ldr	x27, [x19, #16]
  40fee0:	str	x27, [x19, #32]
  40fee4:	ldrb	w24, [x27]
  40fee8:	cmp	w24, #0x3d
  40feec:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40fef0:	b.eq	40ffa0 <printf@plt+0xea50>  // b.none
  40fef4:	mov	x26, x27
  40fef8:	ldrb	w24, [x26, #1]!
  40fefc:	cmp	w24, #0x3d
  40ff00:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40ff04:	b.ne	40fef8 <printf@plt+0xe9a8>  // b.any
  40ff08:	ldr	x0, [sp, #112]
  40ff0c:	ldr	x21, [x0]
  40ff10:	cbz	x21, 4101d4 <printf@plt+0xec84>
  40ff14:	mov	w25, #0x0                   	// #0
  40ff18:	str	wzr, [sp, #152]
  40ff1c:	str	wzr, [sp, #148]
  40ff20:	str	xzr, [sp, #120]
  40ff24:	sub	x0, x26, x27
  40ff28:	str	x0, [sp, #104]
  40ff2c:	sub	w0, w26, w27
  40ff30:	str	x0, [sp, #128]
  40ff34:	b	40ffc8 <printf@plt+0xea78>
  40ff38:	ldr	w0, [x19]
  40ff3c:	cmp	w0, w20
  40ff40:	b.eq	40ff58 <printf@plt+0xea08>  // b.none
  40ff44:	add	w1, w0, #0x1
  40ff48:	str	w1, [x19]
  40ff4c:	ldr	x0, [x22, w0, sxtw #3]
  40ff50:	str	x0, [x19, #16]
  40ff54:	b	40fedc <printf@plt+0xe98c>
  40ff58:	cbnz	w28, 40ff80 <printf@plt+0xea30>
  40ff5c:	str	w26, [x19, #8]
  40ff60:	ldrb	w0, [x23]
  40ff64:	cmp	w0, #0x3a
  40ff68:	mov	w21, #0x3f                  	// #63
  40ff6c:	csel	w0, w0, w21, eq  // eq = none
  40ff70:	ldp	x21, x22, [sp, #32]
  40ff74:	ldp	x23, x24, [sp, #48]
  40ff78:	ldp	x25, x26, [sp, #64]
  40ff7c:	b	4102fc <printf@plt+0xedac>
  40ff80:	mov	w3, w26
  40ff84:	ldr	x2, [x22]
  40ff88:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  40ff8c:	add	x1, x1, #0xcd8
  40ff90:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40ff94:	ldr	x0, [x0, #448]
  40ff98:	bl	4012f0 <fprintf@plt>
  40ff9c:	b	40ff5c <printf@plt+0xea0c>
  40ffa0:	mov	x26, x27
  40ffa4:	b	40ff08 <printf@plt+0xe9b8>
  40ffa8:	str	w25, [sp, #152]
  40ffac:	ldr	x0, [sp, #112]
  40ffb0:	str	x0, [sp, #120]
  40ffb4:	add	w25, w25, #0x1
  40ffb8:	ldr	x0, [sp, #112]
  40ffbc:	ldr	x21, [x0, #32]!
  40ffc0:	str	x0, [sp, #112]
  40ffc4:	cbz	x21, 410004 <printf@plt+0xeab4>
  40ffc8:	ldr	x2, [sp, #104]
  40ffcc:	mov	x1, x27
  40ffd0:	mov	x0, x21
  40ffd4:	bl	4013c0 <strncmp@plt>
  40ffd8:	cbnz	w0, 40ffb4 <printf@plt+0xea64>
  40ffdc:	mov	x0, x21
  40ffe0:	bl	4012e0 <strlen@plt>
  40ffe4:	ldr	x1, [sp, #128]
  40ffe8:	cmp	x1, x0
  40ffec:	b.eq	4100cc <printf@plt+0xeb7c>  // b.none
  40fff0:	ldr	x0, [sp, #120]
  40fff4:	cbz	x0, 40ffa8 <printf@plt+0xea58>
  40fff8:	mov	w0, #0x1                   	// #1
  40fffc:	str	w0, [sp, #148]
  410000:	b	40ffb4 <printf@plt+0xea64>
  410004:	ldr	w0, [sp, #148]
  410008:	cbnz	w0, 410070 <printf@plt+0xeb20>
  41000c:	ldr	x0, [sp, #120]
  410010:	cbz	x0, 4101d4 <printf@plt+0xec84>
  410014:	cbz	w24, 41012c <printf@plt+0xebdc>
  410018:	ldr	w0, [x0, #8]
  41001c:	cbz	w0, 4100dc <printf@plt+0xeb8c>
  410020:	add	x26, x26, #0x1
  410024:	str	x26, [x19, #16]
  410028:	mov	x0, x27
  41002c:	bl	4012e0 <strlen@plt>
  410030:	add	x27, x27, x0
  410034:	str	x27, [x19, #32]
  410038:	ldr	x0, [sp, #136]
  41003c:	cbz	x0, 410048 <printf@plt+0xeaf8>
  410040:	ldr	w1, [sp, #152]
  410044:	str	w1, [x0]
  410048:	ldr	x1, [sp, #120]
  41004c:	ldr	x0, [x1, #16]
  410050:	cbz	x0, 4101bc <printf@plt+0xec6c>
  410054:	ldr	w1, [x1, #24]
  410058:	str	w1, [x0]
  41005c:	mov	w0, #0x0                   	// #0
  410060:	ldp	x21, x22, [sp, #32]
  410064:	ldp	x23, x24, [sp, #48]
  410068:	ldp	x25, x26, [sp, #64]
  41006c:	b	4102fc <printf@plt+0xedac>
  410070:	cbnz	w28, 4100a8 <printf@plt+0xeb58>
  410074:	ldr	x20, [x19, #32]
  410078:	mov	x0, x20
  41007c:	bl	4012e0 <strlen@plt>
  410080:	add	x20, x20, x0
  410084:	str	x20, [x19, #32]
  410088:	ldr	w0, [x19]
  41008c:	add	w0, w0, #0x1
  410090:	str	w0, [x19]
  410094:	mov	w0, #0x3f                  	// #63
  410098:	ldp	x21, x22, [sp, #32]
  41009c:	ldp	x23, x24, [sp, #48]
  4100a0:	ldp	x25, x26, [sp, #64]
  4100a4:	b	4102fc <printf@plt+0xedac>
  4100a8:	ldrsw	x0, [x19]
  4100ac:	ldr	x3, [x22, x0, lsl #3]
  4100b0:	ldr	x2, [x22]
  4100b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4100b8:	add	x1, x1, #0xd00
  4100bc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4100c0:	ldr	x0, [x0, #448]
  4100c4:	bl	4012f0 <fprintf@plt>
  4100c8:	b	410074 <printf@plt+0xeb24>
  4100cc:	str	w25, [sp, #152]
  4100d0:	ldr	x0, [sp, #112]
  4100d4:	str	x0, [sp, #120]
  4100d8:	b	41000c <printf@plt+0xeabc>
  4100dc:	cbnz	w28, 410108 <printf@plt+0xebb8>
  4100e0:	ldr	x20, [x19, #32]
  4100e4:	mov	x0, x20
  4100e8:	bl	4012e0 <strlen@plt>
  4100ec:	add	x20, x20, x0
  4100f0:	str	x20, [x19, #32]
  4100f4:	mov	w0, #0x3f                  	// #63
  4100f8:	ldp	x21, x22, [sp, #32]
  4100fc:	ldp	x23, x24, [sp, #48]
  410100:	ldp	x25, x26, [sp, #64]
  410104:	b	4102fc <printf@plt+0xedac>
  410108:	ldr	x0, [sp, #120]
  41010c:	ldr	x3, [x0]
  410110:	ldr	x2, [x22]
  410114:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  410118:	add	x1, x1, #0xd28
  41011c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410120:	ldr	x0, [x0, #448]
  410124:	bl	4012f0 <fprintf@plt>
  410128:	b	4100e0 <printf@plt+0xeb90>
  41012c:	ldr	x0, [sp, #120]
  410130:	ldr	w0, [x0, #8]
  410134:	cmp	w0, #0x1
  410138:	b.ne	410028 <printf@plt+0xead8>  // b.any
  41013c:	ldr	w0, [x19]
  410140:	cmp	w0, w20
  410144:	b.ge	41015c <printf@plt+0xec0c>  // b.tcont
  410148:	add	w1, w0, #0x1
  41014c:	str	w1, [x19]
  410150:	ldr	x0, [x22, w0, sxtw #3]
  410154:	str	x0, [x19, #16]
  410158:	b	410028 <printf@plt+0xead8>
  41015c:	cbnz	w28, 410198 <printf@plt+0xec48>
  410160:	ldr	x20, [x19, #32]
  410164:	mov	x0, x20
  410168:	bl	4012e0 <strlen@plt>
  41016c:	add	x20, x20, x0
  410170:	str	x20, [x19, #32]
  410174:	ldrb	w0, [x23]
  410178:	cmp	w0, #0x3a
  41017c:	mov	w0, #0x3a                  	// #58
  410180:	mov	w21, #0x3f                  	// #63
  410184:	csel	w0, w0, w21, eq  // eq = none
  410188:	ldp	x21, x22, [sp, #32]
  41018c:	ldp	x23, x24, [sp, #48]
  410190:	ldp	x25, x26, [sp, #64]
  410194:	b	4102fc <printf@plt+0xedac>
  410198:	add	x0, x22, w0, sxtw #3
  41019c:	ldur	x3, [x0, #-8]
  4101a0:	ldr	x2, [x22]
  4101a4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4101a8:	add	x1, x1, #0xc30
  4101ac:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4101b0:	ldr	x0, [x0, #448]
  4101b4:	bl	4012f0 <fprintf@plt>
  4101b8:	b	410160 <printf@plt+0xec10>
  4101bc:	ldr	x0, [sp, #120]
  4101c0:	ldr	w0, [x0, #24]
  4101c4:	ldp	x21, x22, [sp, #32]
  4101c8:	ldp	x23, x24, [sp, #48]
  4101cc:	ldp	x25, x26, [sp, #64]
  4101d0:	b	4102fc <printf@plt+0xedac>
  4101d4:	str	xzr, [x19, #32]
  4101d8:	mov	w0, #0x57                  	// #87
  4101dc:	ldp	x21, x22, [sp, #32]
  4101e0:	ldp	x23, x24, [sp, #48]
  4101e4:	ldp	x25, x26, [sp, #64]
  4101e8:	b	4102fc <printf@plt+0xedac>
  4101ec:	ldrb	w0, [x0, #2]
  4101f0:	cmp	w0, #0x3a
  4101f4:	b.eq	410218 <printf@plt+0xecc8>  // b.none
  4101f8:	ldrb	w0, [x24, #1]
  4101fc:	cbz	w0, 410240 <printf@plt+0xecf0>
  410200:	str	x25, [x19, #16]
  410204:	ldr	w0, [x19]
  410208:	add	w0, w0, #0x1
  41020c:	str	w0, [x19]
  410210:	str	xzr, [x19, #32]
  410214:	b	40fa4c <printf@plt+0xe4fc>
  410218:	ldrb	w0, [x24, #1]
  41021c:	cbz	w0, 410238 <printf@plt+0xece8>
  410220:	str	x25, [x19, #16]
  410224:	ldr	w0, [x19]
  410228:	add	w0, w0, #0x1
  41022c:	str	w0, [x19]
  410230:	str	xzr, [x19, #32]
  410234:	b	40fa4c <printf@plt+0xe4fc>
  410238:	str	xzr, [x19, #16]
  41023c:	b	410230 <printf@plt+0xece0>
  410240:	ldr	w0, [x19]
  410244:	cmp	w0, w20
  410248:	b.eq	410260 <printf@plt+0xed10>  // b.none
  41024c:	add	w1, w0, #0x1
  410250:	str	w1, [x19]
  410254:	ldr	x0, [x22, w0, sxtw #3]
  410258:	str	x0, [x19, #16]
  41025c:	b	410210 <printf@plt+0xecc0>
  410260:	cbnz	w28, 41027c <printf@plt+0xed2c>
  410264:	str	w26, [x19, #8]
  410268:	ldrb	w21, [x23]
  41026c:	cmp	w21, #0x3a
  410270:	mov	w0, #0x3f                  	// #63
  410274:	csel	w21, w21, w0, eq  // eq = none
  410278:	b	410210 <printf@plt+0xecc0>
  41027c:	mov	w3, w26
  410280:	ldr	x2, [x22]
  410284:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  410288:	add	x1, x1, #0xcd8
  41028c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410290:	ldr	x0, [x0, #448]
  410294:	bl	4012f0 <fprintf@plt>
  410298:	b	410264 <printf@plt+0xed14>
  41029c:	mov	w0, #0xffffffff            	// #-1
  4102a0:	b	4102fc <printf@plt+0xedac>
  4102a4:	mov	w0, #0xffffffff            	// #-1
  4102a8:	ldp	x21, x22, [sp, #32]
  4102ac:	ldp	x23, x24, [sp, #48]
  4102b0:	ldp	x25, x26, [sp, #64]
  4102b4:	b	4102fc <printf@plt+0xedac>
  4102b8:	mov	w0, #0xffffffff            	// #-1
  4102bc:	ldp	x21, x22, [sp, #32]
  4102c0:	ldp	x23, x24, [sp, #48]
  4102c4:	b	4102fc <printf@plt+0xedac>
  4102c8:	ldrb	w0, [x24]
  4102cc:	cmp	w0, #0x2d
  4102d0:	b.eq	40f974 <printf@plt+0xe424>  // b.none
  4102d4:	ldr	w0, [x19, #40]
  4102d8:	cbz	w0, 4102a4 <printf@plt+0xed54>
  4102dc:	add	w21, w21, #0x1
  4102e0:	str	w21, [x19]
  4102e4:	ldr	x0, [x22, x25, lsl #3]
  4102e8:	str	x0, [x19, #16]
  4102ec:	mov	w0, #0x1                   	// #1
  4102f0:	ldp	x21, x22, [sp, #32]
  4102f4:	ldp	x23, x24, [sp, #48]
  4102f8:	ldp	x25, x26, [sp, #64]
  4102fc:	ldp	x19, x20, [sp, #16]
  410300:	ldp	x27, x28, [sp, #80]
  410304:	ldp	x29, x30, [sp], #192
  410308:	ret
  41030c:	stp	x29, x30, [sp, #-48]!
  410310:	mov	x29, sp
  410314:	stp	x19, x20, [sp, #16]
  410318:	stp	x21, x22, [sp, #32]
  41031c:	adrp	x21, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  410320:	add	x19, x21, #0x90
  410324:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  410328:	add	x22, x20, #0x188
  41032c:	ldr	w7, [x20, #392]
  410330:	str	w7, [x21, #144]
  410334:	ldr	w7, [x22, #4]
  410338:	str	w7, [x19, #4]
  41033c:	mov	x7, x19
  410340:	bl	40f73c <printf@plt+0xe1ec>
  410344:	ldr	w1, [x21, #144]
  410348:	str	w1, [x20, #392]
  41034c:	ldr	x2, [x19, #16]
  410350:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  410354:	str	x2, [x1, #280]
  410358:	ldr	w1, [x19, #8]
  41035c:	str	w1, [x22, #8]
  410360:	ldp	x19, x20, [sp, #16]
  410364:	ldp	x21, x22, [sp, #32]
  410368:	ldp	x29, x30, [sp], #48
  41036c:	ret
  410370:	stp	x29, x30, [sp, #-16]!
  410374:	mov	x29, sp
  410378:	mov	w6, #0x1                   	// #1
  41037c:	mov	w5, #0x0                   	// #0
  410380:	mov	x4, #0x0                   	// #0
  410384:	mov	x3, #0x0                   	// #0
  410388:	bl	41030c <printf@plt+0xedbc>
  41038c:	ldp	x29, x30, [sp], #16
  410390:	ret
  410394:	stp	x29, x30, [sp, #-16]!
  410398:	mov	x29, sp
  41039c:	mov	w6, #0x0                   	// #0
  4103a0:	mov	w5, #0x0                   	// #0
  4103a4:	bl	41030c <printf@plt+0xedbc>
  4103a8:	ldp	x29, x30, [sp], #16
  4103ac:	ret
  4103b0:	stp	x29, x30, [sp, #-16]!
  4103b4:	mov	x29, sp
  4103b8:	mov	x7, x5
  4103bc:	mov	w6, #0x0                   	// #0
  4103c0:	mov	w5, #0x0                   	// #0
  4103c4:	bl	40f73c <printf@plt+0xe1ec>
  4103c8:	ldp	x29, x30, [sp], #16
  4103cc:	ret
  4103d0:	stp	x29, x30, [sp, #-16]!
  4103d4:	mov	x29, sp
  4103d8:	mov	w6, #0x0                   	// #0
  4103dc:	mov	w5, #0x1                   	// #1
  4103e0:	bl	41030c <printf@plt+0xedbc>
  4103e4:	ldp	x29, x30, [sp], #16
  4103e8:	ret
  4103ec:	stp	x29, x30, [sp, #-16]!
  4103f0:	mov	x29, sp
  4103f4:	mov	x7, x5
  4103f8:	mov	w6, #0x0                   	// #0
  4103fc:	mov	w5, #0x1                   	// #1
  410400:	bl	40f73c <printf@plt+0xe1ec>
  410404:	ldp	x29, x30, [sp], #16
  410408:	ret
  41040c:	mov	w2, w0
  410410:	tbz	w0, #31, 410464 <printf@plt+0xef14>
  410414:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  410418:	add	x3, x3, #0xc8
  41041c:	add	x3, x3, #0x14
  410420:	mov	w6, #0x6667                	// #26215
  410424:	movk	w6, #0x6666, lsl #16
  410428:	mov	w5, #0x30                  	// #48
  41042c:	mov	x4, x3
  410430:	smull	x1, w2, w6
  410434:	asr	x1, x1, #34
  410438:	sub	w1, w1, w2, asr #31
  41043c:	add	w0, w1, w1, lsl #2
  410440:	sub	w2, w2, w0, lsl #1
  410444:	sub	w2, w5, w2
  410448:	strb	w2, [x3, #-1]!
  41044c:	mov	w2, w1
  410450:	cbnz	w1, 41042c <printf@plt+0xeedc>
  410454:	sub	x0, x4, #0x2
  410458:	mov	w1, #0x2d                  	// #45
  41045c:	sturb	w1, [x3, #-1]
  410460:	ret
  410464:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  410468:	add	x0, x0, #0xc8
  41046c:	add	x0, x0, #0x14
  410470:	mov	w4, #0x6667                	// #26215
  410474:	movk	w4, #0x6666, lsl #16
  410478:	smull	x1, w2, w4
  41047c:	asr	x1, x1, #34
  410480:	sub	w1, w1, w2, asr #31
  410484:	add	w3, w1, w1, lsl #2
  410488:	sub	w2, w2, w3, lsl #1
  41048c:	add	w2, w2, #0x30
  410490:	strb	w2, [x0, #-1]!
  410494:	mov	w2, w1
  410498:	cbnz	w1, 410478 <printf@plt+0xef28>
  41049c:	b	410460 <printf@plt+0xef10>
  4104a0:	mov	w3, w0
  4104a4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4104a8:	add	x0, x0, #0xc8
  4104ac:	add	x0, x0, #0x2c
  4104b0:	mov	w4, #0xcccd                	// #52429
  4104b4:	movk	w4, #0xcccc, lsl #16
  4104b8:	umull	x1, w3, w4
  4104bc:	lsr	x1, x1, #35
  4104c0:	add	w2, w1, w1, lsl #2
  4104c4:	sub	w2, w3, w2, lsl #1
  4104c8:	add	w2, w2, #0x30
  4104cc:	strb	w2, [x0, #-1]!
  4104d0:	mov	w2, w3
  4104d4:	mov	w3, w1
  4104d8:	cmp	w2, #0x9
  4104dc:	b.hi	4104b8 <printf@plt+0xef68>  // b.pmore
  4104e0:	ret
  4104e4:	stp	x29, x30, [sp, #-48]!
  4104e8:	mov	x29, sp
  4104ec:	stp	x19, x20, [sp, #16]
  4104f0:	mov	x1, x0
  4104f4:	ldrb	w0, [x0]
  4104f8:	cmp	w0, #0x20
  4104fc:	b.ne	41050c <printf@plt+0xefbc>  // b.any
  410500:	ldrb	w0, [x1, #1]!
  410504:	cmp	w0, #0x20
  410508:	b.eq	410500 <printf@plt+0xefb0>  // b.none
  41050c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e40>
  410510:	add	x2, x2, #0x768
  410514:	ldrb	w0, [x2, w0, sxtw]
  410518:	cbz	w0, 41065c <printf@plt+0xf10c>
  41051c:	mov	w19, #0x0                   	// #0
  410520:	mov	x3, x2
  410524:	add	w19, w19, w19, lsl #2
  410528:	ldrb	w0, [x1], #1
  41052c:	sub	w0, w0, #0x30
  410530:	add	w19, w0, w19, lsl #1
  410534:	ldrb	w0, [x1]
  410538:	ldrb	w2, [x3, w0, sxtw]
  41053c:	cbnz	w2, 410524 <printf@plt+0xefd4>
  410540:	and	w2, w0, #0xffffffdf
  410544:	tst	w2, #0xff
  410548:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41054c:	b.ne	410664 <printf@plt+0xf114>  // b.any
  410550:	cmp	w0, #0x20
  410554:	b.ne	410564 <printf@plt+0xf014>  // b.any
  410558:	ldrb	w0, [x1, #1]!
  41055c:	cmp	w0, #0x20
  410560:	b.eq	410558 <printf@plt+0xf008>  // b.none
  410564:	cmp	w0, #0x0
  410568:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41056c:	b.eq	41060c <printf@plt+0xf0bc>  // b.none
  410570:	ldrb	w2, [x1]
  410574:	and	w0, w2, #0xffffffdf
  410578:	and	w0, w0, #0xff
  41057c:	cmp	w2, #0x5c
  410580:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  410584:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410588:	b.eq	41061c <printf@plt+0xf0cc>  // b.none
  41058c:	mov	x20, x1
  410590:	ldrb	w2, [x20, #1]!
  410594:	and	w0, w2, #0xffffffdf
  410598:	and	w0, w0, #0xff
  41059c:	cmp	w2, #0x5c
  4105a0:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4105a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4105a8:	b.ne	410590 <printf@plt+0xf040>  // b.any
  4105ac:	sub	w2, w20, w1
  4105b0:	add	x0, sp, #0x20
  4105b4:	bl	410890 <_ZdlPvm@@Base+0x150>
  4105b8:	ldrb	w0, [x20]
  4105bc:	cmp	w0, #0x20
  4105c0:	b.ne	4105d0 <printf@plt+0xf080>  // b.any
  4105c4:	ldrb	w0, [x20, #1]!
  4105c8:	cmp	w0, #0x20
  4105cc:	b.eq	4105c4 <printf@plt+0xf074>  // b.none
  4105d0:	cmp	w0, #0x0
  4105d4:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4105d8:	b.ne	410654 <printf@plt+0xf104>  // b.any
  4105dc:	ldr	w1, [sp, #40]
  4105e0:	ldr	w0, [sp, #44]
  4105e4:	cmp	w1, w0
  4105e8:	b.ge	410624 <printf@plt+0xf0d4>  // b.tcont
  4105ec:	ldr	w0, [sp, #40]
  4105f0:	add	w1, w0, #0x1
  4105f4:	str	w1, [sp, #40]
  4105f8:	ldr	x1, [sp, #32]
  4105fc:	strb	wzr, [x1, w0, sxtw]
  410600:	ldr	x0, [sp, #32]
  410604:	bl	41127c <_ZdlPvm@@Base+0xb3c>
  410608:	b	410630 <printf@plt+0xf0e0>
  41060c:	mov	w0, w19
  410610:	bl	4112c0 <_ZdlPvm@@Base+0xb80>
  410614:	mov	w19, #0x1                   	// #1
  410618:	b	410644 <printf@plt+0xf0f4>
  41061c:	mov	x20, x1
  410620:	b	4105ac <printf@plt+0xf05c>
  410624:	add	x0, sp, #0x20
  410628:	bl	410b88 <_ZdlPvm@@Base+0x448>
  41062c:	b	4105ec <printf@plt+0xf09c>
  410630:	mov	w0, w19
  410634:	bl	4112c0 <_ZdlPvm@@Base+0xb80>
  410638:	mov	w19, #0x1                   	// #1
  41063c:	add	x0, sp, #0x20
  410640:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  410644:	mov	w0, w19
  410648:	ldp	x19, x20, [sp, #16]
  41064c:	ldp	x29, x30, [sp], #48
  410650:	ret
  410654:	mov	w19, #0x0                   	// #0
  410658:	b	41063c <printf@plt+0xf0ec>
  41065c:	mov	w19, #0x0                   	// #0
  410660:	b	410644 <printf@plt+0xf0f4>
  410664:	mov	w19, #0x0                   	// #0
  410668:	b	410644 <printf@plt+0xf0f4>
  41066c:	mov	x19, x0
  410670:	add	x0, sp, #0x20
  410674:	bl	4109ec <_ZdlPvm@@Base+0x2ac>
  410678:	mov	x0, x19
  41067c:	bl	4014f0 <_Unwind_Resume@plt>
  410680:	ret
  410684:	stp	x29, x30, [sp, #-16]!
  410688:	mov	x29, sp
  41068c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  410690:	add	x0, x0, #0xf8
  410694:	bl	40ed98 <printf@plt+0xd848>
  410698:	ldp	x29, x30, [sp], #16
  41069c:	ret
  4106a0:	stp	x29, x30, [sp, #-32]!
  4106a4:	mov	x29, sp
  4106a8:	str	x19, [sp, #16]
  4106ac:	mov	x19, x0
  4106b0:	bl	4012e0 <strlen@plt>
  4106b4:	mov	x2, x0
  4106b8:	mov	x1, x19
  4106bc:	mov	w0, #0x2                   	// #2
  4106c0:	bl	401480 <write@plt>
  4106c4:	ldr	x19, [sp, #16]
  4106c8:	ldp	x29, x30, [sp], #32
  4106cc:	ret

00000000004106d0 <_Znwm@@Base>:
  4106d0:	stp	x29, x30, [sp, #-16]!
  4106d4:	mov	x29, sp
  4106d8:	cmp	x0, #0x0
  4106dc:	csinc	x0, x0, xzr, ne  // ne = any
  4106e0:	mov	w0, w0
  4106e4:	bl	401490 <malloc@plt>
  4106e8:	cbz	x0, 4106f4 <_Znwm@@Base+0x24>
  4106ec:	ldp	x29, x30, [sp], #16
  4106f0:	ret
  4106f4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4106f8:	ldr	x0, [x0, #256]
  4106fc:	cbz	x0, 410710 <_Znwm@@Base+0x40>
  410700:	bl	4106a0 <printf@plt+0xf150>
  410704:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  410708:	add	x0, x0, #0xd58
  41070c:	bl	4106a0 <printf@plt+0xf150>
  410710:	adrp	x0, 414000 <_ZdlPvm@@Base+0x38c0>
  410714:	add	x0, x0, #0xd60
  410718:	bl	4106a0 <printf@plt+0xf150>
  41071c:	mov	w0, #0xffffffff            	// #-1
  410720:	bl	401350 <_exit@plt>

0000000000410724 <_ZdlPv@@Base>:
  410724:	cbz	x0, 41073c <_ZdlPv@@Base+0x18>
  410728:	stp	x29, x30, [sp, #-16]!
  41072c:	mov	x29, sp
  410730:	bl	401330 <free@plt>
  410734:	ldp	x29, x30, [sp], #16
  410738:	ret
  41073c:	ret

0000000000410740 <_ZdlPvm@@Base>:
  410740:	cbz	x0, 410758 <_ZdlPvm@@Base+0x18>
  410744:	stp	x29, x30, [sp, #-16]!
  410748:	mov	x29, sp
  41074c:	bl	401330 <free@plt>
  410750:	ldp	x29, x30, [sp], #16
  410754:	ret
  410758:	ret
  41075c:	cbz	w0, 410780 <_ZdlPvm@@Base+0x40>
  410760:	stp	x29, x30, [sp, #-16]!
  410764:	mov	x29, sp
  410768:	lsl	w0, w0, #1
  41076c:	str	w0, [x1]
  410770:	sxtw	x0, w0
  410774:	bl	401280 <_Znam@plt>
  410778:	ldp	x29, x30, [sp], #16
  41077c:	ret
  410780:	str	wzr, [x1]
  410784:	mov	x0, #0x0                   	// #0
  410788:	ret
  41078c:	stp	x29, x30, [sp, #-32]!
  410790:	mov	x29, sp
  410794:	stp	x19, x20, [sp, #16]
  410798:	mov	x20, x3
  41079c:	cmp	w1, w2
  4107a0:	b.ge	4107d0 <_ZdlPvm@@Base+0x90>  // b.tcont
  4107a4:	mov	w19, w2
  4107a8:	cbz	x0, 4107b0 <_ZdlPvm@@Base+0x70>
  4107ac:	bl	401420 <_ZdaPv@plt>
  4107b0:	cbz	w19, 4107d8 <_ZdlPvm@@Base+0x98>
  4107b4:	lsl	w0, w19, #1
  4107b8:	str	w0, [x20]
  4107bc:	sxtw	x0, w0
  4107c0:	bl	401280 <_Znam@plt>
  4107c4:	ldp	x19, x20, [sp, #16]
  4107c8:	ldp	x29, x30, [sp], #32
  4107cc:	ret
  4107d0:	str	w1, [x3]
  4107d4:	b	4107c4 <_ZdlPvm@@Base+0x84>
  4107d8:	str	wzr, [x20]
  4107dc:	mov	x0, #0x0                   	// #0
  4107e0:	b	4107c4 <_ZdlPvm@@Base+0x84>
  4107e4:	stp	x29, x30, [sp, #-48]!
  4107e8:	mov	x29, sp
  4107ec:	stp	x19, x20, [sp, #16]
  4107f0:	stp	x21, x22, [sp, #32]
  4107f4:	mov	x20, x0
  4107f8:	mov	x21, x4
  4107fc:	cmp	w1, w3
  410800:	b.ge	410838 <_ZdlPvm@@Base+0xf8>  // b.tcont
  410804:	mov	w22, w2
  410808:	mov	w19, w3
  41080c:	cbz	w3, 410854 <_ZdlPvm@@Base+0x114>
  410810:	lsl	w0, w3, #1
  410814:	str	w0, [x4]
  410818:	sxtw	x0, w0
  41081c:	bl	401280 <_Znam@plt>
  410820:	mov	x21, x0
  410824:	cmp	w22, #0x0
  410828:	ccmp	w19, w22, #0x4, ne  // ne = any
  41082c:	b.gt	410868 <_ZdlPvm@@Base+0x128>
  410830:	cbz	x20, 410840 <_ZdlPvm@@Base+0x100>
  410834:	b	410874 <_ZdlPvm@@Base+0x134>
  410838:	str	w1, [x4]
  41083c:	mov	x21, x0
  410840:	mov	x0, x21
  410844:	ldp	x19, x20, [sp, #16]
  410848:	ldp	x21, x22, [sp, #32]
  41084c:	ldp	x29, x30, [sp], #48
  410850:	ret
  410854:	cbz	x0, 41085c <_ZdlPvm@@Base+0x11c>
  410858:	bl	401420 <_ZdaPv@plt>
  41085c:	str	wzr, [x21]
  410860:	mov	x21, #0x0                   	// #0
  410864:	b	410840 <_ZdlPvm@@Base+0x100>
  410868:	sxtw	x2, w22
  41086c:	mov	x1, x20
  410870:	bl	4012a0 <memcpy@plt>
  410874:	mov	x0, x20
  410878:	bl	401420 <_ZdaPv@plt>
  41087c:	b	410840 <_ZdlPvm@@Base+0x100>
  410880:	str	xzr, [x0]
  410884:	str	wzr, [x0, #8]
  410888:	str	wzr, [x0, #12]
  41088c:	ret
  410890:	stp	x29, x30, [sp, #-48]!
  410894:	mov	x29, sp
  410898:	stp	x19, x20, [sp, #16]
  41089c:	str	x21, [sp, #32]
  4108a0:	mov	x20, x0
  4108a4:	mov	x21, x1
  4108a8:	mov	w19, w2
  4108ac:	str	w2, [x0, #8]
  4108b0:	tbnz	w2, #31, 4108d8 <_ZdlPvm@@Base+0x198>
  4108b4:	add	x1, x0, #0xc
  4108b8:	mov	w0, w2
  4108bc:	bl	41075c <_ZdlPvm@@Base+0x1c>
  4108c0:	str	x0, [x20]
  4108c4:	cbnz	w19, 4108f8 <_ZdlPvm@@Base+0x1b8>
  4108c8:	ldp	x19, x20, [sp, #16]
  4108cc:	ldr	x21, [sp, #32]
  4108d0:	ldp	x29, x30, [sp], #48
  4108d4:	ret
  4108d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  4108dc:	add	x1, x1, #0xd70
  4108e0:	mov	w0, #0x57                  	// #87
  4108e4:	bl	40eb6c <printf@plt+0xd61c>
  4108e8:	add	x1, x20, #0xc
  4108ec:	mov	w0, w19
  4108f0:	bl	41075c <_ZdlPvm@@Base+0x1c>
  4108f4:	str	x0, [x20]
  4108f8:	sxtw	x2, w19
  4108fc:	mov	x1, x21
  410900:	bl	4012a0 <memcpy@plt>
  410904:	b	4108c8 <_ZdlPvm@@Base+0x188>
  410908:	stp	x29, x30, [sp, #-32]!
  41090c:	mov	x29, sp
  410910:	stp	x19, x20, [sp, #16]
  410914:	mov	x19, x0
  410918:	cbz	x1, 410950 <_ZdlPvm@@Base+0x210>
  41091c:	mov	x20, x1
  410920:	mov	x0, x1
  410924:	bl	4012e0 <strlen@plt>
  410928:	str	w0, [x19, #8]
  41092c:	add	x1, x19, #0xc
  410930:	bl	41075c <_ZdlPvm@@Base+0x1c>
  410934:	str	x0, [x19]
  410938:	ldr	w2, [x19, #8]
  41093c:	cbz	w2, 41095c <_ZdlPvm@@Base+0x21c>
  410940:	sxtw	x2, w2
  410944:	mov	x1, x20
  410948:	bl	4012a0 <memcpy@plt>
  41094c:	b	41095c <_ZdlPvm@@Base+0x21c>
  410950:	str	wzr, [x0, #8]
  410954:	str	xzr, [x0]
  410958:	str	wzr, [x0, #12]
  41095c:	ldp	x19, x20, [sp, #16]
  410960:	ldp	x29, x30, [sp], #32
  410964:	ret
  410968:	stp	x29, x30, [sp, #-32]!
  41096c:	mov	x29, sp
  410970:	stp	x19, x20, [sp, #16]
  410974:	mov	x19, x0
  410978:	and	w20, w1, #0xff
  41097c:	mov	w0, #0x1                   	// #1
  410980:	str	w0, [x19, #8]
  410984:	add	x1, x19, #0xc
  410988:	bl	41075c <_ZdlPvm@@Base+0x1c>
  41098c:	str	x0, [x19]
  410990:	strb	w20, [x0]
  410994:	ldp	x19, x20, [sp, #16]
  410998:	ldp	x29, x30, [sp], #32
  41099c:	ret
  4109a0:	stp	x29, x30, [sp, #-32]!
  4109a4:	mov	x29, sp
  4109a8:	stp	x19, x20, [sp, #16]
  4109ac:	mov	x19, x0
  4109b0:	mov	x20, x1
  4109b4:	ldr	w0, [x1, #8]
  4109b8:	str	w0, [x19, #8]
  4109bc:	add	x1, x19, #0xc
  4109c0:	bl	41075c <_ZdlPvm@@Base+0x1c>
  4109c4:	str	x0, [x19]
  4109c8:	ldr	w2, [x19, #8]
  4109cc:	cbnz	w2, 4109dc <_ZdlPvm@@Base+0x29c>
  4109d0:	ldp	x19, x20, [sp, #16]
  4109d4:	ldp	x29, x30, [sp], #32
  4109d8:	ret
  4109dc:	sxtw	x2, w2
  4109e0:	ldr	x1, [x20]
  4109e4:	bl	4012a0 <memcpy@plt>
  4109e8:	b	4109d0 <_ZdlPvm@@Base+0x290>
  4109ec:	ldr	x0, [x0]
  4109f0:	cbz	x0, 410a08 <_ZdlPvm@@Base+0x2c8>
  4109f4:	stp	x29, x30, [sp, #-16]!
  4109f8:	mov	x29, sp
  4109fc:	bl	401420 <_ZdaPv@plt>
  410a00:	ldp	x29, x30, [sp], #16
  410a04:	ret
  410a08:	ret
  410a0c:	stp	x29, x30, [sp, #-32]!
  410a10:	mov	x29, sp
  410a14:	stp	x19, x20, [sp, #16]
  410a18:	mov	x19, x0
  410a1c:	mov	x20, x1
  410a20:	add	x3, x0, #0xc
  410a24:	ldr	w2, [x1, #8]
  410a28:	ldr	w1, [x0, #12]
  410a2c:	ldr	x0, [x0]
  410a30:	bl	41078c <_ZdlPvm@@Base+0x4c>
  410a34:	str	x0, [x19]
  410a38:	ldr	w2, [x20, #8]
  410a3c:	str	w2, [x19, #8]
  410a40:	cbnz	w2, 410a54 <_ZdlPvm@@Base+0x314>
  410a44:	mov	x0, x19
  410a48:	ldp	x19, x20, [sp, #16]
  410a4c:	ldp	x29, x30, [sp], #32
  410a50:	ret
  410a54:	sxtw	x2, w2
  410a58:	ldr	x1, [x20]
  410a5c:	bl	4012a0 <memcpy@plt>
  410a60:	b	410a44 <_ZdlPvm@@Base+0x304>
  410a64:	stp	x29, x30, [sp, #-48]!
  410a68:	mov	x29, sp
  410a6c:	stp	x19, x20, [sp, #16]
  410a70:	mov	x19, x0
  410a74:	cbz	x1, 410ac0 <_ZdlPvm@@Base+0x380>
  410a78:	str	x21, [sp, #32]
  410a7c:	mov	x20, x1
  410a80:	mov	x0, x1
  410a84:	bl	4012e0 <strlen@plt>
  410a88:	mov	x21, x0
  410a8c:	add	x3, x19, #0xc
  410a90:	mov	w2, w0
  410a94:	ldr	w1, [x19, #12]
  410a98:	ldr	x0, [x19]
  410a9c:	bl	41078c <_ZdlPvm@@Base+0x4c>
  410aa0:	str	x0, [x19]
  410aa4:	str	w21, [x19, #8]
  410aa8:	cbnz	w21, 410adc <_ZdlPvm@@Base+0x39c>
  410aac:	ldr	x21, [sp, #32]
  410ab0:	mov	x0, x19
  410ab4:	ldp	x19, x20, [sp, #16]
  410ab8:	ldp	x29, x30, [sp], #48
  410abc:	ret
  410ac0:	ldr	x0, [x0]
  410ac4:	cbz	x0, 410acc <_ZdlPvm@@Base+0x38c>
  410ac8:	bl	401420 <_ZdaPv@plt>
  410acc:	str	wzr, [x19, #8]
  410ad0:	str	xzr, [x19]
  410ad4:	str	wzr, [x19, #12]
  410ad8:	b	410ab0 <_ZdlPvm@@Base+0x370>
  410adc:	sxtw	x2, w21
  410ae0:	mov	x1, x20
  410ae4:	bl	4012a0 <memcpy@plt>
  410ae8:	ldr	x21, [sp, #32]
  410aec:	b	410ab0 <_ZdlPvm@@Base+0x370>
  410af0:	stp	x29, x30, [sp, #-32]!
  410af4:	mov	x29, sp
  410af8:	stp	x19, x20, [sp, #16]
  410afc:	mov	x19, x0
  410b00:	and	w20, w1, #0xff
  410b04:	add	x3, x0, #0xc
  410b08:	mov	w2, #0x1                   	// #1
  410b0c:	ldr	w1, [x0, #12]
  410b10:	ldr	x0, [x0]
  410b14:	bl	41078c <_ZdlPvm@@Base+0x4c>
  410b18:	str	x0, [x19]
  410b1c:	mov	w1, #0x1                   	// #1
  410b20:	str	w1, [x19, #8]
  410b24:	strb	w20, [x0]
  410b28:	mov	x0, x19
  410b2c:	ldp	x19, x20, [sp, #16]
  410b30:	ldp	x29, x30, [sp], #32
  410b34:	ret
  410b38:	stp	x29, x30, [sp, #-32]!
  410b3c:	mov	x29, sp
  410b40:	stp	x19, x20, [sp, #16]
  410b44:	mov	x20, x0
  410b48:	mov	x19, x1
  410b4c:	ldr	x0, [x0]
  410b50:	cbz	x0, 410b58 <_ZdlPvm@@Base+0x418>
  410b54:	bl	401420 <_ZdaPv@plt>
  410b58:	ldr	x0, [x19]
  410b5c:	str	x0, [x20]
  410b60:	ldr	w0, [x19, #8]
  410b64:	str	w0, [x20, #8]
  410b68:	ldr	w0, [x19, #12]
  410b6c:	str	w0, [x20, #12]
  410b70:	str	xzr, [x19]
  410b74:	str	wzr, [x19, #8]
  410b78:	str	wzr, [x19, #12]
  410b7c:	ldp	x19, x20, [sp, #16]
  410b80:	ldp	x29, x30, [sp], #32
  410b84:	ret
  410b88:	stp	x29, x30, [sp, #-32]!
  410b8c:	mov	x29, sp
  410b90:	str	x19, [sp, #16]
  410b94:	mov	x19, x0
  410b98:	ldr	w2, [x0, #8]
  410b9c:	add	x4, x0, #0xc
  410ba0:	add	w3, w2, #0x1
  410ba4:	ldr	w1, [x0, #12]
  410ba8:	ldr	x0, [x0]
  410bac:	bl	4107e4 <_ZdlPvm@@Base+0xa4>
  410bb0:	str	x0, [x19]
  410bb4:	ldr	x19, [sp, #16]
  410bb8:	ldp	x29, x30, [sp], #32
  410bbc:	ret
  410bc0:	stp	x29, x30, [sp, #-48]!
  410bc4:	mov	x29, sp
  410bc8:	stp	x19, x20, [sp, #16]
  410bcc:	mov	x19, x0
  410bd0:	cbz	x1, 410c1c <_ZdlPvm@@Base+0x4dc>
  410bd4:	stp	x21, x22, [sp, #32]
  410bd8:	mov	x20, x1
  410bdc:	mov	x0, x1
  410be0:	bl	4012e0 <strlen@plt>
  410be4:	mov	x21, x0
  410be8:	ldr	w2, [x19, #8]
  410bec:	add	w22, w2, w0
  410bf0:	ldr	w1, [x19, #12]
  410bf4:	cmp	w1, w22
  410bf8:	b.lt	410c2c <_ZdlPvm@@Base+0x4ec>  // b.tstop
  410bfc:	ldrsw	x0, [x19, #8]
  410c00:	ldr	x3, [x19]
  410c04:	sxtw	x2, w21
  410c08:	mov	x1, x20
  410c0c:	add	x0, x3, x0
  410c10:	bl	4012a0 <memcpy@plt>
  410c14:	str	w22, [x19, #8]
  410c18:	ldp	x21, x22, [sp, #32]
  410c1c:	mov	x0, x19
  410c20:	ldp	x19, x20, [sp, #16]
  410c24:	ldp	x29, x30, [sp], #48
  410c28:	ret
  410c2c:	mov	x4, x19
  410c30:	ldr	x0, [x4], #12
  410c34:	mov	w3, w22
  410c38:	bl	4107e4 <_ZdlPvm@@Base+0xa4>
  410c3c:	str	x0, [x19]
  410c40:	b	410bfc <_ZdlPvm@@Base+0x4bc>
  410c44:	stp	x29, x30, [sp, #-48]!
  410c48:	mov	x29, sp
  410c4c:	stp	x19, x20, [sp, #16]
  410c50:	mov	x19, x0
  410c54:	ldr	w3, [x1, #8]
  410c58:	cbz	w3, 410c98 <_ZdlPvm@@Base+0x558>
  410c5c:	str	x21, [sp, #32]
  410c60:	mov	x20, x1
  410c64:	ldr	w2, [x0, #8]
  410c68:	add	w21, w3, w2
  410c6c:	ldr	w1, [x0, #12]
  410c70:	cmp	w1, w21
  410c74:	b.lt	410ca8 <_ZdlPvm@@Base+0x568>  // b.tstop
  410c78:	ldrsw	x0, [x19, #8]
  410c7c:	ldr	x3, [x19]
  410c80:	ldrsw	x2, [x20, #8]
  410c84:	ldr	x1, [x20]
  410c88:	add	x0, x3, x0
  410c8c:	bl	4012a0 <memcpy@plt>
  410c90:	str	w21, [x19, #8]
  410c94:	ldr	x21, [sp, #32]
  410c98:	mov	x0, x19
  410c9c:	ldp	x19, x20, [sp, #16]
  410ca0:	ldp	x29, x30, [sp], #48
  410ca4:	ret
  410ca8:	mov	x4, x0
  410cac:	ldr	x0, [x4], #12
  410cb0:	mov	w3, w21
  410cb4:	bl	4107e4 <_ZdlPvm@@Base+0xa4>
  410cb8:	str	x0, [x19]
  410cbc:	b	410c78 <_ZdlPvm@@Base+0x538>
  410cc0:	cmp	w2, #0x0
  410cc4:	b.le	410d3c <_ZdlPvm@@Base+0x5fc>
  410cc8:	stp	x29, x30, [sp, #-48]!
  410ccc:	mov	x29, sp
  410cd0:	stp	x19, x20, [sp, #16]
  410cd4:	stp	x21, x22, [sp, #32]
  410cd8:	mov	x19, x0
  410cdc:	mov	x21, x1
  410ce0:	mov	w20, w2
  410ce4:	ldr	w2, [x0, #8]
  410ce8:	add	w22, w2, w20
  410cec:	ldr	w1, [x0, #12]
  410cf0:	cmp	w1, w22
  410cf4:	b.lt	410d24 <_ZdlPvm@@Base+0x5e4>  // b.tstop
  410cf8:	ldrsw	x0, [x19, #8]
  410cfc:	ldr	x3, [x19]
  410d00:	sxtw	x2, w20
  410d04:	mov	x1, x21
  410d08:	add	x0, x3, x0
  410d0c:	bl	4012a0 <memcpy@plt>
  410d10:	str	w22, [x19, #8]
  410d14:	ldp	x19, x20, [sp, #16]
  410d18:	ldp	x21, x22, [sp, #32]
  410d1c:	ldp	x29, x30, [sp], #48
  410d20:	ret
  410d24:	mov	x4, x0
  410d28:	ldr	x0, [x4], #12
  410d2c:	mov	w3, w22
  410d30:	bl	4107e4 <_ZdlPvm@@Base+0xa4>
  410d34:	str	x0, [x19]
  410d38:	b	410cf8 <_ZdlPvm@@Base+0x5b8>
  410d3c:	ret
  410d40:	stp	x29, x30, [sp, #-64]!
  410d44:	mov	x29, sp
  410d48:	stp	x19, x20, [sp, #16]
  410d4c:	stp	x21, x22, [sp, #32]
  410d50:	stp	x23, x24, [sp, #48]
  410d54:	mov	x19, x0
  410d58:	mov	x23, x1
  410d5c:	mov	w20, w2
  410d60:	mov	x22, x3
  410d64:	mov	w21, w4
  410d68:	cmp	w2, #0x0
  410d6c:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  410d70:	b.lt	410d9c <_ZdlPvm@@Base+0x65c>  // b.tstop
  410d74:	add	w0, w20, w21
  410d78:	str	w0, [x19, #8]
  410d7c:	cbnz	w0, 410db0 <_ZdlPvm@@Base+0x670>
  410d80:	str	wzr, [x19, #12]
  410d84:	str	xzr, [x19]
  410d88:	ldp	x19, x20, [sp, #16]
  410d8c:	ldp	x21, x22, [sp, #32]
  410d90:	ldp	x23, x24, [sp, #48]
  410d94:	ldp	x29, x30, [sp], #64
  410d98:	ret
  410d9c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  410da0:	add	x1, x1, #0xd70
  410da4:	mov	w0, #0xd7                  	// #215
  410da8:	bl	40eb6c <printf@plt+0xd61c>
  410dac:	b	410d74 <_ZdlPvm@@Base+0x634>
  410db0:	add	x1, x19, #0xc
  410db4:	bl	41075c <_ZdlPvm@@Base+0x1c>
  410db8:	mov	x24, x0
  410dbc:	str	x0, [x19]
  410dc0:	cbnz	w20, 410dd4 <_ZdlPvm@@Base+0x694>
  410dc4:	sxtw	x2, w21
  410dc8:	mov	x1, x22
  410dcc:	bl	4012a0 <memcpy@plt>
  410dd0:	b	410d88 <_ZdlPvm@@Base+0x648>
  410dd4:	sxtw	x20, w20
  410dd8:	mov	x2, x20
  410ddc:	mov	x1, x23
  410de0:	bl	4012a0 <memcpy@plt>
  410de4:	cbz	w21, 410d88 <_ZdlPvm@@Base+0x648>
  410de8:	sxtw	x2, w21
  410dec:	mov	x1, x22
  410df0:	add	x0, x24, x20
  410df4:	bl	4012a0 <memcpy@plt>
  410df8:	b	410d88 <_ZdlPvm@@Base+0x648>
  410dfc:	stp	x29, x30, [sp, #-16]!
  410e00:	mov	x29, sp
  410e04:	mov	x3, x0
  410e08:	ldr	w4, [x0, #8]
  410e0c:	ldr	w2, [x1, #8]
  410e10:	cmp	w4, w2
  410e14:	b.gt	410e40 <_ZdlPvm@@Base+0x700>
  410e18:	mov	w0, #0x1                   	// #1
  410e1c:	cbz	w4, 410e38 <_ZdlPvm@@Base+0x6f8>
  410e20:	sxtw	x2, w4
  410e24:	ldr	x1, [x1]
  410e28:	ldr	x0, [x3]
  410e2c:	bl	401320 <memcmp@plt>
  410e30:	cmp	w0, #0x0
  410e34:	cset	w0, le
  410e38:	ldp	x29, x30, [sp], #16
  410e3c:	ret
  410e40:	mov	w0, #0x0                   	// #0
  410e44:	cbz	w2, 410e38 <_ZdlPvm@@Base+0x6f8>
  410e48:	sxtw	x2, w2
  410e4c:	ldr	x1, [x1]
  410e50:	ldr	x0, [x3]
  410e54:	bl	401320 <memcmp@plt>
  410e58:	lsr	w0, w0, #31
  410e5c:	b	410e38 <_ZdlPvm@@Base+0x6f8>
  410e60:	stp	x29, x30, [sp, #-16]!
  410e64:	mov	x29, sp
  410e68:	mov	x3, x0
  410e6c:	ldr	w4, [x0, #8]
  410e70:	ldr	w2, [x1, #8]
  410e74:	cmp	w4, w2
  410e78:	b.ge	410ea4 <_ZdlPvm@@Base+0x764>  // b.tcont
  410e7c:	mov	w0, #0x1                   	// #1
  410e80:	cbz	w4, 410e9c <_ZdlPvm@@Base+0x75c>
  410e84:	sxtw	x2, w4
  410e88:	ldr	x1, [x1]
  410e8c:	ldr	x0, [x3]
  410e90:	bl	401320 <memcmp@plt>
  410e94:	cmp	w0, #0x0
  410e98:	cset	w0, le
  410e9c:	ldp	x29, x30, [sp], #16
  410ea0:	ret
  410ea4:	mov	w0, #0x0                   	// #0
  410ea8:	cbz	w2, 410e9c <_ZdlPvm@@Base+0x75c>
  410eac:	sxtw	x2, w2
  410eb0:	ldr	x1, [x1]
  410eb4:	ldr	x0, [x3]
  410eb8:	bl	401320 <memcmp@plt>
  410ebc:	lsr	w0, w0, #31
  410ec0:	b	410e9c <_ZdlPvm@@Base+0x75c>
  410ec4:	stp	x29, x30, [sp, #-16]!
  410ec8:	mov	x29, sp
  410ecc:	mov	x3, x0
  410ed0:	ldr	w2, [x0, #8]
  410ed4:	ldr	w4, [x1, #8]
  410ed8:	cmp	w2, w4
  410edc:	b.lt	410f08 <_ZdlPvm@@Base+0x7c8>  // b.tstop
  410ee0:	mov	w0, #0x1                   	// #1
  410ee4:	cbz	w4, 410f00 <_ZdlPvm@@Base+0x7c0>
  410ee8:	sxtw	x2, w4
  410eec:	ldr	x1, [x1]
  410ef0:	ldr	x0, [x3]
  410ef4:	bl	401320 <memcmp@plt>
  410ef8:	mvn	w0, w0
  410efc:	lsr	w0, w0, #31
  410f00:	ldp	x29, x30, [sp], #16
  410f04:	ret
  410f08:	mov	w0, #0x0                   	// #0
  410f0c:	cbz	w2, 410f00 <_ZdlPvm@@Base+0x7c0>
  410f10:	sxtw	x2, w2
  410f14:	ldr	x1, [x1]
  410f18:	ldr	x0, [x3]
  410f1c:	bl	401320 <memcmp@plt>
  410f20:	cmp	w0, #0x0
  410f24:	cset	w0, gt
  410f28:	b	410f00 <_ZdlPvm@@Base+0x7c0>
  410f2c:	stp	x29, x30, [sp, #-16]!
  410f30:	mov	x29, sp
  410f34:	mov	x3, x0
  410f38:	ldr	w2, [x0, #8]
  410f3c:	ldr	w4, [x1, #8]
  410f40:	cmp	w2, w4
  410f44:	b.le	410f70 <_ZdlPvm@@Base+0x830>
  410f48:	mov	w0, #0x1                   	// #1
  410f4c:	cbz	w4, 410f68 <_ZdlPvm@@Base+0x828>
  410f50:	sxtw	x2, w4
  410f54:	ldr	x1, [x1]
  410f58:	ldr	x0, [x3]
  410f5c:	bl	401320 <memcmp@plt>
  410f60:	mvn	w0, w0
  410f64:	lsr	w0, w0, #31
  410f68:	ldp	x29, x30, [sp], #16
  410f6c:	ret
  410f70:	mov	w0, #0x0                   	// #0
  410f74:	cbz	w2, 410f68 <_ZdlPvm@@Base+0x828>
  410f78:	sxtw	x2, w2
  410f7c:	ldr	x1, [x1]
  410f80:	ldr	x0, [x3]
  410f84:	bl	401320 <memcmp@plt>
  410f88:	cmp	w0, #0x0
  410f8c:	cset	w0, gt
  410f90:	b	410f68 <_ZdlPvm@@Base+0x828>
  410f94:	stp	x29, x30, [sp, #-32]!
  410f98:	mov	x29, sp
  410f9c:	stp	x19, x20, [sp, #16]
  410fa0:	mov	x20, x0
  410fa4:	mov	w19, w1
  410fa8:	tbnz	w1, #31, 410fc8 <_ZdlPvm@@Base+0x888>
  410fac:	ldr	w1, [x20, #12]
  410fb0:	cmp	w1, w19
  410fb4:	b.lt	410fdc <_ZdlPvm@@Base+0x89c>  // b.tstop
  410fb8:	str	w19, [x20, #8]
  410fbc:	ldp	x19, x20, [sp, #16]
  410fc0:	ldp	x29, x30, [sp], #32
  410fc4:	ret
  410fc8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x38c0>
  410fcc:	add	x1, x1, #0xd70
  410fd0:	mov	w0, #0x107                 	// #263
  410fd4:	bl	40eb6c <printf@plt+0xd61c>
  410fd8:	b	410fac <_ZdlPvm@@Base+0x86c>
  410fdc:	add	x4, x20, #0xc
  410fe0:	mov	w3, w19
  410fe4:	ldr	w2, [x20, #8]
  410fe8:	ldr	x0, [x20]
  410fec:	bl	4107e4 <_ZdlPvm@@Base+0xa4>
  410ff0:	str	x0, [x20]
  410ff4:	b	410fb8 <_ZdlPvm@@Base+0x878>
  410ff8:	str	wzr, [x0, #8]
  410ffc:	ret
  411000:	stp	x29, x30, [sp, #-32]!
  411004:	mov	x29, sp
  411008:	str	x19, [sp, #16]
  41100c:	ldr	x19, [x0]
  411010:	cbz	x19, 411038 <_ZdlPvm@@Base+0x8f8>
  411014:	and	w1, w1, #0xff
  411018:	ldrsw	x2, [x0, #8]
  41101c:	mov	x0, x19
  411020:	bl	4013a0 <memchr@plt>
  411024:	cbz	x0, 411040 <_ZdlPvm@@Base+0x900>
  411028:	sub	w0, w0, w19
  41102c:	ldr	x19, [sp, #16]
  411030:	ldp	x29, x30, [sp], #32
  411034:	ret
  411038:	mov	w0, #0xffffffff            	// #-1
  41103c:	b	41102c <_ZdlPvm@@Base+0x8ec>
  411040:	mov	w0, #0xffffffff            	// #-1
  411044:	b	41102c <_ZdlPvm@@Base+0x8ec>
  411048:	stp	x29, x30, [sp, #-32]!
  41104c:	mov	x29, sp
  411050:	mov	x1, x0
  411054:	ldr	x0, [x0]
  411058:	ldr	w3, [x1, #8]
  41105c:	cmp	w3, #0x0
  411060:	b.le	4110d4 <_ZdlPvm@@Base+0x994>
  411064:	stp	x19, x20, [sp, #16]
  411068:	mov	x19, x0
  41106c:	add	x20, x0, #0x1
  411070:	sub	w1, w3, #0x1
  411074:	add	x20, x20, x1
  411078:	mov	w1, #0x0                   	// #0
  41107c:	ldrb	w2, [x0], #1
  411080:	cmp	w2, #0x0
  411084:	cinc	w1, w1, eq  // eq = none
  411088:	cmp	x0, x20
  41108c:	b.ne	41107c <_ZdlPvm@@Base+0x93c>  // b.any
  411090:	add	w0, w3, #0x1
  411094:	sub	w0, w0, w1
  411098:	sxtw	x0, w0
  41109c:	bl	401490 <malloc@plt>
  4110a0:	mov	x1, x0
  4110a4:	b	4110b4 <_ZdlPvm@@Base+0x974>
  4110a8:	add	x19, x19, #0x1
  4110ac:	cmp	x19, x20
  4110b0:	b.eq	4110c4 <_ZdlPvm@@Base+0x984>  // b.none
  4110b4:	ldrb	w2, [x19]
  4110b8:	cbz	w2, 4110a8 <_ZdlPvm@@Base+0x968>
  4110bc:	strb	w2, [x1], #1
  4110c0:	b	4110a8 <_ZdlPvm@@Base+0x968>
  4110c4:	ldp	x19, x20, [sp, #16]
  4110c8:	strb	wzr, [x1]
  4110cc:	ldp	x29, x30, [sp], #32
  4110d0:	ret
  4110d4:	add	w0, w3, #0x1
  4110d8:	sxtw	x0, w0
  4110dc:	bl	401490 <malloc@plt>
  4110e0:	mov	x1, x0
  4110e4:	b	4110c8 <_ZdlPvm@@Base+0x988>
  4110e8:	stp	x29, x30, [sp, #-48]!
  4110ec:	mov	x29, sp
  4110f0:	stp	x19, x20, [sp, #16]
  4110f4:	mov	x20, x0
  4110f8:	ldr	w0, [x0, #8]
  4110fc:	subs	w4, w0, #0x1
  411100:	b.mi	4111d0 <_ZdlPvm@@Base+0xa90>  // b.first
  411104:	ldr	x0, [x20]
  411108:	sxtw	x1, w4
  41110c:	mov	w2, w1
  411110:	ldrb	w3, [x0, x1]
  411114:	cmp	w3, #0x20
  411118:	b.ne	411128 <_ZdlPvm@@Base+0x9e8>  // b.any
  41111c:	sub	w2, w1, #0x1
  411120:	sub	x1, x1, #0x1
  411124:	tbz	w1, #31, 41110c <_ZdlPvm@@Base+0x9cc>
  411128:	cmp	w2, #0x0
  41112c:	b.le	41117c <_ZdlPvm@@Base+0xa3c>
  411130:	ldrb	w1, [x0]
  411134:	cmp	w1, #0x20
  411138:	b.ne	411188 <_ZdlPvm@@Base+0xa48>  // b.any
  41113c:	mov	x19, x0
  411140:	add	w2, w2, w0
  411144:	add	x19, x19, #0x1
  411148:	sub	w3, w2, w19
  41114c:	ldrb	w1, [x19]
  411150:	cmp	w1, #0x20
  411154:	b.eq	411144 <_ZdlPvm@@Base+0xa04>  // b.none
  411158:	cmp	w3, w4
  41115c:	b.eq	4111d0 <_ZdlPvm@@Base+0xa90>  // b.none
  411160:	tbz	w3, #31, 411198 <_ZdlPvm@@Base+0xa58>
  411164:	str	wzr, [x20, #8]
  411168:	cbz	x0, 4111d0 <_ZdlPvm@@Base+0xa90>
  41116c:	bl	401420 <_ZdaPv@plt>
  411170:	str	xzr, [x20]
  411174:	str	wzr, [x20, #12]
  411178:	b	4111d0 <_ZdlPvm@@Base+0xa90>
  41117c:	mov	x19, x0
  411180:	mov	w3, w2
  411184:	b	411158 <_ZdlPvm@@Base+0xa18>
  411188:	mov	x19, x0
  41118c:	mov	w3, w2
  411190:	cmp	w4, w2
  411194:	b.eq	4111d0 <_ZdlPvm@@Base+0xa90>  // b.none
  411198:	str	x21, [sp, #32]
  41119c:	add	w3, w3, #0x1
  4111a0:	str	w3, [x20, #8]
  4111a4:	ldrsw	x0, [x20, #12]
  4111a8:	bl	401280 <_Znam@plt>
  4111ac:	mov	x21, x0
  4111b0:	ldrsw	x2, [x20, #8]
  4111b4:	mov	x1, x19
  4111b8:	bl	4012a0 <memcpy@plt>
  4111bc:	ldr	x0, [x20]
  4111c0:	cbz	x0, 4111c8 <_ZdlPvm@@Base+0xa88>
  4111c4:	bl	401420 <_ZdaPv@plt>
  4111c8:	str	x21, [x20]
  4111cc:	ldr	x21, [sp, #32]
  4111d0:	ldp	x19, x20, [sp, #16]
  4111d4:	ldp	x29, x30, [sp], #48
  4111d8:	ret
  4111dc:	stp	x29, x30, [sp, #-48]!
  4111e0:	mov	x29, sp
  4111e4:	stp	x19, x20, [sp, #16]
  4111e8:	ldr	w20, [x0, #8]
  4111ec:	ldr	x0, [x0]
  4111f0:	cmp	w20, #0x0
  4111f4:	b.le	411228 <_ZdlPvm@@Base+0xae8>
  4111f8:	str	x21, [sp, #32]
  4111fc:	mov	x21, x1
  411200:	mov	x19, x0
  411204:	add	x0, x0, #0x1
  411208:	sub	w20, w20, #0x1
  41120c:	add	x20, x0, x20
  411210:	mov	x1, x21
  411214:	ldrb	w0, [x19], #1
  411218:	bl	401300 <putc@plt>
  41121c:	cmp	x19, x20
  411220:	b.ne	411210 <_ZdlPvm@@Base+0xad0>  // b.any
  411224:	ldr	x21, [sp, #32]
  411228:	ldp	x19, x20, [sp, #16]
  41122c:	ldp	x29, x30, [sp], #48
  411230:	ret
  411234:	stp	x29, x30, [sp, #-32]!
  411238:	mov	x29, sp
  41123c:	stp	x19, x20, [sp, #16]
  411240:	mov	x19, x8
  411244:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  411248:	add	x20, x20, #0x108
  41124c:	mov	w2, w0
  411250:	adrp	x1, 411000 <_ZdlPvm@@Base+0x8c0>
  411254:	add	x1, x1, #0x4f8
  411258:	mov	x0, x20
  41125c:	bl	401380 <sprintf@plt>
  411260:	mov	x1, x20
  411264:	mov	x0, x19
  411268:	bl	410908 <_ZdlPvm@@Base+0x1c8>
  41126c:	mov	x0, x19
  411270:	ldp	x19, x20, [sp, #16]
  411274:	ldp	x29, x30, [sp], #32
  411278:	ret
  41127c:	stp	x29, x30, [sp, #-32]!
  411280:	mov	x29, sp
  411284:	str	x19, [sp, #16]
  411288:	mov	x19, x0
  41128c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  411290:	ldr	x0, [x0, #136]
  411294:	cbz	x0, 4112a4 <_ZdlPvm@@Base+0xb64>
  411298:	mov	x1, x19
  41129c:	bl	401470 <strcmp@plt>
  4112a0:	cbz	w0, 4112b4 <_ZdlPvm@@Base+0xb74>
  4112a4:	mov	x0, x19
  4112a8:	bl	4112cc <_ZdlPvm@@Base+0xb8c>
  4112ac:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4112b0:	str	x0, [x1, #136]
  4112b4:	ldr	x19, [sp, #16]
  4112b8:	ldp	x29, x30, [sp], #32
  4112bc:	ret
  4112c0:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e40>
  4112c4:	str	w0, [x1, #252]
  4112c8:	ret
  4112cc:	stp	x29, x30, [sp, #-32]!
  4112d0:	mov	x29, sp
  4112d4:	stp	x19, x20, [sp, #16]
  4112d8:	mov	x19, x0
  4112dc:	cbz	x0, 411308 <_ZdlPvm@@Base+0xbc8>
  4112e0:	bl	4012e0 <strlen@plt>
  4112e4:	add	x0, x0, #0x1
  4112e8:	bl	401490 <malloc@plt>
  4112ec:	mov	x20, x0
  4112f0:	mov	x1, x19
  4112f4:	bl	401370 <strcpy@plt>
  4112f8:	mov	x0, x20
  4112fc:	ldp	x19, x20, [sp, #16]
  411300:	ldp	x29, x30, [sp], #32
  411304:	ret
  411308:	mov	x20, x0
  41130c:	b	4112f8 <_ZdlPvm@@Base+0xbb8>
  411310:	stp	x29, x30, [sp, #-64]!
  411314:	mov	x29, sp
  411318:	stp	x19, x20, [sp, #16]
  41131c:	adrp	x20, 429000 <_ZdlPvm@@Base+0x188c0>
  411320:	add	x20, x20, #0xd10
  411324:	stp	x21, x22, [sp, #32]
  411328:	adrp	x21, 429000 <_ZdlPvm@@Base+0x188c0>
  41132c:	add	x21, x21, #0xcd8
  411330:	sub	x20, x20, x21
  411334:	mov	w22, w0
  411338:	stp	x23, x24, [sp, #48]
  41133c:	mov	x23, x1
  411340:	mov	x24, x2
  411344:	bl	401248 <_Znam@plt-0x38>
  411348:	cmp	xzr, x20, asr #3
  41134c:	b.eq	411378 <_ZdlPvm@@Base+0xc38>  // b.none
  411350:	asr	x20, x20, #3
  411354:	mov	x19, #0x0                   	// #0
  411358:	ldr	x3, [x21, x19, lsl #3]
  41135c:	mov	x2, x24
  411360:	add	x19, x19, #0x1
  411364:	mov	x1, x23
  411368:	mov	w0, w22
  41136c:	blr	x3
  411370:	cmp	x20, x19
  411374:	b.ne	411358 <_ZdlPvm@@Base+0xc18>  // b.any
  411378:	ldp	x19, x20, [sp, #16]
  41137c:	ldp	x21, x22, [sp, #32]
  411380:	ldp	x23, x24, [sp, #48]
  411384:	ldp	x29, x30, [sp], #64
  411388:	ret
  41138c:	nop
  411390:	ret

Disassembly of section .fini:

0000000000411394 <.fini>:
  411394:	stp	x29, x30, [sp, #-16]!
  411398:	mov	x29, sp
  41139c:	ldp	x29, x30, [sp], #16
  4113a0:	ret
