

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR'
================================================================
* Date:           Thu May  8 10:10:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |       12|  2087412|  48.000 ns|  8.350 ms|   12|  2087412|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2  |        8|     1928|  32.000 ns|  7.712 us|    8|  1928|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_585_1  |       11|  2087411|  11 ~ 1931|          -|          -|  1 ~ 1081|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     143|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    2298|    2196|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      89|    -|
|Register         |        -|     -|     400|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    2698|    2428|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2  |        0|   0|  2298|  2196|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |        0|   0|  2298|  2196|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                      Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_val_V_U    |DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    |lineBuffer_val_V_1_U  |DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    +----------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                  |        8|  0|   0|    0|  3842|   60|     2|       115260|
    +----------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln585_fu_242_p2     |         +|   0|  0|  18|          11|           1|
    |loopHeight_fu_222_p2    |         +|   0|  0|  18|          11|           1|
    |out_y_i_fu_336_p2       |         +|   0|  0|  19|          12|           2|
    |y_4_fu_265_p2           |         +|   0|  0|  18|          11|           1|
    |cmp202_i_fu_325_p2      |      icmp|   0|  0|  11|          11|           1|
    |cmp58_i_fu_320_p2       |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln585_fu_260_p2    |      icmp|   0|  0|  11|          11|          11|
    |red_i_fu_357_p2         |      icmp|   0|  0|  12|          15|          15|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |empty_127_fu_363_p3     |    select|   0|  0|   3|           1|           1|
    |empty_128_fu_372_p3     |    select|   0|  0|   3|           1|           3|
    |out_y_cast_i_fu_342_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_351_p2         |       xor|   0|  0|  15|          15|          15|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 143|         112|          65|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bayerPhase_c9_blk_n  |   9|          2|    1|          2|
    |bayerPhase_c_blk_n   |   9|          2|    1|          2|
    |imgG_read            |   9|          2|    1|          2|
    |imgRB_write          |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |y_fu_74              |   9|          2|   11|         22|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  89|         19|   18|         39|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln585_reg_504                                                    |  11|   0|   11|          0|
    |ap_CS_fsm                                                            |   4|   0|    4|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |cmp202_i_reg_602                                                     |   1|   0|    1|          0|
    |cmp58_i_reg_597                                                      |   1|   0|    1|          0|
    |empty_126_reg_592                                                    |   1|   0|    1|          0|
    |empty_127_reg_622                                                    |   1|   0|    2|          1|
    |empty_128_reg_627                                                    |   1|   0|    2|          1|
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_488                                                   |  11|   0|   11|          0|
    |out_y_i_reg_607                                                      |  12|   0|   12|          0|
    |p_0_0_01072_222972316_lcssa2353_i_fu_134                             |  10|   0|   10|          0|
    |p_0_0_01072_222972316_lcssa2353_i_load_reg_587                       |  10|   0|   10|          0|
    |p_0_0_01073_222952314_lcssa2351_i_fu_130                             |  10|   0|   10|          0|
    |p_0_0_01073_222952314_lcssa2351_i_load_reg_582                       |  10|   0|   10|          0|
    |p_0_0_01074_222932312_lcssa2349_i_fu_126                             |  10|   0|   10|          0|
    |p_0_0_01074_222932312_lcssa2349_i_load_reg_577                       |  10|   0|   10|          0|
    |p_0_0_0_0_010382303_lcssa2337_i_fu_102                               |  10|   0|   10|          0|
    |p_0_0_0_0_010382303_lcssa2337_i_load_reg_547                         |  10|   0|   10|          0|
    |p_0_0_0_0_010752214_lcssa2266_i_fu_78                                |  10|   0|   10|          0|
    |p_0_0_0_0_010752214_lcssa2266_i_load_reg_517                         |  10|   0|   10|          0|
    |p_0_0_0_0_01075_22244_lcssa2278_i_fu_90                              |  10|   0|   10|          0|
    |p_0_0_0_0_01075_22244_lcssa2278_i_load_reg_532                       |  10|   0|   10|          0|
    |p_0_1_0_0_010392305_lcssa2339_i_fu_106                               |  10|   0|   10|          0|
    |p_0_1_0_0_010392305_lcssa2339_i_load_reg_552                         |  10|   0|   10|          0|
    |p_0_1_0_0_010762217_lcssa2268_i_fu_82                                |  10|   0|   10|          0|
    |p_0_1_0_0_010762217_lcssa2268_i_load_reg_522                         |  10|   0|   10|          0|
    |p_0_1_0_0_01076_22247_lcssa2280_i_fu_94                              |  10|   0|   10|          0|
    |p_0_1_0_0_01076_22247_lcssa2280_i_load_reg_537                       |  10|   0|   10|          0|
    |p_0_2_0_0_010402307_lcssa2341_i_fu_110                               |  10|   0|   10|          0|
    |p_0_2_0_0_010402307_lcssa2341_i_load_reg_557                         |  10|   0|   10|          0|
    |p_0_2_0_0_010772220_lcssa2270_i_fu_86                                |  10|   0|   10|          0|
    |p_0_2_0_0_010772220_lcssa2270_i_load_reg_527                         |  10|   0|   10|          0|
    |p_0_2_0_0_01077_22250_lcssa2282_i_fu_98                              |  10|   0|   10|          0|
    |p_0_2_0_0_01077_22250_lcssa2282_i_load_reg_542                       |  10|   0|   10|          0|
    |p_lcssa23092343_i_fu_114                                             |  10|   0|   10|          0|
    |p_lcssa23092343_i_load_reg_562                                       |  10|   0|   10|          0|
    |p_lcssa23102345_i_fu_118                                             |  10|   0|   10|          0|
    |p_lcssa23102345_i_load_reg_567                                       |  10|   0|   10|          0|
    |p_lcssa23112347_i_fu_122                                             |  10|   0|   10|          0|
    |p_lcssa23112347_i_load_reg_572                                       |  10|   0|   10|          0|
    |red_i_reg_617                                                        |   1|   0|    1|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |trunc_ln577_1_i_reg_498                                              |  15|   0|   15|          0|
    |x_phase_reg_493                                                      |   1|   0|    1|          0|
    |xor_i_reg_612                                                        |  15|   0|   15|          0|
    |y_fu_74                                                              |  11|   0|   11|          0|
    |zext_ln585_reg_509                                                   |  11|   0|   12|          1|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 400|   0|  403|          3|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|imgG_dout                     |   in|   30|     ap_fifo|               imgG|       pointer|
|imgG_num_data_valid           |   in|    2|     ap_fifo|               imgG|       pointer|
|imgG_fifo_cap                 |   in|    2|     ap_fifo|               imgG|       pointer|
|imgG_empty_n                  |   in|    1|     ap_fifo|               imgG|       pointer|
|imgG_read                     |  out|    1|     ap_fifo|               imgG|       pointer|
|imgRB_din                     |  out|   30|     ap_fifo|              imgRB|       pointer|
|imgRB_num_data_valid          |   in|    2|     ap_fifo|              imgRB|       pointer|
|imgRB_fifo_cap                |   in|    2|     ap_fifo|              imgRB|       pointer|
|imgRB_full_n                  |   in|    1|     ap_fifo|              imgRB|       pointer|
|imgRB_write                   |  out|    1|     ap_fifo|              imgRB|       pointer|
|height                        |   in|   11|   ap_stable|             height|        scalar|
|width                         |   in|   11|   ap_stable|              width|        scalar|
|bayerPhase_c9_dout            |   in|   16|     ap_fifo|      bayerPhase_c9|       pointer|
|bayerPhase_c9_num_data_valid  |   in|    2|     ap_fifo|      bayerPhase_c9|       pointer|
|bayerPhase_c9_fifo_cap        |   in|    2|     ap_fifo|      bayerPhase_c9|       pointer|
|bayerPhase_c9_empty_n         |   in|    1|     ap_fifo|      bayerPhase_c9|       pointer|
|bayerPhase_c9_read            |  out|    1|     ap_fifo|      bayerPhase_c9|       pointer|
|bayerPhase_c_din              |  out|   16|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid   |   in|    2|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap         |   in|    2|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_full_n           |   in|    1|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_write            |  out|    1|     ap_fifo|       bayerPhase_c|       pointer|
+------------------------------+-----+-----+------------+-------------------+--------------+

