Warning (10268): Verilog HDL information at deserialiser.v(10): always construct contains both blocking and non-blocking assignments File: G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/deserialiser.v Line: 10
Warning (10268): Verilog HDL information at descrambler.v(61): always construct contains both blocking and non-blocking assignments File: G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/descrambler.v Line: 61
Warning (10268): Verilog HDL information at decode_10_to_8.v(502): always construct contains both blocking and non-blocking assignments File: G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v Line: 502
