Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 15:20:08 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.251        0.000                      0                  394        0.150        0.000                      0                  394        3.000        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
datapath/video/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                   {0.000 20.000}     40.000          25.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/video/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        33.981        0.000                      0                   60        0.212        0.000                      0                   60       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    37.845        0.000                       0                     3  
sys_clk_pin                                  5.251        0.000                      0                  334        0.150        0.000                      0                  334        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/video/clk_wiz_0/inst/clk_in1
  To Clock:  datapath/video/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.273ns (25.329%)  route 3.753ns (74.671%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 41.374 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.004     6.795    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.649    41.374    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
                         clock pessimism              0.089    41.463    
                         clock uncertainty           -0.164    41.300    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.524    40.776    datapath/video/vga/Column_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.273ns (25.329%)  route 3.753ns (74.671%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 41.374 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.004     6.795    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.649    41.374    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism              0.089    41.463    
                         clock uncertainty           -0.164    41.300    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.524    40.776    datapath/video/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             34.083ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.273ns (25.841%)  route 3.653ns (74.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.801     5.642    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__2/O
                         net (fo=10, routed)          0.930     6.696    datapath/video/vga/Row_Counter/processQ[9]_i_1__2_n_0
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X18Y106        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 34.083    

Slack (MET) :             34.083ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.273ns (25.841%)  route 3.653ns (74.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.801     5.642    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__2/O
                         net (fo=10, routed)          0.930     6.696    datapath/video/vga/Row_Counter/processQ[9]_i_1__2_n_0
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X18Y106        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 34.083    

Slack (MET) :             34.083ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.273ns (25.841%)  route 3.653ns (74.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.801     5.642    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__2/O
                         net (fo=10, routed)          0.930     6.696    datapath/video/vga/Row_Counter/processQ[9]_i_1__2_n_0
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X18Y106        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 34.083    

Slack (MET) :             34.083ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.273ns (25.841%)  route 3.653ns (74.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.801     5.642    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__2/O
                         net (fo=10, routed)          0.930     6.696    datapath/video/vga/Row_Counter/processQ[9]_i_1__2_n_0
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X18Y106        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 34.083    

Slack (MET) :             34.145ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.273ns (26.047%)  route 3.614ns (73.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.375 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.866     6.657    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.650    41.375    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
                         clock pessimism              0.114    41.489    
                         clock uncertainty           -0.164    41.326    
    SLICE_X18Y110        FDRE (Setup_fdre_C_R)       -0.524    40.802    datapath/video/vga/Column_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.802    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 34.145    

Slack (MET) :             34.145ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.273ns (26.047%)  route 3.614ns (73.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.375 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.866     6.657    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.650    41.375    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism              0.114    41.489    
                         clock uncertainty           -0.164    41.326    
    SLICE_X18Y110        FDRE (Setup_fdre_C_R)       -0.524    40.802    datapath/video/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.802    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 34.145    

Slack (MET) :             34.145ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.273ns (26.047%)  route 3.614ns (73.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.375 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.866     6.657    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.650    41.375    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.114    41.489    
                         clock uncertainty           -0.164    41.326    
    SLICE_X18Y110        FDRE (Setup_fdre_C_R)       -0.524    40.802    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         40.802    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 34.145    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.273ns (26.862%)  route 3.466ns (73.138%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.375 - 39.725 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.769     1.769    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.478     2.247 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          1.248     3.496    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y109        LUT5 (Prop_lut5_I3_O)        0.323     3.819 f  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.674     4.493    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.348     4.841 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.826     5.667    datapath/video/vga/Column_Counter/processQ_reg[5]_1
    SLICE_X19Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.791 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.718     6.509    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.650    41.375    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y109        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[4]/C
                         clock pessimism              0.089    41.464    
                         clock uncertainty           -0.164    41.301    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.524    40.777    datapath/video/vga/Column_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                 34.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.148     0.771 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=10, routed)          0.087     0.858    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.098     0.956 r  datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.956    datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     0.896    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.121     0.744    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.031%)  route 0.171ns (44.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y106        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=19, routed)          0.171     0.959    datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X18Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.004 r  datapath/video/vga/Row_Counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     1.004    datapath/video/vga/Row_Counter/p_0_in[5]
    SLICE_X18Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.257     0.641    
    SLICE_X18Y105        FDRE (Hold_fdre_C_D)         0.121     0.762    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.503%)  route 0.125ns (35.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.128     0.752 r  datapath/video/vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=11, routed)          0.125     0.877    datapath/video/vga/Column_Counter/processQ_reg[8]_0[1]
    SLICE_X19Y108        LUT6 (Prop_lut6_I5_O)        0.099     0.976 r  datapath/video/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000     0.976    datapath/video/vga/Column_Counter/p_0_in__0[9]
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X19Y108        FDRE (Hold_fdre_C_D)         0.092     0.716    datapath/video/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=12, routed)          0.202     0.966    datapath/video/vga/Column_Counter/processQ_reg[8]_0[0]
    SLICE_X19Y108        LUT5 (Prop_lut5_I4_O)        0.042     1.008 r  datapath/video/vga/Column_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.008    datapath/video/vga/Column_Counter/p_0_in__0[8]
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X19Y108        FDRE (Hold_fdre_C_D)         0.107     0.731    datapath/video/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y109        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  datapath/video/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=12, routed)          0.203     0.967    datapath/video/vga/Column_Counter/column_s[6]
    SLICE_X19Y109        LUT3 (Prop_lut3_I1_O)        0.042     1.009 r  datapath/video/vga/Column_Counter/processQ[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.009    datapath/video/vga/Column_Counter/p_0_in__0[6]
    SLICE_X19Y109        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y109        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X19Y109        FDRE (Hold_fdre_C_D)         0.105     0.729    datapath/video/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.247ns (61.287%)  route 0.156ns (38.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_fdre_C_Q)         0.148     0.773 r  datapath/video/vga/Row_Counter/processQ_reg[8]/Q
                         net (fo=17, routed)          0.156     0.929    datapath/video/vga/Row_Counter/row_s[8]
    SLICE_X18Y105        LUT6 (Prop_lut6_I4_O)        0.099     1.028 r  datapath/video/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     1.028    datapath/video/vga/Row_Counter/p_0_in[9]
    SLICE_X18Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism             -0.273     0.625    
    SLICE_X18Y105        FDRE (Hold_fdre_C_D)         0.121     0.746    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  datapath/video/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=18, routed)          0.191     0.957    datapath/video/vga/Row_Counter/row_s[6]
    SLICE_X19Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  datapath/video/vga/Row_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     1.002    datapath/video/vga/Row_Counter/p_0_in[6]
    SLICE_X19Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y105        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism             -0.273     0.625    
    SLICE_X19Y105        FDRE (Hold_fdre_C_D)         0.091     0.716    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.164     0.787 f  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=11, routed)          0.198     0.985    datapath/video/vga/Column_Counter/column_s[0]
    SLICE_X18Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.030 r  datapath/video/vga/Column_Counter/processQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.030    datapath/video/vga/Column_Counter/p_0_in__0[0]
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     0.896    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.120     0.743    datapath/video/vga/Column_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=12, routed)          0.202     0.966    datapath/video/vga/Column_Counter/processQ_reg[8]_0[0]
    SLICE_X19Y108        LUT4 (Prop_lut4_I0_O)        0.045     1.011 r  datapath/video/vga/Column_Counter/processQ[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.011    datapath/video/vga/Column_Counter/p_0_in__0[7]
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X19Y108        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X19Y108        FDRE (Hold_fdre_C_D)         0.091     0.715    datapath/video/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.210ns (48.430%)  route 0.224ns (51.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=10, routed)          0.224     1.010    datapath/video/vga/Column_Counter/column_s[2]
    SLICE_X18Y110        LUT4 (Prop_lut4_I3_O)        0.046     1.056 r  datapath/video/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     1.056    datapath/video/vga/Column_Counter/p_0_in__0[3]
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     0.896    datapath/video/vga/Column_Counter/CLK
    SLICE_X18Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.131     0.754    datapath/video/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    datapath/video/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y109    datapath/video/vga/Column_Counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y105    datapath/video/vga/Row_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y111    datapath/video/vga/Column_Counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    datapath/video/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.014ns (24.202%)  route 3.176ns (75.798%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.966     9.647    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.653    15.153    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[0]/C
                         clock pessimism              0.304    15.457    
                         clock uncertainty           -0.035    15.422    
    SLICE_X10Y106        FDRE (Setup_fdre_C_R)       -0.524    14.898    datapath/NES_delay_counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.014ns (24.202%)  route 3.176ns (75.798%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.966     9.647    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.653    15.153    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[1]/C
                         clock pessimism              0.304    15.457    
                         clock uncertainty           -0.035    15.422    
    SLICE_X10Y106        FDRE (Setup_fdre_C_R)       -0.524    14.898    datapath/NES_delay_counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.014ns (24.202%)  route 3.176ns (75.798%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.966     9.647    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.653    15.153    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
                         clock pessimism              0.304    15.457    
                         clock uncertainty           -0.035    15.422    
    SLICE_X10Y106        FDRE (Setup_fdre_C_R)       -0.524    14.898    datapath/NES_delay_counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.014ns (24.202%)  route 3.176ns (75.798%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.966     9.647    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.653    15.153    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[3]/C
                         clock pessimism              0.304    15.457    
                         clock uncertainty           -0.035    15.422    
    SLICE_X10Y106        FDRE (Setup_fdre_C_R)       -0.524    14.898    datapath/NES_delay_counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.014ns (25.155%)  route 3.017ns (74.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.808     9.488    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/NES_delay_counter/clk
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[4]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    14.872    datapath/NES_delay_counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.014ns (25.155%)  route 3.017ns (74.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.808     9.488    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/NES_delay_counter/clk
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[5]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    14.872    datapath/NES_delay_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.014ns (25.155%)  route 3.017ns (74.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.808     9.488    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/NES_delay_counter/clk
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[6]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    14.872    datapath/NES_delay_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.014ns (25.155%)  route 3.017ns (74.845%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.772     5.457    datapath/NES_delay_counter/clk
    SLICE_X10Y106        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     5.975 f  datapath/NES_delay_counter/processQ_reg[2]/Q
                         net (fo=3, routed)           0.958     6.933    datapath/NES_delay_counter/processQ_reg_n_0_[2]
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.433     7.490    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.614 f  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6/O
                         net (fo=1, routed)           0.403     8.017    datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_6_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  datapath/NES_delay_counter/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.416     8.556    datapath/NES_delay_counter/processQ_reg[19]_0
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.124     8.680 r  datapath/NES_delay_counter/processQ[0]_i_1__3/O
                         net (fo=21, routed)          0.808     9.488    datapath/NES_delay_counter/processQ[0]_i_1__3_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/NES_delay_counter/clk
    SLICE_X10Y107        FDRE                                         r  datapath/NES_delay_counter/processQ_reg[7]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    14.872    datapath/NES_delay_counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.196ns (27.488%)  route 3.155ns (72.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.771     5.456    datapath/clk
    SLICE_X17Y105        FDSE                                         r  datapath/rightPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDSE (Prop_fdse_C_Q)         0.419     5.875 f  datapath/rightPaddle_reg[3]/Q
                         net (fo=21, routed)          0.912     6.787    datapath/rightPaddle[3]
    SLICE_X16Y104        LUT5 (Prop_lut5_I1_O)        0.325     7.112 f  datapath/rightPaddle[9]_i_5/O
                         net (fo=4, routed)           0.877     7.989    datapath/rightPaddle[9]_i_5_n_0
    SLICE_X15Y106        LUT4 (Prop_lut4_I0_O)        0.328     8.317 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.819     9.136    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.124     9.260 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=9, routed)           0.547     9.807    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/clk
    SLICE_X17Y104        FDRE                                         r  datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X17Y104        FDRE (Setup_fdre_C_CE)      -0.205    15.191    datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.196ns (27.488%)  route 3.155ns (72.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.771     5.456    datapath/clk
    SLICE_X17Y105        FDSE                                         r  datapath/rightPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDSE (Prop_fdse_C_Q)         0.419     5.875 f  datapath/rightPaddle_reg[3]/Q
                         net (fo=21, routed)          0.912     6.787    datapath/rightPaddle[3]
    SLICE_X16Y104        LUT5 (Prop_lut5_I1_O)        0.325     7.112 f  datapath/rightPaddle[9]_i_5/O
                         net (fo=4, routed)           0.877     7.989    datapath/rightPaddle[9]_i_5_n_0
    SLICE_X15Y106        LUT4 (Prop_lut4_I0_O)        0.328     8.317 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.819     9.136    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.124     9.260 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=9, routed)           0.547     9.807    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X17Y104        FDSE                                         r  datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.652    15.152    datapath/clk
    SLICE_X17Y104        FDSE                                         r  datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.279    15.431    
                         clock uncertainty           -0.035    15.396    
    SLICE_X17Y104        FDSE (Setup_fdse_C_CE)      -0.205    15.191    datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/NES_counter/clk
    SLICE_X9Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  datapath/NES_counter/processQ_reg[6]/Q
                         net (fo=6, routed)           0.098     1.810    datapath/NES_counter/processQ_reg_n_0_[6]
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  datapath/NES_counter/processQ[9]_i_3__1/O
                         net (fo=1, routed)           0.000     1.855    datapath/NES_counter/p_0_in__1[9]
    SLICE_X8Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/NES_counter/clk
    SLICE_X8Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[9]/C
                         clock pessimism             -0.507     1.584    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     1.705    datapath/NES_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/NES_counter/clk
    SLICE_X9Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  datapath/NES_counter/processQ_reg[6]/Q
                         net (fo=6, routed)           0.100     1.812    datapath/NES_counter/processQ_reg_n_0_[6]
    SLICE_X8Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  datapath/NES_counter/processQ[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    datapath/NES_counter/p_0_in__1[8]
    SLICE_X8Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/NES_counter/clk
    SLICE_X8Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[8]/C
                         clock pessimism             -0.507     1.584    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.120     1.704    datapath/NES_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    control_unit/NES_Controller_Left/clk
    SLICE_X13Y108        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=6, routed)           0.125     1.837    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X15Y108        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    control_unit/NES_Controller_Left/clk
    SLICE_X15Y108        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism             -0.504     1.587    
    SLICE_X15Y108        FDRE (Hold_fdre_C_D)         0.066     1.653    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.501%)  route 0.146ns (43.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/clk
    SLICE_X13Y109        FDRE                                         r  datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.712 f  datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.146     1.858    datapath/NES_wire_Right[2]
    SLICE_X14Y109        LUT1 (Prop_lut1_I0_O)        0.049     1.907 r  datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    datapath/NES_activity_Right2[2]
    SLICE_X14Y109        FDRE                                         r  datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/clk
    SLICE_X14Y109        FDRE                                         r  datapath/old_NES_Right_reg[2]/C
                         clock pessimism             -0.504     1.587    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.131     1.718    datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/NES_counter/clk
    SLICE_X8Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  datapath/NES_counter/processQ_reg[4]/Q
                         net (fo=7, routed)           0.085     1.820    datapath/NES_counter/processQ_reg_n_0_[4]
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  datapath/NES_counter/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.865    datapath/NES_counter/processQ[5]_i_1__1_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/NES_counter/clk
    SLICE_X9Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[5]/C
                         clock pessimism             -0.507     1.584    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091     1.675    datapath/NES_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.621     1.566    control_unit/NES_Controller_Right/clk
    SLICE_X17Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=2, routed)           0.124     1.831    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X16Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.893     2.086    control_unit/NES_Controller_Right/clk
    SLICE_X16Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism             -0.507     1.579    
    SLICE_X16Y114        FDRE (Hold_fdre_C_D)         0.059     1.638    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.978%)  route 0.146ns (44.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/clk
    SLICE_X13Y109        FDRE                                         r  datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.712 f  datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.146     1.858    datapath/NES_wire_Right[2]
    SLICE_X14Y109        LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  datapath/NES_activity_Right[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    datapath/NES_activity_Right[2]_i_1_n_0
    SLICE_X14Y109        FDRE                                         r  datapath/NES_activity_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/clk
    SLICE_X14Y109        FDRE                                         r  datapath/NES_activity_Right_reg[2]/C
                         clock pessimism             -0.504     1.587    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.121     1.708    datapath/NES_activity_Right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.775%)  route 0.134ns (51.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.623     1.568    control_unit/NES_Controller_Right/clk
    SLICE_X15Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.128     1.696 r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.134     1.830    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X16Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.893     2.086    control_unit/NES_Controller_Right/clk
    SLICE_X16Y114        FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism             -0.482     1.604    
    SLICE_X16Y114        FDRE (Hold_fdre_C_D)         0.010     1.614    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.460%)  route 0.178ns (48.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.626     1.571    datapath/clk
    SLICE_X13Y109        FDRE                                         r  datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.712 f  datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.178     1.890    datapath/NES_wire_Right[3]
    SLICE_X14Y109        LUT1 (Prop_lut1_I0_O)        0.048     1.938 r  datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    datapath/NES_activity_Right2[3]
    SLICE_X14Y109        FDRE                                         r  datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.898     2.091    datapath/clk
    SLICE_X14Y109        FDRE                                         r  datapath/old_NES_Right_reg[3]/C
                         clock pessimism             -0.504     1.587    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.131     1.718    datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.623     1.568    datapath/NES_counter_right/clk
    SLICE_X8Y115         FDRE                                         r  datapath/NES_counter_right/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.732 r  datapath/NES_counter_right/processQ_reg[9]/Q
                         net (fo=3, routed)           0.137     1.869    datapath/NES_counter_right/processQ_reg_n_0_[9]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.045     1.914 r  datapath/NES_counter_right/processQ[9]_i_3__2/O
                         net (fo=1, routed)           0.000     1.914    datapath/NES_counter_right/p_0_in__2[9]
    SLICE_X8Y115         FDRE                                         r  datapath/NES_counter_right/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.893     2.086    datapath/NES_counter_right/clk
    SLICE_X8Y115         FDRE                                         r  datapath/NES_counter_right/processQ_reg[9]/C
                         clock pessimism             -0.518     1.568    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121     1.689    datapath/NES_counter_right/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y107  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y114  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y107  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y107   datapath/NES_counter/processQ_reg[0]/C



