# RISC-V Processor for the Z7-20 FPGA

A performance-optimized RISC-V processor implementation targeting the Z7-20 FPGA, including intelligent power management and adaptive branch prediction along with statistics.

![1](https://img.shields.io/badge/build-passing-brightgreen.svg)

![2](https://img.shields.io/badge/license-MIT-blue.svg)

![3](https://img.shields.io/badge/ISA-RISC--V%20RV32I-orange.svg)

![4](https://img.shields.io/badge/platform-Zynq--7020-red.svg)

## 📊 Current Status
[Coming soon.]
- ✅ Register File: Complete with performance monitoring.
- ✅ Register Test-bench File: Paired with register file for verification.
- ✅ Arithmetic Logic Unit: Complete.
- ✅ Arithmetic Logic Unit Test-bench File: Complete.
- 📋 Branch Predictor: Design phase.
- 📋 Power Manager: Design phase.
- 📋 Complete Core: Planned.

## 📚 Features
[Coming soon.]
- Adaptive Confidence Branch Predictor: Custom branch prediction algorithm with confidence tracking.
- Intelligent Power Management: Predictive power gating and dynamic voltage scaling.
- Performance Monitoring: Real-time instruction and power analysis.
- Professional Implementation: Standard design practices and documentation.

## 🔬 Technical Highlights
[Will update with time.]
### Register File
- 32 registers, 32-bit each and RISC-V compliant.
- Real-time access tracking and power monitoring.
- Most-used register identification.
### ALU File
- Implemented all RISC-V RV32I arithmetic and logic operations.
- Added custom power consumption modeling (8-22 power units).
- Included comprehensive performance monitoring.
- Achieved 100% test pass rate (40/40 tests).
- Support ADD, SUB, AND, OR, XOR, SLT, SLTU, SLL, SRL, SRA.
#### Innovation Features: Real-time operation frequency tracking, power estimation per operation, most-used operation identification, and overall verification for processes.

## 📁 Repository Structure
[Coming soon.]

## Getting Started
[Build instructions coming soon.]

## Architecture
[Documentation coming soon.]

