#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564959bfb280 .scope module, "tx_rx_tb" "tx_rx_tb" 2 2;
 .timescale -9 -12;
v0x564959c1b400_0 .var "busy", 0 0;
v0x564959c1b510_0 .var "clk", 0 0;
v0x564959c1b5d0_0 .var "rst", 0 0;
v0x564959c1b6c0_0 .var "tx", 0 0;
S_0x564959bfb410 .scope module, "u_top0" "top" 2 8, 3 3 0, S_0x564959bfb280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /INPUT 1 "readyi";
    .port_info 4 /INPUT 1 "tx";
v0x564959c1ad80_0 .net "busy", 0 0, v0x564959c1b400_0;  1 drivers
v0x564959c1ae70_0 .net "clk", 0 0, v0x564959c1b510_0;  1 drivers
v0x564959c1af60_0 .net "datao", 3 0, v0x564959c1a7a0_0;  1 drivers
v0x564959c1b050_0 .net "readyi", 0 0, v0x564959c19dd0_0;  1 drivers
v0x564959c1b140_0 .net "rst", 0 0, v0x564959c1b5d0_0;  1 drivers
v0x564959c1b230_0 .net "tx", 0 0, v0x564959c1b6c0_0;  1 drivers
v0x564959c1b2d0_0 .net "valido", 0 0, v0x564959c1ac40_0;  1 drivers
S_0x564959c00690 .scope module, "u_rx1" "transreciever" 3 20, 4 1 0, S_0x564959bfb410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "readyo";
    .port_info 3 /INPUT 4 "datai";
    .port_info 4 /INPUT 1 "validi";
    .port_info 5 /INPUT 1 "busy";
v0x564959be9170_0 .net "busy", 0 0, v0x564959c1b400_0;  alias, 1 drivers
v0x564959c19c50_0 .net "clk", 0 0, v0x564959c1b510_0;  alias, 1 drivers
v0x564959c19d10_0 .net "datai", 3 0, v0x564959c1a7a0_0;  alias, 1 drivers
v0x564959c19dd0_0 .var "readyo", 0 0;
o0x7feedeb7f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564959c19e90_0 .net "rst", 0 0, o0x7feedeb7f0d8;  0 drivers
v0x564959c19fa0_0 .var "rx", 3 0;
v0x564959c1a080_0 .net "validi", 0 0, v0x564959c1ac40_0;  alias, 1 drivers
E_0x564959c04ce0 .event posedge, v0x564959c19c50_0;
S_0x564959c1a200 .scope module, "u_tx1" "transmitter" 3 14, 5 1 0, S_0x564959bfb410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx";
    .port_info 3 /INPUT 1 "readyi";
    .port_info 4 /OUTPUT 1 "valido";
    .port_info 5 /OUTPUT 4 "datao";
P_0x564959c1a400 .param/l "IDLE" 1 5 10, C4<00>;
P_0x564959c1a440 .param/l "TX" 1 5 11, C4<01>;
P_0x564959c1a480 .param/l "VALID" 1 5 12, C4<10>;
v0x564959c1a6e0_0 .net "clk", 0 0, v0x564959c1b510_0;  alias, 1 drivers
v0x564959c1a7a0_0 .var "datao", 3 0;
v0x564959c1a840_0 .var "nextstate", 1 0;
v0x564959c1a8e0_0 .net "readyi", 0 0, v0x564959c19dd0_0;  alias, 1 drivers
v0x564959c1a9b0_0 .net "rst", 0 0, v0x564959c1b5d0_0;  alias, 1 drivers
v0x564959c1aaa0_0 .var "state", 1 0;
v0x564959c1ab80_0 .net "tx", 0 0, v0x564959c1b6c0_0;  alias, 1 drivers
v0x564959c1ac40_0 .var "valido", 0 0;
E_0x564959be2a30 .event edge, v0x564959c1aaa0_0, v0x564959c1ab80_0, v0x564959c19dd0_0;
    .scope S_0x564959c1a200;
T_0 ;
    %wait E_0x564959c04ce0;
    %load/vec4 v0x564959c1a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564959c1aaa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564959c1a840_0;
    %assign/vec4 v0x564959c1aaa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564959c1a200;
T_1 ;
    %wait E_0x564959be2a30;
    %load/vec4 v0x564959c1aaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564959c1a840_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564959c1a840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564959c1ac40_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x564959c1ab80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v0x564959c1a840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564959c1ac40_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x564959c1a8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %assign/vec4 v0x564959c1a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564959c1ac40_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x564959c1a7a0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564959c00690;
T_2 ;
    %wait E_0x564959c04ce0;
    %load/vec4 v0x564959be9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564959c19dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564959c19dd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564959c00690;
T_3 ;
    %wait E_0x564959c04ce0;
    %load/vec4 v0x564959c19dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x564959c19d10_0;
    %store/vec4 v0x564959c19fa0_0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564959bfb280;
T_4 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564959c1b6c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x564959bfb280;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x564959c1b510_0;
    %inv;
    %store/vec4 v0x564959c1b510_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564959bfb280;
T_6 ;
    %vpi_call 2 54 "$dumpfile", "tx_rx.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564959bfb280 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tx_rx_tb.v";
    "tx_rx.v";
    "./rx.v";
    "./tx.v";
