<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v</a>
defines: 
time_elapsed: 2.760s
ram usage: 52376 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpstks65vj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:6</a>: No timescale set for &#34;d&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:6</a>: Compile module &#34;work@d&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:6</a>: Top level module &#34;work@d&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpstks65vj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_d
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpstks65vj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpstks65vj/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_d&#39;.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f1d280] str=&#39;\work_d&#39;
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:7</a>.0-7.0&gt; [0x2f1d4e0] str=&#39;\cos_z0&#39; output reg basic_prep port=1 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:8</a>.0-8.0&gt; [0x2f1d8c0] str=&#39;\sin_z0&#39; output reg basic_prep port=2 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:9</a>.0-9.0&gt; [0x2f1daa0] str=&#39;\done&#39; output reg basic_prep port=3 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:10</a>.0-10.0&gt; [0x2f1dc60] str=&#39;\z0&#39; input basic_prep port=4 range=[19:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:37</a>.0-37.0&gt; [0x2f1dde0] basic_prep range=[19:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:37</a>.0-37.0&gt; [0x2f1e260] bits=&#39;00000000000000000000000000010011&#39;(32) basic_prep range=[31:0] int=19
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:37</a>.0-37.0&gt; [0x2f1e450] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:11</a>.0-11.0&gt; [0x2f1e090] str=&#39;\start&#39; input basic_prep port=5 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:12</a>.0-12.0&gt; [0x2f1e670] str=&#39;\clock&#39; input basic_prep port=6 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:13</a>.0-13.0&gt; [0x2f1e7f0] str=&#39;\reset&#39; input basic_prep port=7 range=[0:0]
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1eb90]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1f390] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1f510 -&gt; 0x2f1e670] str=&#39;\clock&#39; basic_prep
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1f750] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1f890 -&gt; 0x2f1e7f0] str=&#39;\reset&#39; basic_prep
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1ee90]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:45</a>.0-45.0&gt; [0x2f1fa90]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f1fbb0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:46</a>.0-46.0&gt; [0x2f1fd50] str=&#39;\DESIGN_PROCESSOR.i&#39; basic_prep range=[4:0]
verilog-ast&gt;             AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:46</a>.0-46.0&gt; [0x2f1ffd0] basic_prep range=[4:0]
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:46</a>.0-46.0&gt; [0x2f204c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:46</a>.0-46.0&gt; [0x2f20fb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f20a30]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f21130] str=&#39;\DESIGN_PROCESSOR.state&#39;
verilog-ast&gt;             AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f21250]
verilog-ast&gt;               AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f213d0]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f21750] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f21910] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:47</a>.0-47.0&gt; [0x2f21ad0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f215b0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:48</a>.0-48.0&gt; [0x2f21c50] str=&#39;\DESIGN_PROCESSOR.dz&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f21dd0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:49</a>.0-49.0&gt; [0x2f21ef0] str=&#39;\DESIGN_PROCESSOR.dx&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f22070]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:50</a>.0-50.0&gt; [0x2f22190] str=&#39;\DESIGN_PROCESSOR.dy&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f22360]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:51</a>.0-51.0&gt; [0x2f22480] str=&#39;\DESIGN_PROCESSOR.y&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f22600]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:52</a>.0-52.0&gt; [0x2f22720] str=&#39;\DESIGN_PROCESSOR.x&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f228a0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:53</a>.0-53.0&gt; [0x2f229c0] str=&#39;\DESIGN_PROCESSOR.z&#39;
verilog-ast&gt;         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:54</a>.0-54.0&gt; [0x2f22b40]
verilog-ast&gt;           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f22c60]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:54</a>.0-54.0&gt; [0x2f22d80] str=&#39;\reset&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f22f60]
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f23080] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f258c0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-54" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:54</a>.0-54.0&gt; [0x2f231e0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:55</a>.0-55.0&gt; [0x2f23360]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:55</a>.0-55.0&gt; [0x2f23520] str=&#39;\state&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-55" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:55</a>.0-55.0&gt; [0x2f23880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-56" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:56</a>.0-56.0&gt; [0x2f23720]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-56" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:56</a>.0-56.0&gt; [0x2f23a40] str=&#39;\cos_z0&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-56" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:56</a>.0-56.0&gt; [0x2f23d60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:57</a>.0-57.0&gt; [0x2f23c20]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:57</a>.0-57.0&gt; [0x2f23f20] str=&#39;\sin_z0&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-57" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:57</a>.0-57.0&gt; [0x2f24220] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-58" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:58</a>.0-58.0&gt; [0x2f24100]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-58" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:58</a>.0-58.0&gt; [0x2f243e0] str=&#39;\done&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-58" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:58</a>.0-58.0&gt; [0x2f246e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:59</a>.0-59.0&gt; [0x2f245c0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:59</a>.0-59.0&gt; [0x2f248a0] str=&#39;\x&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-59" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:59</a>.0-59.0&gt; [0x2f24ba0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:60</a>.0-60.0&gt; [0x2f24a80]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:60</a>.0-60.0&gt; [0x2f24d60] str=&#39;\y&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-60" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:60</a>.0-60.0&gt; [0x2f25060] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-61" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:61</a>.0-61.0&gt; [0x2f24f40]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-61" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:61</a>.0-61.0&gt; [0x2f25220] str=&#39;\z&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-61" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:61</a>.0-61.0&gt; [0x2f25520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:62</a>.0-62.0&gt; [0x2f25400]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:62</a>.0-62.0&gt; [0x2f256e0] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-62" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:62</a>.0-62.0&gt; [0x2f259e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f25ba0]
verilog-ast&gt;               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f25cc0]
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f52fd0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:64</a>.0-64.0&gt; [0x2f25de0]
verilog-ast&gt;                   AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:65</a>.0-65.0&gt; [0x2f25f00]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:65</a>.0-65.0&gt; [0x2f26080] str=&#39;\state&#39;
verilog-ast&gt;                     AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-66" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:66</a>.0-66.0&gt; [0x2f262a0]
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-66" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:66</a>.0-66.0&gt; [0x2f265e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-66" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:66</a>.0-66.0&gt; [0x2f26420]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:67</a>.0-67.0&gt; [0x2f267a0]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f26920]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:67</a>.0-67.0&gt; [0x2f3b1d0] str=&#39;\start&#39;
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f3b3e0]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f3b500] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f3de00]
verilog-ast&gt;                                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-67" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:67</a>.0-67.0&gt; [0x2f3b660]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:68</a>.0-68.0&gt; [0x2f3bc90]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:68</a>.0-68.0&gt; [0x2f3c390] str=&#39;\x&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:68</a>.0-68.0&gt; [0x2f3c700] bits=&#39;00000000000000100110110111010100&#39;(32) range=[31:0] int=159188
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:69</a>.0-69.0&gt; [0x2f3c5c0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:69</a>.0-69.0&gt; [0x2f3c8c0] str=&#39;\y&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:69</a>.0-69.0&gt; [0x2f3cbe0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:70</a>.0-70.0&gt; [0x2f3caa0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:70</a>.0-70.0&gt; [0x2f3cda0] str=&#39;\z&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:70</a>.0-70.0&gt; [0x2f3cf80] str=&#39;\z0&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-71" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:71</a>.0-71.0&gt; [0x2f3d100]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-71" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:71</a>.0-71.0&gt; [0x2f3d220] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-71" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:71</a>.0-71.0&gt; [0x2f3d520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:72</a>.0-72.0&gt; [0x2f3d400]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:72</a>.0-72.0&gt; [0x2f3d6e0] str=&#39;\done&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-72" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:72</a>.0-72.0&gt; [0x2f3da00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-73" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:73</a>.0-73.0&gt; [0x2f3dbc0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-73" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:73</a>.0-73.0&gt; [0x2f3dce0] str=&#39;\state&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-73" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:73</a>.0-73.0&gt; [0x2f3dfa0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                     AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-76" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:76</a>.0-76.0&gt; [0x2f3e160]
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-76" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:76</a>.0-76.0&gt; [0x2f3e400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-76" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:76</a>.0-76.0&gt; [0x2f3e280]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3e580]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3e700] str=&#39;\dx&#39;
verilog-ast&gt;                           AST_TO_SIGNED &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3e900] str=&#39;\$signed&#39;
verilog-ast&gt;                             AST_SHIFT_SRIGHT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3ea80]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3ec60] str=&#39;\y&#39;
verilog-ast&gt;                               AST_TO_SIGNED &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3ee60] str=&#39;\$signed&#39;
verilog-ast&gt;                                 AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3f190]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3f940] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-77" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:77</a>.0-77.0&gt; [0x2f3fb30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f3fd80]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f3fea0] str=&#39;\dy&#39;
verilog-ast&gt;                           AST_TO_SIGNED &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f40080] str=&#39;\$signed&#39;
verilog-ast&gt;                             AST_SHIFT_SRIGHT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f401a0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f40320] str=&#39;\x&#39;
verilog-ast&gt;                               AST_TO_SIGNED &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f40500] str=&#39;\$signed&#39;
verilog-ast&gt;                                 AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f40640]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f40820] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-78" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:78</a>.0-78.0&gt; [0x2f409e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                         AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-79" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:79</a>.0-79.0&gt; [0x2f40c00]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-79" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:79</a>.0-79.0&gt; [0x2f40d20] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:80</a>.0-80.0&gt; [0x2f40f00]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:80</a>.0-80.0&gt; [0x2f411a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f41500]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:80</a>.0-80.0&gt; [0x2f41020]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:80</a>.0-80.0&gt; [0x2f41320] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:80</a>.0-80.0&gt; [0x2f41620] bits=&#39;00000000000000110010010000111111&#39;(32) range=[31:0] int=205887
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:81</a>.0-81.0&gt; [0x2f417c0]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:81</a>.0-81.0&gt; [0x2f41a60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f41e00]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:81</a>.0-81.0&gt; [0x2f418e0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:81</a>.0-81.0&gt; [0x2f41c00] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-81" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:81</a>.0-81.0&gt; [0x2f41f40] bits=&#39;00000000000000011101101011000110&#39;(32) range=[31:0] int=121542
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:82</a>.0-82.0&gt; [0x2f42100]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:82</a>.0-82.0&gt; [0x2f423a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f42720]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:82</a>.0-82.0&gt; [0x2f42220]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:82</a>.0-82.0&gt; [0x2f42520] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-82" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:82</a>.0-82.0&gt; [0x2f42860] bits=&#39;00000000000000001111101011011100&#39;(32) range=[31:0] int=64220
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:83</a>.0-83.0&gt; [0x2f42a20]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:83</a>.0-83.0&gt; [0x2f42cc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f43060]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:83</a>.0-83.0&gt; [0x2f42b40]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:83</a>.0-83.0&gt; [0x2f42e60] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-83" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:83</a>.0-83.0&gt; [0x2f431a0] bits=&#39;00000000000000000111111101010111&#39;(32) range=[31:0] int=32599
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:84</a>.0-84.0&gt; [0x2f433b0]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:84</a>.0-84.0&gt; [0x2f43650] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f439f0]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:84</a>.0-84.0&gt; [0x2f434d0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:84</a>.0-84.0&gt; [0x2f437f0] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-84" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:84</a>.0-84.0&gt; [0x2f43b30] bits=&#39;00000000000000000011111111101011&#39;(32) range=[31:0] int=16363
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:85</a>.0-85.0&gt; [0x2f43cf0]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:85</a>.0-85.0&gt; [0x2f43f90] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f44330]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:85</a>.0-85.0&gt; [0x2f43e10]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:85</a>.0-85.0&gt; [0x2f44130] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-85" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:85</a>.0-85.0&gt; [0x2f44470] bits=&#39;00000000000000000001111111111101&#39;(32) range=[31:0] int=8189
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:86</a>.0-86.0&gt; [0x2f44630]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:86</a>.0-86.0&gt; [0x2f448d0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f44c70]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:86</a>.0-86.0&gt; [0x2f44750]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:86</a>.0-86.0&gt; [0x2f44a70] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:86</a>.0-86.0&gt; [0x2f44db0] bits=&#39;00000000000000000001000000000000&#39;(32) range=[31:0] int=4096
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:87</a>.0-87.0&gt; [0x2f44f70]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:87</a>.0-87.0&gt; [0x2f45210] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f455b0]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:87</a>.0-87.0&gt; [0x2f45090]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:87</a>.0-87.0&gt; [0x2f453b0] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-87" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:87</a>.0-87.0&gt; [0x2f456f0] bits=&#39;00000000000000000000100000000000&#39;(32) range=[31:0] int=2048
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:88</a>.0-88.0&gt; [0x2f45940]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:88</a>.0-88.0&gt; [0x2f45be0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f45f80]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:88</a>.0-88.0&gt; [0x2f45a60]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:88</a>.0-88.0&gt; [0x2f45d80] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-88" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:88</a>.0-88.0&gt; [0x2f460c0] bits=&#39;00000000000000000000010000000000&#39;(32) range=[31:0] int=1024
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:89</a>.0-89.0&gt; [0x2f46280]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:89</a>.0-89.0&gt; [0x2f46520] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f468c0]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:89</a>.0-89.0&gt; [0x2f463a0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:89</a>.0-89.0&gt; [0x2f466c0] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-89" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:89</a>.0-89.0&gt; [0x2f46a00] bits=&#39;00000000000000000000001000000000&#39;(32) range=[31:0] int=512
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:90</a>.0-90.0&gt; [0x2f46bc0]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:90</a>.0-90.0&gt; [0x2f46e60] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f47200]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:90</a>.0-90.0&gt; [0x2f46ce0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:90</a>.0-90.0&gt; [0x2f47000] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-90" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:90</a>.0-90.0&gt; [0x2f47340] bits=&#39;00000000000000000000000100000000&#39;(32) range=[31:0] int=256
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:91</a>.0-91.0&gt; [0x2f47500]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:91</a>.0-91.0&gt; [0x2f477a0] bits=&#39;00000000000000000000000000001011&#39;(32) range=[31:0] int=11
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f47b40]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:91</a>.0-91.0&gt; [0x2f47620]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:91</a>.0-91.0&gt; [0x2f47940] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:91</a>.0-91.0&gt; [0x2f47c80] bits=&#39;00000000000000000000000010000000&#39;(32) range=[31:0] int=128
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:92</a>.0-92.0&gt; [0x2f47e40]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:92</a>.0-92.0&gt; [0x2f480e0] bits=&#39;00000000000000000000000000001100&#39;(32) range=[31:0] int=12
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f48480]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:92</a>.0-92.0&gt; [0x2f47f60]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:92</a>.0-92.0&gt; [0x2f48280] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-92" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:92</a>.0-92.0&gt; [0x2f485c0] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:93</a>.0-93.0&gt; [0x2f48780]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:93</a>.0-93.0&gt; [0x2f48a20] bits=&#39;00000000000000000000000000001101&#39;(32) range=[31:0] int=13
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f48dc0]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:93</a>.0-93.0&gt; [0x2f488a0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:93</a>.0-93.0&gt; [0x2f48bc0] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-93" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:93</a>.0-93.0&gt; [0x2f48f00] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-94" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:94</a>.0-94.0&gt; [0x2f490c0]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-94" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:94</a>.0-94.0&gt; [0x2f49360] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f49700]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-94" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:94</a>.0-94.0&gt; [0x2f491e0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-94" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:94</a>.0-94.0&gt; [0x2f49500] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-94" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:94</a>.0-94.0&gt; [0x2f49840] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:95</a>.0-95.0&gt; [0x2f49a00]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:95</a>.0-95.0&gt; [0x2f49ca0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4a040]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:95</a>.0-95.0&gt; [0x2f49b20]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:95</a>.0-95.0&gt; [0x2f49e40] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-95" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:95</a>.0-95.0&gt; [0x2f4a180] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:96</a>.0-96.0&gt; [0x2f4a450]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:96</a>.0-96.0&gt; [0x2f4a690] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4aa30]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:96</a>.0-96.0&gt; [0x2f4a570]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:96</a>.0-96.0&gt; [0x2f4a830] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-96" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:96</a>.0-96.0&gt; [0x2f4ab70] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:97</a>.0-97.0&gt; [0x2f4ad30]
verilog-ast&gt;                             AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:97</a>.0-97.0&gt; [0x2f4afd0] bits=&#39;00000000000000000000000000010001&#39;(32) range=[31:0] int=17
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4b370]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:97</a>.0-97.0&gt; [0x2f4ae50]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:97</a>.0-97.0&gt; [0x2f4b170] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:97</a>.0-97.0&gt; [0x2f4b4b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                           AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:98</a>.0-98.0&gt; [0x2f4b670]
verilog-ast&gt;                             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4b790]
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4bc30]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:98</a>.0-98.0&gt; [0x2f4b8b0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:98</a>.0-98.0&gt; [0x2f4ba30] str=&#39;\dz&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-98" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:98</a>.0-98.0&gt; [0x2f4bd70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-100" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:100</a>.0-100.0&gt; [0x2f4bf30]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4c050]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-100" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:100</a>.0-100.0&gt; [0x2f4c170]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-100" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:100</a>.0-100.0&gt; [0x2f4c2f0] str=&#39;\z&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-100" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:100</a>.0-100.0&gt; [0x2f4c5f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4c4d0]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4c770] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4e250]
verilog-ast&gt;                                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-100" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:100</a>.0-100.0&gt; [0x2f4c890]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:101</a>.0-101.0&gt; [0x2f4c9d0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:101</a>.0-101.0&gt; [0x2f4cb90] str=&#39;\x&#39;
verilog-ast&gt;                                     AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:101</a>.0-101.0&gt; [0x2f4cd90]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:101</a>.0-101.0&gt; [0x2f4cf10] str=&#39;\x&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-101" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:101</a>.0-101.0&gt; [0x2f4d110] str=&#39;\dx&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:102</a>.0-102.0&gt; [0x2f4d2b0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:102</a>.0-102.0&gt; [0x2f4d3d0] str=&#39;\y&#39;
verilog-ast&gt;                                     AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:102</a>.0-102.0&gt; [0x2f4d5b0]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:102</a>.0-102.0&gt; [0x2f4d6f0] str=&#39;\y&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-102" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:102</a>.0-102.0&gt; [0x2f4d8f0] str=&#39;\dy&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:103</a>.0-103.0&gt; [0x2f4da90]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:103</a>.0-103.0&gt; [0x2f4dbb0] str=&#39;\z&#39;
verilog-ast&gt;                                     AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:103</a>.0-103.0&gt; [0x2f4dd90]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:103</a>.0-103.0&gt; [0x2f4deb0] str=&#39;\z&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:103</a>.0-103.0&gt; [0x2f4e0b0] str=&#39;\dz&#39;
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4e370]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4e490]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f4feb0]
verilog-ast&gt;                                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:105</a>.0-105.0&gt; [0x2f4e5b0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:106</a>.0-106.0&gt; [0x2f4e6d0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:106</a>.0-106.0&gt; [0x2f4e850] str=&#39;\x&#39;
verilog-ast&gt;                                     AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:106</a>.0-106.0&gt; [0x2f4ea30]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:106</a>.0-106.0&gt; [0x2f4eb70] str=&#39;\x&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:106</a>.0-106.0&gt; [0x2f4ed70] str=&#39;\dx&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:107</a>.0-107.0&gt; [0x2f4ef10]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:107</a>.0-107.0&gt; [0x2f4f030] str=&#39;\y&#39;
verilog-ast&gt;                                     AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:107</a>.0-107.0&gt; [0x2f4f210]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:107</a>.0-107.0&gt; [0x2f4f350] str=&#39;\y&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-107" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:107</a>.0-107.0&gt; [0x2f4f550] str=&#39;\dy&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:108</a>.0-108.0&gt; [0x2f4f6f0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:108</a>.0-108.0&gt; [0x2f4f810] str=&#39;\z&#39;
verilog-ast&gt;                                     AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:108</a>.0-108.0&gt; [0x2f4f9f0]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:108</a>.0-108.0&gt; [0x2f4fb10] str=&#39;\z&#39;
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:108</a>.0-108.0&gt; [0x2f4fd10] str=&#39;\dz&#39;
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f4ffd0]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f500f0]
verilog-ast&gt;                             AST_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f50210]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f50390] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                               AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f50570]
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f50810] bits=&#39;00000000000000000000000000010011&#39;(32) range=[31:0] int=19
verilog-ast&gt;                                 AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f509b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f50690]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f50b70] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f51f90]
verilog-ast&gt;                                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-110" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:110</a>.0-110.0&gt; [0x2f50c90]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-111" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:111</a>.0-111.0&gt; [0x2f50db0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-111" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:111</a>.0-111.0&gt; [0x2f50f30] str=&#39;\cos_z0&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-111" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:111</a>.0-111.0&gt; [0x2f51130] str=&#39;\x&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-112" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:112</a>.0-112.0&gt; [0x2f512d0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-112" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:112</a>.0-112.0&gt; [0x2f513f0] str=&#39;\sin_z0&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-112" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:112</a>.0-112.0&gt; [0x2f515f0] str=&#39;\y&#39;
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-113" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:113</a>.0-113.0&gt; [0x2f51790]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-113" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:113</a>.0-113.0&gt; [0x2f518b0] str=&#39;\state&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-113" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:113</a>.0-113.0&gt; [0x2f51bf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-114" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:114</a>.0-114.0&gt; [0x2f51a90]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-114" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:114</a>.0-114.0&gt; [0x2f51db0] str=&#39;\done&#39;
verilog-ast&gt;                                     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-114" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:114</a>.0-114.0&gt; [0x2f520b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f52270]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f52390]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f52cd0]
verilog-ast&gt;                                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-116" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:116</a>.0-116.0&gt; [0x2f524b0]
verilog-ast&gt;                                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-117" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:117</a>.0-117.0&gt; [0x2f525d0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-117" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:117</a>.0-117.0&gt; [0x2f52750] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                                     AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-117" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:117</a>.0-117.0&gt; [0x2f52950]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-117" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:117</a>.0-117.0&gt; [0x2f52ad0] str=&#39;\DESIGN_PROCESSOR.i&#39;
verilog-ast&gt;                                       AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-117" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:117</a>.0-117.0&gt; [0x2f52e10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
<a href="../../../../third_party/tools/yosys/tests/simple/sincos.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/simple/sincos.v:46</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>