<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.2/css/all.min.css">
  <link rel="stylesheet" href="../../style/style.css">
  <link rel="stylesheet" href="../../style/projects.css">
  <title>Project - Development on System on Chip</title>
</head>
<body>
  <header>
    <a href="../../index.html#" class="logo">Emilly</a>

    <div class="menu-icon" id="menu-icon">
      <i class="fa fa-bars" id="hamburger-icon"></i>
      <i class="fa fa-times" id="close-icon" style="display: none;"></i>
    </div>
    
    <nav class="navbar" id="navbar">
      <a href="../../index.html#" class="active">Home</a>
      <a href="../../index.html#about-me" >About Me</a>
      <a href="../../index.html#experience" >Experience</a>
      <a href="../../index.html#projects" >Projects</a>
      <a href="../../index.html#contact" >Contact</a>
    </nav>
  </header>
    

  <section class="projects-page" id="projects-page">
    <div class="project-details">
      <h2 class="heading">Project Details</h2>

      <div class="project-description">
        <h4 class="subheading">Description</h4>  
        <h3 class="name">Image Filter Development on System on Chip</h2>
        <p>This project involves developing an image filter on a System on Chip (SoC) platform using C++ and SystemC. The project includes implementing a communication bus for efficient data transfer between SoC modules and programming a finite state machine (FSM) in Verilog to manage pixel-level filtering processes. Additionally, a custom testbench is created to generate test images and analyze waveform outputs for performance evaluation.</p>
        <ul>
          <li><span class="reference">Context:</span> Project for the course "Modélisation transactionnelle des systèmes sur puces" in the Embedded Systems and Connected Objects master's program.</li>
          <li><span class="reference">Local:</span> Institut Polytechnique de Grenoble (INP Grenoble), Grenoble, France</li>
          <li><span class="reference">Duration:</span> 4 months</li>
          <li><span class="reference">Team Size:</span> 2 people</li>
          <li><span class="reference">Timeline:</span> Sep 2024 - Dec 2024</li>
        </ul>
      </div>

 
      <div class="project-technologies">
        <h4 class="subheading">Technologies Used</h4>
        <ul>
          <li><span class="reference">Programming Languages:</span> C++, SystemC, Verilog</li>
          <li><span class="reference">Tools:</span> SystemC, MakeFile</li>
          <li><span class="reference">Concepts:</span> FSM Design, Data Bus Communication</li>
        </ul>
      </div>

      <div class="results">
        <h4 class="subheading">Tasks</h4>
        <ul>
          <li>Implementing an image filter in C++ and SystemC with a communication bus for data transfer between SoC modules.</li>
          <li>Programming a finite state machine (FSM) in Verilog to control pixel-level filtering.</li>
          <li>Developing a testbench in C++ to generate signals and analyze waveforms for filter validation.</li>
          <li>Documenting design and validation processes to support future enhancements and optimizations.</li>
        </ul>
      </div>

  </section> 
 
  
  <script src="../../src/projects.js"></script>
  <script src="../../src/script.js"></script>

</body>
</html>