Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:40:39 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/fir_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  140         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.023        0.000                      0                 1469        0.042        0.000                      0                 1469        2.225        0.000                       0                   667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.023        0.000                      0                 1469        0.042        0.000                      0                 1469        2.225        0.000                       0                   667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.317ns (44.551%)  route 1.639ns (55.449%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.961 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.986    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[29]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  2.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg_n_0
    SLICE_X44Y102        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_i_1_n_0
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y102        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X45Y91  bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91  bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91  bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C



