<profile>

<section name = "Vivado HLS Report for 'out_stream_merge'" level="0">
<item name = "Date">Sun Jun 30 19:35:11 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">yolo_conv_fp_2019_64</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.634, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 4, 4, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 522, -</column>
<column name="Register">-, -, 370, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_109">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_499">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_736">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_740">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_744">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_749">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op28_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op42_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op69_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op86_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op90_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_1_nbreadreq_fu_330_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_1_2_nbreadreq_fu_362_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_1_3_nbreadreq_fu_497_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_1_nbreadreq_fu_322_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_1_s_nbreadreq_fu_298_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_1_nbreadreq_fu_338_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_2_nbreadreq_fu_370_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_3_nbreadreq_fu_505_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_nbreadreq_fu_354_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_s_nbreadreq_fu_306_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_1_nbreadreq_fu_346_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_2_nbreadreq_fu_378_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_3_nbreadreq_fu_513_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_nbreadreq_fu_489_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_s_nbreadreq_fu_314_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_s_nbreadreq_fu_290_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772">15, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761">15, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783">15, 3, 16, 48</column>
<column name="outStream_TDATA">27, 5, 64, 320</column>
<column name="outStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outStream_TDEST">15, 3, 6, 18</column>
<column name="outStream_TID">15, 3, 5, 15</column>
<column name="outStream_TKEEP">15, 3, 8, 24</column>
<column name="outStream_TLAST">15, 3, 1, 3</column>
<column name="outStream_TSTRB">15, 3, 8, 24</column>
<column name="outStream_TUSER">15, 3, 2, 6</column>
<column name="out_stream_group_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_group_9_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_1_2_1_reg_659">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_1_2_2_reg_728">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_2_2_1_reg_670">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_2_2_2_reg_739">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_3_2_1_reg_681">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_3_2_2_reg_750">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783">16, 0, 16, 0</column>
<column name="ap_port_reg_curr_input_dest_V">6, 0, 6, 0</column>
<column name="ap_port_reg_curr_input_id_V">5, 0, 5, 0</column>
<column name="ap_port_reg_curr_input_keep_V">8, 0, 8, 0</column>
<column name="ap_port_reg_curr_input_strb_V">8, 0, 8, 0</column>
<column name="ap_port_reg_curr_input_user_V">2, 0, 2, 0</column>
<column name="ap_port_reg_last_V">1, 0, 1, 0</column>
<column name="tmp_1_1_reg_896">1, 0, 1, 0</column>
<column name="tmp_1_2_reg_912">1, 0, 1, 0</column>
<column name="tmp_1_3_reg_968">1, 0, 1, 0</column>
<column name="tmp_1_reg_892">1, 0, 1, 0</column>
<column name="tmp_1_s_reg_880">1, 0, 1, 0</column>
<column name="tmp_2_1_reg_900">1, 0, 1, 0</column>
<column name="tmp_2_2_reg_916">1, 0, 1, 0</column>
<column name="tmp_2_3_reg_972">1, 0, 1, 0</column>
<column name="tmp_2_reg_908">1, 0, 1, 0</column>
<column name="tmp_2_s_reg_884">1, 0, 1, 0</column>
<column name="tmp_3_1_reg_904">1, 0, 1, 0</column>
<column name="tmp_3_2_reg_920">1, 0, 1, 0</column>
<column name="tmp_3_3_reg_976">1, 0, 1, 0</column>
<column name="tmp_3_reg_964">1, 0, 1, 0</column>
<column name="tmp_3_s_reg_888">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_924">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_929">5, 0, 5, 0</column>
<column name="tmp_keep_V_reg_944">8, 0, 8, 0</column>
<column name="tmp_last_V_reg_995">1, 0, 1, 0</column>
<column name="tmp_s_reg_876">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_939">8, 0, 8, 0</column>
<column name="tmp_user_V_reg_934">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_0_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_1_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_2_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_3_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_4_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_5_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_6_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_7_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_8_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_9_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_10_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_11_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_12_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_13_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_14_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_15_V_V_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="outStream_TDATA_blk_n">out, 1, ap_ctrl_hs, out_stream_merge, return value</column>
<column name="out_stream_group_8_V_V_dout">in, 16, ap_fifo, out_stream_group_8_V_V, pointer</column>
<column name="out_stream_group_8_V_V_empty_n">in, 1, ap_fifo, out_stream_group_8_V_V, pointer</column>
<column name="out_stream_group_8_V_V_read">out, 1, ap_fifo, out_stream_group_8_V_V, pointer</column>
<column name="out_stream_group_13_V_V_dout">in, 16, ap_fifo, out_stream_group_13_V_V, pointer</column>
<column name="out_stream_group_13_V_V_empty_n">in, 1, ap_fifo, out_stream_group_13_V_V, pointer</column>
<column name="out_stream_group_13_V_V_read">out, 1, ap_fifo, out_stream_group_13_V_V, pointer</column>
<column name="out_stream_group_14_V_V_dout">in, 16, ap_fifo, out_stream_group_14_V_V, pointer</column>
<column name="out_stream_group_14_V_V_empty_n">in, 1, ap_fifo, out_stream_group_14_V_V, pointer</column>
<column name="out_stream_group_14_V_V_read">out, 1, ap_fifo, out_stream_group_14_V_V, pointer</column>
<column name="out_stream_group_15_V_V_dout">in, 16, ap_fifo, out_stream_group_15_V_V, pointer</column>
<column name="out_stream_group_15_V_V_empty_n">in, 1, ap_fifo, out_stream_group_15_V_V, pointer</column>
<column name="out_stream_group_15_V_V_read">out, 1, ap_fifo, out_stream_group_15_V_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_data, pointer</column>
<column name="outStream_TDATA">out, 64, axis, outStream_V_data, pointer</column>
<column name="out_stream_group_0_V_V_dout">in, 16, ap_fifo, out_stream_group_0_V_V, pointer</column>
<column name="out_stream_group_0_V_V_empty_n">in, 1, ap_fifo, out_stream_group_0_V_V, pointer</column>
<column name="out_stream_group_0_V_V_read">out, 1, ap_fifo, out_stream_group_0_V_V, pointer</column>
<column name="out_stream_group_1_V_V_dout">in, 16, ap_fifo, out_stream_group_1_V_V, pointer</column>
<column name="out_stream_group_1_V_V_empty_n">in, 1, ap_fifo, out_stream_group_1_V_V, pointer</column>
<column name="out_stream_group_1_V_V_read">out, 1, ap_fifo, out_stream_group_1_V_V, pointer</column>
<column name="out_stream_group_2_V_V_dout">in, 16, ap_fifo, out_stream_group_2_V_V, pointer</column>
<column name="out_stream_group_2_V_V_empty_n">in, 1, ap_fifo, out_stream_group_2_V_V, pointer</column>
<column name="out_stream_group_2_V_V_read">out, 1, ap_fifo, out_stream_group_2_V_V, pointer</column>
<column name="out_stream_group_3_V_V_dout">in, 16, ap_fifo, out_stream_group_3_V_V, pointer</column>
<column name="out_stream_group_3_V_V_empty_n">in, 1, ap_fifo, out_stream_group_3_V_V, pointer</column>
<column name="out_stream_group_3_V_V_read">out, 1, ap_fifo, out_stream_group_3_V_V, pointer</column>
<column name="out_stream_group_4_V_V_dout">in, 16, ap_fifo, out_stream_group_4_V_V, pointer</column>
<column name="out_stream_group_4_V_V_empty_n">in, 1, ap_fifo, out_stream_group_4_V_V, pointer</column>
<column name="out_stream_group_4_V_V_read">out, 1, ap_fifo, out_stream_group_4_V_V, pointer</column>
<column name="out_stream_group_5_V_V_dout">in, 16, ap_fifo, out_stream_group_5_V_V, pointer</column>
<column name="out_stream_group_5_V_V_empty_n">in, 1, ap_fifo, out_stream_group_5_V_V, pointer</column>
<column name="out_stream_group_5_V_V_read">out, 1, ap_fifo, out_stream_group_5_V_V, pointer</column>
<column name="out_stream_group_6_V_V_dout">in, 16, ap_fifo, out_stream_group_6_V_V, pointer</column>
<column name="out_stream_group_6_V_V_empty_n">in, 1, ap_fifo, out_stream_group_6_V_V, pointer</column>
<column name="out_stream_group_6_V_V_read">out, 1, ap_fifo, out_stream_group_6_V_V, pointer</column>
<column name="out_stream_group_7_V_V_dout">in, 16, ap_fifo, out_stream_group_7_V_V, pointer</column>
<column name="out_stream_group_7_V_V_empty_n">in, 1, ap_fifo, out_stream_group_7_V_V, pointer</column>
<column name="out_stream_group_7_V_V_read">out, 1, ap_fifo, out_stream_group_7_V_V, pointer</column>
<column name="out_stream_group_9_V_V_dout">in, 16, ap_fifo, out_stream_group_9_V_V, pointer</column>
<column name="out_stream_group_9_V_V_empty_n">in, 1, ap_fifo, out_stream_group_9_V_V, pointer</column>
<column name="out_stream_group_9_V_V_read">out, 1, ap_fifo, out_stream_group_9_V_V, pointer</column>
<column name="out_stream_group_10_V_V_dout">in, 16, ap_fifo, out_stream_group_10_V_V, pointer</column>
<column name="out_stream_group_10_V_V_empty_n">in, 1, ap_fifo, out_stream_group_10_V_V, pointer</column>
<column name="out_stream_group_10_V_V_read">out, 1, ap_fifo, out_stream_group_10_V_V, pointer</column>
<column name="out_stream_group_11_V_V_dout">in, 16, ap_fifo, out_stream_group_11_V_V, pointer</column>
<column name="out_stream_group_11_V_V_empty_n">in, 1, ap_fifo, out_stream_group_11_V_V, pointer</column>
<column name="out_stream_group_11_V_V_read">out, 1, ap_fifo, out_stream_group_11_V_V, pointer</column>
<column name="out_stream_group_12_V_V_dout">in, 16, ap_fifo, out_stream_group_12_V_V, pointer</column>
<column name="out_stream_group_12_V_V_empty_n">in, 1, ap_fifo, out_stream_group_12_V_V, pointer</column>
<column name="out_stream_group_12_V_V_read">out, 1, ap_fifo, out_stream_group_12_V_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TKEEP">out, 8, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 8, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
<column name="curr_input_keep_V">in, 8, ap_none, curr_input_keep_V, scalar</column>
<column name="curr_input_strb_V">in, 8, ap_none, curr_input_strb_V, scalar</column>
<column name="curr_input_user_V">in, 2, ap_none, curr_input_user_V, scalar</column>
<column name="curr_input_id_V">in, 5, ap_none, curr_input_id_V, scalar</column>
<column name="curr_input_dest_V">in, 6, ap_none, curr_input_dest_V, scalar</column>
<column name="last_V">in, 1, ap_none, last_V, scalar</column>
</table>
</item>
</section>
</profile>
