Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 12:37:51 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_basic_timing_summary_routed.rpt -pb text_LCD_basic_timing_summary_routed.pb -rpx text_LCD_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_basic
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=59, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 2.857ns (36.544%)  route 4.961ns (63.456%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    cnt_reg[20]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    cnt_reg[24]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.187 r  cnt_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.841     4.029    cnt_reg[28]_i_2_n_6
    SLICE_X84Y151        LUT4 (Prop_lut4_I1_O)        0.303     4.332 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           0.781     5.113    FSM_onehot_state[7]_i_18_n_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I3_O)        0.124     5.237 r  FSM_onehot_state[7]_i_6/O
                         net (fo=5, routed)           0.979     6.216    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  FSM_onehot_state[7]_i_4/O
                         net (fo=2, routed)           0.821     7.161    FSM_onehot_state[7]_i_4_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I2_O)        0.152     7.313 r  FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.506     7.818    FSM_onehot_state[7]_i_1_n_0
    SLICE_X83Y145        FDCE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 2.941ns (38.266%)  route 4.745ns (61.734%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    cnt_reg[20]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    cnt_reg[24]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.075 f  cnt_reg[28]_i_2/O[0]
                         net (fo=2, routed)           0.844     3.919    cnt_reg[28]_i_2_n_7
    SLICE_X82Y151        LUT4 (Prop_lut4_I2_O)        0.299     4.218 f  FSM_onehot_state[7]_i_21/O
                         net (fo=2, routed)           0.765     4.983    FSM_onehot_state[7]_i_21_n_0
    SLICE_X85Y150        LUT5 (Prop_lut5_I4_O)        0.150     5.133 f  FSM_onehot_state[7]_i_8/O
                         net (fo=3, routed)           1.217     6.350    FSM_onehot_state[7]_i_8_n_0
    SLICE_X81Y146        LUT5 (Prop_lut5_I4_O)        0.326     6.676 f  FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.886     7.562    FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y144        LUT4 (Prop_lut4_I2_O)        0.124     7.686 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.686    FSM_onehot_state[1]_i_1_n_0
    SLICE_X82Y144        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 2.941ns (39.743%)  route 4.459ns (60.257%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    cnt_reg[20]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    cnt_reg[24]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.075 r  cnt_reg[28]_i_2/O[0]
                         net (fo=2, routed)           0.844     3.919    cnt_reg[28]_i_2_n_7
    SLICE_X82Y151        LUT4 (Prop_lut4_I2_O)        0.299     4.218 r  FSM_onehot_state[7]_i_21/O
                         net (fo=2, routed)           0.765     4.983    FSM_onehot_state[7]_i_21_n_0
    SLICE_X85Y150        LUT5 (Prop_lut5_I4_O)        0.150     5.133 r  FSM_onehot_state[7]_i_8/O
                         net (fo=3, routed)           1.217     6.350    FSM_onehot_state[7]_i_8_n_0
    SLICE_X81Y146        LUT5 (Prop_lut5_I4_O)        0.326     6.676 r  FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.600     7.276    FSM_onehot_state[1]_i_2_n_0
    SLICE_X82Y144        LUT6 (Prop_lut6_I3_O)        0.124     7.400 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.400    FSM_onehot_state[0]_i_1_n_0
    SLICE_X82Y144        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 2.829ns (38.847%)  route 4.453ns (61.153%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    cnt_reg[20]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    cnt_reg[24]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.187 r  cnt_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.841     4.029    cnt_reg[28]_i_2_n_6
    SLICE_X84Y151        LUT4 (Prop_lut4_I1_O)        0.303     4.332 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           0.781     5.113    FSM_onehot_state[7]_i_18_n_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I3_O)        0.124     5.237 r  FSM_onehot_state[7]_i_6/O
                         net (fo=5, routed)           0.979     6.216    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  FSM_onehot_state[7]_i_4/O
                         net (fo=2, routed)           0.819     7.159    FSM_onehot_state[7]_i_4_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I3_O)        0.124     7.283 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.283    FSM_onehot_state[6]_i_1_n_0
    SLICE_X83Y145        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 2.829ns (39.009%)  route 4.423ns (60.991%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    cnt_reg[20]_i_2_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    cnt_reg[24]_i_2_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.187 r  cnt_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.841     4.029    cnt_reg[28]_i_2_n_6
    SLICE_X84Y151        LUT4 (Prop_lut4_I1_O)        0.303     4.332 r  FSM_onehot_state[7]_i_18/O
                         net (fo=1, routed)           0.781     5.113    FSM_onehot_state[7]_i_18_n_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I3_O)        0.124     5.237 r  FSM_onehot_state[7]_i_6/O
                         net (fo=5, routed)           0.978     6.215    FSM_onehot_state[7]_i_6_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.339 r  FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.789     7.128    FSM_onehot_state[4]_i_5_n_0
    SLICE_X82Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.252 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.252    FSM_onehot_state[4]_i_1_n_0
    SLICE_X82Y145        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 1.807ns (24.951%)  route 5.435ns (75.049%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[3]/Q
                         net (fo=26, routed)          1.370     1.789    cnt_reg_n_0_[3]
    SLICE_X82Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.680     2.469 r  FSM_onehot_state_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.469    FSM_onehot_state_reg[7]_i_31_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  FSM_onehot_state_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.583    FSM_onehot_state_reg[7]_i_22_n_0
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  FSM_onehot_state_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.697    FSM_onehot_state_reg[7]_i_9_n_0
    SLICE_X82Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 f  FSM_onehot_state_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.625     4.436    FSM_onehot_state_reg[7]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     4.560 r  cnt[31]_i_4/O
                         net (fo=1, routed)           0.158     4.718    cnt[31]_i_4_n_0
    SLICE_X82Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.842 r  cnt[31]_i_2/O
                         net (fo=32, routed)          1.596     6.439    cnt[31]_i_2_n_0
    SLICE_X82Y151        LUT2 (Prop_lut2_I0_O)        0.118     6.557 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.686     7.242    cnt[23]
    SLICE_X83Y151        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 2.601ns (36.077%)  route 4.609ns (63.923%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.959 r  cnt_reg[20]_i_2/O[1]
                         net (fo=3, routed)           1.152     4.112    cnt_reg[20]_i_2_n_6
    SLICE_X85Y150        LUT4 (Prop_lut4_I1_O)        0.303     4.415 r  FSM_onehot_state[5]_i_5/O
                         net (fo=1, routed)           0.816     5.231    FSM_onehot_state[5]_i_5_n_0
    SLICE_X85Y148        LUT4 (Prop_lut4_I3_O)        0.124     5.355 r  FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.793     6.147    FSM_onehot_state[5]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I2_O)        0.124     6.271 r  FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.814     7.086    FSM_onehot_state[5]_i_2_n_0
    SLICE_X81Y145        LUT3 (Prop_lut3_I1_O)        0.124     7.210 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.210    FSM_onehot_state[5]_i_1_n_0
    SLICE_X81Y145        FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 2.601ns (36.446%)  route 4.536ns (63.554%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=28, routed)          1.033     1.452    cnt_reg_n_0_[1]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.283 r  FSM_onehot_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.283    FSM_onehot_state_reg[0]_i_2_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  FSM_onehot_state_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.397    FSM_onehot_state_reg[0]_i_4_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.511 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.511    cnt_reg[12]_i_2_n_0
    SLICE_X83Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.625 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.625    cnt_reg[16]_i_2_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.959 r  cnt_reg[20]_i_2/O[1]
                         net (fo=3, routed)           1.152     4.112    cnt_reg[20]_i_2_n_6
    SLICE_X85Y150        LUT4 (Prop_lut4_I1_O)        0.303     4.415 r  FSM_onehot_state[5]_i_5/O
                         net (fo=1, routed)           0.816     5.231    FSM_onehot_state[5]_i_5_n_0
    SLICE_X85Y148        LUT4 (Prop_lut4_I3_O)        0.124     5.355 r  FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.573     5.927    FSM_onehot_state[5]_i_3_n_0
    SLICE_X82Y145        LUT6 (Prop_lut6_I2_O)        0.124     6.051 r  FSM_onehot_state[3]_i_2/O
                         net (fo=3, routed)           0.962     7.013    FSM_onehot_state[3]_i_2_n_0
    SLICE_X82Y144        LUT3 (Prop_lut3_I1_O)        0.124     7.137 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.137    FSM_onehot_state[3]_i_1_n_0
    SLICE_X82Y144        FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.047ns (56.885%)  route 3.067ns (43.115%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.067     3.585    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.114 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.114    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.595%)  route 0.168ns (47.405%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=35, routed)          0.168     0.309    cnt_reg_n_0_[0]
    SLICE_X82Y144        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    FSM_onehot_state[0]_i_1_n_0
    SLICE_X82Y144        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.179     0.320    FSM_onehot_state_reg_n_0_[6]
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    FSM_onehot_state[6]_i_1_n_0
    SLICE_X83Y145        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=15, routed)          0.180     0.321    FSM_onehot_state_reg_n_0_[5]
    SLICE_X81Y145        LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    FSM_onehot_state[5]_i_1_n_0
    SLICE_X81Y145        FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RW_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.755%)  route 0.188ns (50.245%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.188     0.329    FSM_onehot_state_reg_n_0_[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.374 r  LCD_RW_i_1/O
                         net (fo=1, routed)           0.000     0.374    LCD_RW_i_1_n_0
    SLICE_X84Y146        FDPE                                         r  LCD_RW_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.197     0.338    FSM_onehot_state_reg_n_0_[1]
    SLICE_X82Y144        LUT3 (Prop_lut3_I2_O)        0.042     0.380 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    FSM_onehot_state[2]_i_1_n_0
    SLICE_X82Y144        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.197     0.338    FSM_onehot_state_reg_n_0_[1]
    SLICE_X82Y144        LUT4 (Prop_lut4_I0_O)        0.045     0.383 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    FSM_onehot_state[1]_i_1_n_0
    SLICE_X82Y144        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.227ns (56.221%)  route 0.177ns (43.779%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.177     0.305    FSM_onehot_state_reg_n_0_[2]
    SLICE_X82Y144        LUT3 (Prop_lut3_I2_O)        0.099     0.404 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    FSM_onehot_state[3]_i_1_n_0
    SLICE_X82Y144        FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.158%)  route 0.226ns (54.842%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=35, routed)          0.226     0.367    cnt_reg_n_0_[0]
    SLICE_X83Y144        LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    cnt[0]
    SLICE_X83Y144        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.077%)  route 0.267ns (58.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=13, routed)          0.267     0.408    FSM_onehot_state_reg_n_0_[4]
    SLICE_X82Y145        LUT6 (Prop_lut6_I0_O)        0.045     0.453 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.453    FSM_onehot_state[4]_i_1_n_0
    SLICE_X82Y145        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.272ns (57.497%)  route 0.201ns (42.503%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[1]/Q
                         net (fo=28, routed)          0.150     0.278    cnt_reg_n_0_[1]
    SLICE_X85Y144        LUT6 (Prop_lut6_I5_O)        0.099     0.377 r  LCD_DATA[1]_i_2/O
                         net (fo=1, routed)           0.051     0.428    LCD_DATA[1]_i_2_n_0
    SLICE_X85Y144        LUT6 (Prop_lut6_I1_O)        0.045     0.473 r  LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.473    LCD_DATA[1]_i_1_n_0
    SLICE_X85Y144        FDCE                                         r  LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------





