// Seed: 170811125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  inout id_15;
  input id_14;
  inout id_13;
  output id_12;
  inout id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_16 = id_10;
  assign id_16 = 1'b0;
  logic id_17;
  assign id_5 = id_9;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3
    , id_17,
    output logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input logic id_9
);
  pmos (id_2, id_3);
  assign id_0 = 1;
  assign id_8['h0] = id_7;
endmodule
