module problema3#(parameter N=6)(input logic clk, rst,
						output logic [N-1:0] count);

						
always @(posedge clk, posedge rst)
	if(rst)count = 0;
	else count+=1
endmodule
