INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calvin/Documents/GitHub/WordClock/worldclock/worldclock.sim/sim_1/synth/timing/clock_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcpin
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module digits
INFO: [VRFC 10-311] analyzing module ledtimer
INFO: [VRFC 10-311] analyzing module refreshTimer
INFO: [VRFC 10-311] analyzing module secondsTimer
INFO: [VRFC 10-311] analyzing module glbl
