module four_bit_mod7_up_counter (
  input wire clk,
  input wire rst_n, // Active-low asynchronous reset
  output reg [3:0] count
);

  always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
      count <= 4'b0000;
    end else if (count == 4'b0110) begin
      count <= 4'b0000; // Wrap around to 0 at count 6
    end else begin
      count <= count + 1;
    end
  end

endmodule
