Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3b85e67a665340bdb6fbfb6364d9dadb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_I2C_Controller_behav xil_defaultlib.TB_I2C_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'i_rom_adr' has no actual or default value [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_ROM.vhd:11]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_i2c_controller in library work failed.
