Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:26:40 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.983ns (30.815%)  route 2.207ns (69.185%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 6.595 - 4.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.131ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.935ns (routing 1.026ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6093, routed)        2.206     3.157    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X133Y255       FDCE                                         r  Delay1No17_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y255       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.235 r  Delay1No17_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.276     3.511    Delay1No17_instance/Q[4]
    SLICE_X130Y256       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.634 r  Delay1No17_instance/geqOp_carry_i_14__0/O
                         net (fo=1, routed)           0.010     3.644    SumTree0_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X130Y256       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.799 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.825    SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y257       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.840 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.866    SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.918 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.404     4.322    Delay1No18_instance/CO[0]
    SLICE_X126Y258       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.457 r  Delay1No18_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.307     4.764    Delay1No17_instance/Y_reg[23]_0[0]
    SLICE_X127Y258       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.863 r  Delay1No17_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.096     4.959    Delay1No17_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X127Y258       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  Delay1No17_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.477     5.471    Delay1No18_instance/shiftVal__5[0]
    SLICE_X126Y254       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     5.523 r  Delay1No18_instance/shiftedFracY_d1[35]_i_2__0/O
                         net (fo=4, routed)           0.387     5.910    Delay1No18_instance/SumTree0_1_impl_instance/level2[12]
    SLICE_X128Y254       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     6.060 r  Delay1No18_instance/shiftedFracY_d1[27]_i_4__0/O
                         net (fo=2, routed)           0.139     6.199    Delay1No18_instance/level4__0[7]
    SLICE_X128Y253       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     6.288 r  Delay1No18_instance/shiftedFracY_d1[27]_i_1__0/O
                         net (fo=1, routed)           0.059     6.347    SumTree0_1_impl_instance/FPAddSubOp_instance/D[16]
    SLICE_X128Y253       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6093, routed)        1.935     6.595    SumTree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y253       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/C
                         clock pessimism              0.446     7.041    
                         clock uncertainty           -0.035     7.005    
    SLICE_X128Y253       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.030    SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  0.684    




