# SystemVerilog学习记录
## 双状态与四状态
* 双状态是指只有0、1两种状态
* 四状态是指除了0、1两种状态外，还有x、z共四种状态
## System Function Description
* $write()
* $display()
---
## Date Type
|define|description|
|--|--|
|bit b;||
---
## Packed array
* define: bit[3:0][7:0] bytes;
* ![image](https://user-images.githubusercontent.com/36103866/156305298-cdf111c6-e9ff-4ccb-aeac-d5647024aecd.png)

*Note:If you want to define a packed array,the size of array must be [msb:lsb][msb:lsb],not be [size]*
---
## Unpacked array

---
