# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../create_map.v" \
"../../../../../create_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
