<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o unoxt_top.twr unoxt_top.pcf

</twCmdLine><twDesign>unoxt_top.ncd</twDesign><twDesignPath>unoxt_top.ncd</twDesignPath><twPCF>unoxt_top.pcf</twPCF><twPcfPath>unoxt_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE1_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE3_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="dcm_system/clkout0"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE1_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE2_path&quot; TIG;</twConstName><twItemCnt>10890710</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>345</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_30 (SLICE_X12Y55.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.150</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.109</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.428</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi3</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>4.889</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.105</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.064</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.383</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;3&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>4.844</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.102</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.061</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.380</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp><twBEL>sys_inst/Mmux_sndamp101</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;1&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>4.919</twLogDel><twRouteDel>12.461</twRouteDel><twTotDel>17.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_31 (SLICE_X12Y55.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.150</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.109</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.428</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi3</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>4.889</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.105</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.064</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.383</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;3&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>4.844</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.102</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.061</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.380</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp><twBEL>sys_inst/Mmux_sndamp101</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;1&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>4.919</twLogDel><twRouteDel>12.461</twRouteDel><twTotDel>17.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_29 (SLICE_X12Y55.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.138</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.109</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.416</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi3</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>4.877</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.093</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.064</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.371</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;4&gt;</twComp><twBEL>sys_inst/Mmux_sndamp141</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>sys_inst/sndamp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;3&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>4.832</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>17.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.090</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.061</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.368</twTotPathDel><twClkSkew dest = "1.915" src = "2.369">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_51</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_42</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_xor&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_52</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sys_inst/Madd_n0114_Madd5</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/n0114&lt;12&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;11</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>sys_inst/n0114&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp><twBEL>sys_inst/Mmux_sndamp101</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>sys_inst/sndamp&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;1&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>4.907</twLogDel><twRouteDel>12.461</twRouteDel><twTotDel>17.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (SLICE_X14Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>0.545</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twDest><twDel>0.968</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>1.009</twTotPathDel><twClkSkew dest = "0.928" src = "0.732">-0.196</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X29Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>1.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (SLICE_X4Y29.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>0.711</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twDest><twDel>0.902</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>1.092</twTotPathDel><twClkSkew dest = "0.988" src = "0.875">-0.113</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X10Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_n043561</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twBEL></twPathDel><twLogDel>0.424</twLogDel><twRouteDel>0.668</twRouteDel><twTotDel>1.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7 (SLICE_X13Y39.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>0.625</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7</twDest><twDel>0.934</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.993</twTotPathDel><twClkSkew dest = "0.933" src = "0.833">-0.100</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X17Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.736</twRouteDel><twTotDel>0.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="39" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE3_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="40" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE4_path&quot; TIG;</twConstName><twItemCnt>247</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ENB), 2 paths
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.340</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.456</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.706</twTotPathDel><twClkSkew dest = "1.896" src = "2.262">0.366</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.877</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out251</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>6.125</twRouteDel><twTotDel>7.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.088</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.204</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.454</twTotPathDel><twClkSkew dest = "1.896" src = "2.262">0.366</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out251</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>5.873</twRouteDel><twTotDel>7.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y6.ENB), 2 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.310</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.432</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.682</twTotPathDel><twClkSkew dest = "1.902" src = "2.262">0.360</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.877</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/_n1478_inv10</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out201</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.620</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.058</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.180</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.430</twTotPathDel><twClkSkew dest = "1.902" src = "2.262">0.360</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/_n1478_inv10</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out201</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.620</twLogDel><twRouteDel>5.810</twRouteDel><twTotDel>7.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y6.ENB), 2 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.242</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.467</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "2.005" src = "2.262">0.257</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.877</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>6.136</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.990</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>7.215</twDel><twSUTime>0.250</twSUTime><twTotPathDel>7.465</twTotPathDel><twClkSkew dest = "2.005" src = "2.262">0.257</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>5.884</twRouteDel><twTotDel>7.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE4_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X14Y37.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMinDelay" ><twTotDel>0.369</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twDel>0.500</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.697</twTotPathDel><twClkSkew dest = "0.927" src = "0.867">-0.060</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X11Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out56</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (SLICE_X14Y38.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMinDelay" ><twTotDel>0.472</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twDest><twDel>0.600</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.797</twTotPathDel><twClkSkew dest = "0.924" src = "0.867">-0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X11Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out36</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>0.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X13Y40.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMinDelay" ><twTotDel>0.582</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>0.706</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.921</twTotPathDel><twClkSkew dest = "0.938" src = "0.867">-0.071</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X11Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out26</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.296296296 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /
        0.296296296 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tbcper_I" slack="64.834" period="67.500" constraintValue="67.500" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout4_buf/I0" logResource="dcm_system/clkout4_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dcm_system/clkout3"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tcp" slack="66.101" period="67.500" constraintValue="67.500" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_uart_ff_3/CLK" logResource="sys_inst/Mshreg_clk_uart_ff_2/CLK" locationPin="SLICE_X34Y41.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twConstName><twItemCnt>19351184</twItemCnt><twErrCntSetup>108</twErrCntSetup><twErrCntEndPt>108</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19758</twEndPtCnt><twPathErrCnt>5719</twPathErrCnt><twMinPer>23.510</twMinPer></twConstHead><twPathRptBanner iPaths="1111" iCriticalPaths="141" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2 (RAMB16_X2Y16.DIA0), 1111 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.755</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twTotPathDel>11.137</twTotPathDel><twClkSkew dest = "1.895" src = "2.259">0.364</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.DIA0</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>sys_inst/data_bus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twBEL></twPathDel><twLogDel>3.309</twLogDel><twRouteDel>7.828</twRouteDel><twTotDel>11.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.705</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twTotPathDel>11.087</twTotPathDel><twClkSkew dest = "1.895" src = "2.259">0.364</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.DIA0</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>sys_inst/data_bus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twBEL></twPathDel><twLogDel>3.309</twLogDel><twRouteDel>7.778</twRouteDel><twTotDel>11.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.704</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twTotPathDel>11.086</twTotPathDel><twClkSkew dest = "1.895" src = "2.259">0.364</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.DIA0</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>sys_inst/data_bus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2</twBEL></twPathDel><twLogDel>3.309</twLogDel><twRouteDel>7.777</twRouteDel><twTotDel>11.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1427" iCriticalPaths="198" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1 (RAMB16_X2Y14.DIA0), 1427 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.562</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twTotPathDel>10.940</twTotPathDel><twClkSkew dest = "1.891" src = "2.259">0.368</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>7.684</twRouteDel><twTotDel>10.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.512</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twTotPathDel>10.890</twTotPathDel><twClkSkew dest = "1.891" src = "2.259">0.368</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>7.634</twRouteDel><twTotDel>10.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.511</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twTotPathDel>10.889</twTotPathDel><twClkSkew dest = "1.891" src = "2.259">0.368</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>sys_inst/data_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>7.633</twRouteDel><twTotDel>10.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1254" iCriticalPaths="117" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAMB16_X2Y18.DIA1), 1254 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.379</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.754</twTotPathDel><twClkSkew dest = "1.888" src = "2.259">0.371</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>2.914</twLogDel><twRouteDel>7.840</twRouteDel><twTotDel>10.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.329</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.704</twTotPathDel><twClkSkew dest = "1.888" src = "2.259">0.371</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>2.914</twLogDel><twRouteDel>7.790</twRouteDel><twTotDel>10.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.328</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.703</twTotPathDel><twClkSkew dest = "1.888" src = "2.259">0.371</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>2.914</twLogDel><twRouteDel>7.789</twRouteDel><twTotDel>10.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4 (SLICE_X18Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">sys_inst/cpu_address_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "0.860" src = "0.768">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp><twBEL>sys_inst/cpu_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>sys_inst/cpu_address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address151</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X16Y30.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">sys_inst/cpu_address_14</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twTotPathDel>0.514</twTotPathDel><twClkSkew dest = "0.921" src = "0.849">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_14</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/cpu_address&lt;15&gt;</twComp><twBEL>sys_inst/cpu_address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.126</twDelInfo><twComp>sys_inst/cpu_address&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.126</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9 (SLICE_X19Y26.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="FF">sys_inst/cpu_address_9</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "0.860" src = "0.768">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_9</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp><twBEL>sys_inst/cpu_address_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>sys_inst/cpu_address&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address201</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y10.CLKB" clockNet="clk_50"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="clk_50"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y12.CLKB" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /         0.071428571 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /
        0.071428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="277.334" period="280.000" constraintValue="280.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout5_buf/I0" logResource="dcm_system/clkout5_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_system/clkout4"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="278.601" period="280.000" constraintValue="280.000" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_opl2_ff_3/CLK" logResource="sys_inst/Mshreg_clk_opl2_ff_2/CLK" locationPin="SLICE_X26Y38.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;</twConstName><twItemCnt>205230</twItemCnt><twErrCntSetup>96</twErrCntSetup><twErrCntEndPt>96</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3292</twEndPtCnt><twPathErrCnt>4577</twPathErrCnt><twMinPer>11.330</twMinPer></twConstHead><twPathRptBanner iPaths="1101" iCriticalPaths="145" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_14 (SLICE_X52Y49.DX), 1101 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.330</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.219</twTotPathDel><twClkSkew dest = "0.408" src = "0.401">-0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.454</twLogDel><twRouteDel>6.765</twRouteDel><twTotDel>11.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.325</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.212</twTotPathDel><twClkSkew dest = "0.408" src = "0.403">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.672</twLogDel><twRouteDel>6.540</twRouteDel><twTotDel>11.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.209</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twTotPathDel>11.089</twTotPathDel><twClkSkew dest = "0.408" src = "0.410">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;14&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_14</twBEL></twPathDel><twLogDel>4.448</twLogDel><twRouteDel>6.641</twRouteDel><twTotDel>11.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1101" iCriticalPaths="144" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_r2_14 (SLICE_X41Y52.AX), 1101 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.296</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twTotPathDel>11.114</twTotPathDel><twClkSkew dest = "0.337" src = "0.401">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r2_14</twBEL></twPathDel><twLogDel>4.454</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>11.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.291</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twTotPathDel>11.107</twTotPathDel><twClkSkew dest = "0.337" src = "0.403">0.066</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r2_14</twBEL></twPathDel><twLogDel>4.672</twLogDel><twRouteDel>6.435</twRouteDel><twTotDel>11.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.175</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twTotPathDel>10.984</twTotPathDel><twClkSkew dest = "0.337" src = "0.410">0.073</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r2_14</twBEL></twPathDel><twLogDel>4.448</twLogDel><twRouteDel>6.536</twRouteDel><twTotDel>10.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1101" iCriticalPaths="144" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_r3_14 (SLICE_X51Y54.CX), 1101 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.288</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twTotPathDel>11.163</twTotPathDel><twClkSkew dest = "0.394" src = "0.401">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r3_14</twBEL></twPathDel><twLogDel>4.454</twLogDel><twRouteDel>6.709</twRouteDel><twTotDel>11.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.283</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twTotPathDel>11.156</twTotPathDel><twClkSkew dest = "0.394" src = "0.403">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r3_14</twBEL></twPathDel><twLogDel>4.672</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>11.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.167</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twTotPathDel>11.033</twTotPathDel><twClkSkew dest = "0.394" src = "0.410">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r3_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp><twBEL>sys_inst/B1/EU_CORE/mux16_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux16_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;13&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045763</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>sys_inst/B1/EU_CORE/Mmux_n045762</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045765</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r3&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r3_14</twBEL></twPathDel><twLogDel>4.448</twLogDel><twRouteDel>6.585</twRouteDel><twTotDel>11.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7 (SLICE_X46Y59.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_rm_7</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7</twDest><twTotPathDel>0.287</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_rm_7</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X47Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_rm&lt;3&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_rm_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_rm&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_rm_d2&lt;4&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.014</twRouteDel><twTotDel>0.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>95.1</twPctLog><twPctRoute>4.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8 (SLICE_X46Y60.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_es_8</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.042" src = "0.041">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_es_8</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X47Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_es&lt;11&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_es_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_es&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_es_d2&lt;10&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15 (SLICE_X50Y59.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_register_reg_15</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_register_reg_15</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X51Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_reg&lt;15&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_register_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_reg&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_register_reg_d2&lt;12&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="clk_100"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="clk_100"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;</twConstName><twItemCnt>36798</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1332</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.037</twMinPer></twConstHead><twPathRptBanner iPaths="1047" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X22Y56.D2), 1047 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.963</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.844</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.502</twLogDel><twRouteDel>15.342</twRouteDel><twTotDel>18.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.160</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.647</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.242</twLogDel><twRouteDel>15.405</twRouteDel><twTotDel>18.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.181</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.626</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.424</twLogDel><twRouteDel>15.202</twRouteDel><twTotDel>18.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X22Y56.D4), 1070 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.038</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.769</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.502</twLogDel><twRouteDel>15.267</twRouteDel><twTotDel>18.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.235</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.572</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.242</twLogDel><twRouteDel>15.330</twRouteDel><twTotDel>18.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.256</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>18.551</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.424</twLogDel><twRouteDel>15.127</twRouteDel><twTotDel>18.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1047" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X22Y56.D2), 1047 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.102</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>18.705</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.363</twLogDel><twRouteDel>15.342</twRouteDel><twTotDel>18.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.299</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>18.508</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N535</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.103</twLogDel><twRouteDel>15.405</twRouteDel><twTotDel>18.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.320</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>18.487</twTotPathDel><twClkSkew dest = "0.539" src = "0.584">0.045</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X20Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N851</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>15.202</twRouteDel><twTotDel>18.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X14Y46.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.050" src = "0.048">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X15Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (SLICE_X14Y46.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew dest = "0.050" src = "0.037">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X15Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>-23.4</twPctLog><twPctRoute>123.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (SLICE_X14Y46.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew dest = "0.050" src = "0.037">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X15Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>-23.4</twPctLog><twPctRoute>123.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="150"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" locationPin="RAMB16_X2Y4.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="152" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" locationPin="RAMB16_X2Y6.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="clk_28_571"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="154"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="23.510" errors="0" errorRollup="204" items="0" itemsRollup="19593212"/><twConstRollup name="TS_dcm_system_clkout3" fullName="TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.296296296 HIGH 50%;" type="child" depth="1" requirement="67.500" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout1" fullName="TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="23.510" actualRollup="N/A" errors="108" errorRollup="0" items="19351184" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout4" fullName="TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /         0.071428571 HIGH 50%;" type="child" depth="1" requirement="280.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout0" fullName="TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="11.330" actualRollup="N/A" errors="96" errorRollup="0" items="205230" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout2" fullName="TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;" type="child" depth="1" requirement="35.000" prefType="period" actual="19.037" actualRollup="N/A" errors="0" errorRollup="0" items="36798" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="155">2</twUnmetConstCnt><twDataSheet anchorID="156" twNameLen="15"><twClk2SUList anchorID="157" twDestWidth="10"><twDest>clock_50_i</twDest><twClk2SU><twSrc>clock_50_i</twSrc><twRiseRise>19.608</twRiseRise><twFallRise>8.663</twFallRise><twRiseFall>2.264</twRiseFall><twFallFall>5.792</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="158"><twErrCnt>204</twErrCnt><twScore>109157</twScore><twSetupScore>109157</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30484169</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>34871</twConnCnt></twConstCov><twStats anchorID="159"><twMinPer>23.510</twMinPer><twFootnote number="1" /><twMaxFreq>42.535</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Mar 04 20:44:32 2023 </twTimestamp></twFoot><twClientInfo anchorID="160"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4761 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
