Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Wed Nov 20 20:10:40 2024
| Host         : LAPTOP-DWAYNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.167        0.000                      0                   12        0.227        0.000                      0                   12        3.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.167        0.000                      0                   12        0.227        0.000                      0                   12        3.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.642ns (28.242%)  route 1.631ns (71.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           1.025     7.498    freq_count_reg[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     8.229    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    13.396    freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.642ns (28.242%)  route 1.631ns (71.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           1.025     7.498    freq_count_reg[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     8.229    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    13.396    freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.642ns (28.242%)  route 1.631ns (71.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           1.025     7.498    freq_count_reg[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     8.229    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    13.396    freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.642ns (28.242%)  route 1.631ns (71.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           1.025     7.498    freq_count_reg[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     8.229    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    13.396    freq_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.642ns (28.242%)  route 1.631ns (71.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           1.025     7.498    freq_count_reg[3]
    SLICE_X112Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     8.229    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    13.396    freq_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 duty_threshold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_active_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.704ns (31.064%)  route 1.562ns (68.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.860     5.958    CLK_IBUF_BUFG
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.456     6.414 r  duty_threshold_reg[1]/Q
                         net (fo=1, routed)           0.943     7.357    duty_threshold[1]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.124     7.481 r  pwm_active_i_2/O
                         net (fo=1, routed)           0.619     8.100    pwm_active_i_2_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I4_O)        0.124     8.224 r  pwm_active_i_1/O
                         net (fo=1, routed)           0.000     8.224    pwm_active_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.681    13.469    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/C
                         clock pessimism              0.464    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)        0.031    13.928    pwm_active_reg
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.773ns (41.868%)  route 1.073ns (58.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.478     6.434 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           1.073     7.507    freq_count_reg[2]
    SLICE_X112Y84        LUT4 (Prop_lut4_I2_O)        0.295     7.802 r  freq_count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.802    p_0_in__0[3]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.081    14.001    freq_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.795ns (42.371%)  route 1.081ns (57.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.478     6.434 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           1.081     7.515    freq_count_reg[2]
    SLICE_X112Y84        LUT3 (Prop_lut3_I2_O)        0.317     7.832 r  freq_count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.832    freq_count[2]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.118    14.038    freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.801ns (42.736%)  route 1.073ns (57.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.478     6.434 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           1.073     7.507    freq_count_reg[2]
    SLICE_X112Y84        LUT5 (Prop_lut5_I0_O)        0.323     7.830 r  freq_count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.830    p_0_in__0[4]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.118    14.038    freq_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 freq_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.642ns (39.044%)  route 1.002ns (60.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.858     5.956    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  freq_count_reg[1]/Q
                         net (fo=6, routed)           1.002     7.476    freq_count_reg[1]
    SLICE_X112Y84        LUT2 (Prop_lut2_I1_O)        0.124     7.600 r  freq_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.600    p_0_in__0[1]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680    13.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C
                         clock pessimism              0.488    13.956    
                         clock uncertainty           -0.035    13.920    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.077    13.997    freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_active_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.605%)  route 0.125ns (37.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 f  freq_count_reg[3]/Q
                         net (fo=4, routed)           0.125     2.031    freq_count_reg[3]
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.045     2.076 r  pwm_active_i_1/O
                         net (fo=1, routed)           0.000     2.076    pwm_active_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/C
                         clock pessimism             -0.512     1.757    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.092     1.849    pwm_active_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           0.164     2.070    freq_count_reg[3]
    SLICE_X112Y84        LUT5 (Prop_lut5_I3_O)        0.048     2.118 r  freq_count[4]_i_2/O
                         net (fo=1, routed)           0.000     2.118    p_0_in__0[4]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.131     1.873    freq_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 freq_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  freq_count_reg[3]/Q
                         net (fo=4, routed)           0.164     2.070    freq_count_reg[3]
    SLICE_X112Y84        LUT4 (Prop_lut4_I3_O)        0.045     2.115 r  freq_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    p_0_in__0[3]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.121     1.863    freq_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 f  freq_count_reg[0]/Q
                         net (fo=7, routed)           0.244     2.150    freq_count_reg[0]
    SLICE_X112Y84        LUT1 (Prop_lut1_I0_O)        0.045     2.195 r  freq_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.195    freq_count[0]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.121     1.863    freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 pwm_active_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.064%)  route 0.328ns (69.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  pwm_active_reg/Q
                         net (fo=1, routed)           0.328     2.211    pwm_active
    SLICE_X112Y85        FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  P_reg/C
                         clock pessimism             -0.514     1.755    
    SLICE_X112Y85        FDRE (Hold_fdre_C_D)         0.059     1.814    P_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.208ns (39.106%)  route 0.324ns (60.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  freq_count_reg[0]/Q
                         net (fo=7, routed)           0.324     2.230    freq_count_reg[0]
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.044     2.274 r  freq_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.274    freq_count[2]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.131     1.873    freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.220%)  route 0.324ns (60.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  freq_count_reg[0]/Q
                         net (fo=7, routed)           0.324     2.230    freq_count_reg[0]
    SLICE_X112Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.275 r  freq_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.275    p_0_in__0[1]
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.120     1.862    freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.052%)  route 0.384ns (60.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           0.177     2.067    freq_count_reg[2]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.098     2.165 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     2.372    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_R)         0.009     1.751    freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.052%)  route 0.384ns (60.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           0.177     2.067    freq_count_reg[2]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.098     2.165 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     2.372    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_R)         0.009     1.751    freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 freq_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.052%)  route 0.384ns (60.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  freq_count_reg[2]/Q
                         net (fo=5, routed)           0.177     2.067    freq_count_reg[2]
    SLICE_X112Y85        LUT6 (Prop_lut6_I3_O)        0.098     2.165 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     2.372    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X112Y84        FDRE (Hold_fdre_C_R)         0.009     1.751    freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   P_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y88   duty_threshold_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y86   duty_threshold_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y86   duty_threshold_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   duty_threshold_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   duty_threshold_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   freq_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   freq_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   freq_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   P_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   duty_threshold_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   duty_threshold_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   duty_threshold_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   duty_threshold_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   P_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   duty_threshold_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   duty_threshold_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   duty_threshold_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   duty_threshold_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   duty_threshold_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 4.099ns (64.296%)  route 2.276ns (35.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.860     5.958    CLK_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     6.476 r  P_reg/Q
                         net (fo=1, routed)           2.276     8.752    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.333 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    12.333    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.445ns (70.971%)  route 0.591ns (29.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.632     1.742    CLK_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  P_reg/Q
                         net (fo=1, routed)           0.591     2.497    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.779 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.022ns  (logic 3.359ns (41.866%)  route 4.664ns (58.134%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  DUTY_IBUF[0]_inst/O
                         net (fo=7, routed)           2.061     3.528    DUTY_IBUF[0]
    SLICE_X113Y88        LUT4 (Prop_lut4_I2_O)        0.154     3.682 r  duty_threshold[4]_i_4/O
                         net (fo=1, routed)           0.588     4.270    duty_threshold[4]_i_4_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.707     4.977 r  duty_threshold_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.977    duty_threshold_reg[4]_i_2_n_0
    SLICE_X112Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.196 r  duty_threshold_reg[4]_i_3/O[0]
                         net (fo=16, routed)          1.582     6.778    duty_threshold1[7]
    SLICE_X111Y86        LUT6 (Prop_lut6_I2_O)        0.295     7.073 r  duty_threshold[1]_i_6/O
                         net (fo=1, routed)           0.000     7.073    duty_threshold[1]_i_6_n_0
    SLICE_X111Y86        MUXF7 (Prop_muxf7_I1_O)      0.217     7.290 r  duty_threshold_reg[1]_i_4/O
                         net (fo=1, routed)           0.433     7.723    duty_threshold_reg[1]_i_4_n_0
    SLICE_X111Y86        LUT6 (Prop_lut6_I5_O)        0.299     8.022 r  duty_threshold[1]_i_1/O
                         net (fo=1, routed)           0.000     8.022    p_0_in[1]
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.681     5.469    CLK_IBUF_BUFG
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[1]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.910ns  (logic 2.942ns (37.189%)  route 4.968ns (62.811%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  DUTY_IBUF[0]_inst/O
                         net (fo=7, routed)           2.061     3.528    DUTY_IBUF[0]
    SLICE_X113Y88        LUT4 (Prop_lut4_I2_O)        0.154     3.682 r  duty_threshold[4]_i_4/O
                         net (fo=1, routed)           0.588     4.270    duty_threshold[4]_i_4_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.707     4.977 r  duty_threshold_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.977    duty_threshold_reg[4]_i_2_n_0
    SLICE_X112Y89        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.134 r  duty_threshold_reg[4]_i_3/CO[1]
                         net (fo=16, routed)          1.528     6.662    duty_threshold_reg[4]_i_3_n_2
    SLICE_X112Y86        LUT6 (Prop_lut6_I2_O)        0.332     6.994 r  duty_threshold[2]_i_3/O
                         net (fo=1, routed)           0.792     7.786    duty_threshold[2]_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     7.910 r  duty_threshold[2]_i_1/O
                         net (fo=1, routed)           0.000     7.910    p_0_in[2]
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.681     5.469    CLK_IBUF_BUFG
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.521ns  (logic 3.334ns (44.325%)  route 4.187ns (55.675%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  DUTY_IBUF[0]_inst/O
                         net (fo=7, routed)           2.061     3.528    DUTY_IBUF[0]
    SLICE_X113Y88        LUT4 (Prop_lut4_I2_O)        0.154     3.682 r  duty_threshold[4]_i_4/O
                         net (fo=1, routed)           0.588     4.270    duty_threshold[4]_i_4_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.707     4.977 r  duty_threshold_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.977    duty_threshold_reg[4]_i_2_n_0
    SLICE_X112Y89        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.134 r  duty_threshold_reg[4]_i_3/CO[1]
                         net (fo=16, routed)          0.879     6.013    duty_threshold_reg[4]_i_3_n_2
    SLICE_X110Y88        LUT6 (Prop_lut6_I5_O)        0.332     6.345 r  duty_threshold[0]_i_13/O
                         net (fo=1, routed)           0.000     6.345    duty_threshold[0]_i_13_n_0
    SLICE_X110Y88        MUXF7 (Prop_muxf7_I1_O)      0.217     6.562 r  duty_threshold_reg[0]_i_5/O
                         net (fo=1, routed)           0.659     7.222    duty_threshold_reg[0]_i_5_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.299     7.521 r  duty_threshold[0]_i_1/O
                         net (fo=1, routed)           0.000     7.521    p_0_in[0]
    SLICE_X111Y88        FDRE                                         r  duty_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X111Y88        FDRE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 2.843ns (40.872%)  route 4.112ns (59.128%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  DUTY_IBUF[0]_inst/O
                         net (fo=7, routed)           2.061     3.528    DUTY_IBUF[0]
    SLICE_X113Y88        LUT4 (Prop_lut4_I2_O)        0.154     3.682 r  duty_threshold[4]_i_4/O
                         net (fo=1, routed)           0.588     4.270    duty_threshold[4]_i_4_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.707     4.977 r  duty_threshold_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.977    duty_threshold_reg[4]_i_2_n_0
    SLICE_X112Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.196 r  duty_threshold_reg[4]_i_3/O[0]
                         net (fo=16, routed)          1.464     6.660    duty_threshold1[7]
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.295     6.955 r  duty_threshold[3]_i_1/O
                         net (fo=1, routed)           0.000     6.955    p_0_in[3]
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.681     5.469    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[3]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 2.843ns (40.878%)  route 4.111ns (59.122%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  DUTY_IBUF[0]_inst/O
                         net (fo=7, routed)           2.061     3.528    DUTY_IBUF[0]
    SLICE_X113Y88        LUT4 (Prop_lut4_I2_O)        0.154     3.682 r  duty_threshold[4]_i_4/O
                         net (fo=1, routed)           0.588     4.270    duty_threshold[4]_i_4_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.707     4.977 r  duty_threshold_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.977    duty_threshold_reg[4]_i_2_n_0
    SLICE_X112Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.196 r  duty_threshold_reg[4]_i_3/O[0]
                         net (fo=16, routed)          1.463     6.659    duty_threshold1[7]
    SLICE_X113Y85        LUT5 (Prop_lut5_I1_O)        0.295     6.954 r  duty_threshold[4]_i_1/O
                         net (fo=1, routed)           0.000     6.954    p_0_in[4]
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.681     5.469    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[4]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.737ns (33.417%)  route 3.461ns (66.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=1, routed)           2.338     3.826    EN_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  P_i_1/O
                         net (fo=3, routed)           0.517     4.467    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.124     4.591 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     5.198    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680     5.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.737ns (33.417%)  route 3.461ns (66.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=1, routed)           2.338     3.826    EN_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  P_i_1/O
                         net (fo=3, routed)           0.517     4.467    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.124     4.591 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     5.198    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680     5.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.737ns (33.417%)  route 3.461ns (66.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=1, routed)           2.338     3.826    EN_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  P_i_1/O
                         net (fo=3, routed)           0.517     4.467    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.124     4.591 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     5.198    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680     5.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            freq_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.737ns (33.417%)  route 3.461ns (66.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=1, routed)           2.338     3.826    EN_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  P_i_1/O
                         net (fo=3, routed)           0.517     4.467    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.124     4.591 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     5.198    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680     5.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[3]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            freq_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.737ns (33.417%)  route 3.461ns (66.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=1, routed)           2.338     3.826    EN_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  P_i_1/O
                         net (fo=3, routed)           0.517     4.467    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.124     4.591 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.607     5.198    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.680     5.468    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.344ns (39.619%)  route 0.524ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=12, routed)          0.524     0.823    DUTY_IBUF[2]
    SLICE_X111Y86        LUT5 (Prop_lut5_I3_O)        0.045     0.868 r  duty_threshold[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    p_0_in[2]
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.344ns (39.574%)  route 0.525ns (60.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=12, routed)          0.525     0.824    DUTY_IBUF[2]
    SLICE_X111Y86        LUT6 (Prop_lut6_I2_O)        0.045     0.869 r  duty_threshold[1]_i_1/O
                         net (fo=1, routed)           0.000     0.869    p_0_in[1]
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X111Y86        FDRE                                         r  duty_threshold_reg[1]/C

Slack:                    inf
  Source:                 DUTY[1]
                            (input port)
  Destination:            duty_threshold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.293ns (26.641%)  route 0.806ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  DUTY[1] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  DUTY_IBUF[1]_inst/O
                         net (fo=7, routed)           0.806     1.053    DUTY_IBUF[1]
    SLICE_X111Y88        LUT6 (Prop_lut6_I4_O)        0.045     1.098 r  duty_threshold[0]_i_1/O
                         net (fo=1, routed)           0.000     1.098    p_0_in[0]
    SLICE_X111Y88        FDRE                                         r  duty_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X111Y88        FDRE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pwm_active_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.342ns (27.408%)  route 0.907ns (72.592%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.066    RST_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     1.111 f  P_i_1/O
                         net (fo=3, routed)           0.094     1.205    P_i_1_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  pwm_active_i_1/O
                         net (fo=1, routed)           0.000     1.250    pwm_active_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  pwm_active_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.297ns (22.737%)  route 1.011ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.066    RST_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  P_i_1/O
                         net (fo=3, routed)           0.198     1.308    P_i_1_n_0
    SLICE_X112Y85        FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  P_reg/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.519ns (38.683%)  route 0.822ns (61.317%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=12, routed)          0.551     0.850    DUTY_IBUF[2]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.959 r  duty_threshold_reg[4]_i_2/O[3]
                         net (fo=16, routed)          0.272     1.230    duty_threshold1[6]
    SLICE_X113Y85        LUT5 (Prop_lut5_I2_O)        0.111     1.341 r  duty_threshold[4]_i_1/O
                         net (fo=1, routed)           0.000     1.341    p_0_in[4]
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[4]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.519ns (36.187%)  route 0.915ns (63.813%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=12, routed)          0.551     0.850    DUTY_IBUF[2]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.959 r  duty_threshold_reg[4]_i_2/O[3]
                         net (fo=16, routed)          0.364     1.323    duty_threshold1[6]
    SLICE_X113Y85        LUT6 (Prop_lut6_I3_O)        0.111     1.434 r  duty_threshold[3]_i_1/O
                         net (fo=1, routed)           0.000     1.434    p_0_in[3]
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.903     2.270    CLK_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  duty_threshold_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.342ns (22.025%)  route 1.212ns (77.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.066    RST_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  P_i_1/O
                         net (fo=3, routed)           0.193     1.303    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     1.555    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.342ns (22.025%)  route 1.212ns (77.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.066    RST_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  P_i_1/O
                         net (fo=3, routed)           0.193     1.303    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     1.555    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.342ns (22.025%)  route 1.212ns (77.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.066    RST_IBUF
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  P_i_1/O
                         net (fo=3, routed)           0.193     1.303    P_i_1_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  freq_count[4]_i_1/O
                         net (fo=5, routed)           0.207     1.555    freq_count[4]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.902     2.269    CLK_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  freq_count_reg[2]/C





