Info: Starting: Create simulation model
Info: qsys-generate "G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys\simulation" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading quartus/ddr3_qsys.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 17.1]
Progress: Parameterizing module clk_100
Progress: Adding ddr3_controller [altera_mem_if_ddr3_emif 17.1]
Progress: Parameterizing module ddr3_controller
Progress: Adding mem_clk_50 [clock_source 17.1]
Progress: Parameterizing module mem_clk_50
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding reset_afi_clk [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_afi_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ddr3_qsys.ddr3_controller.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ddr3_qsys.ddr3_controller: ddr3_controller.pll_sharing must be exported, or connected to a matching conduit.
Info: ddr3_qsys: Generating ddr3_qsys "ddr3_qsys" for SIM_VERILOG
Info: ddr3_controller: "ddr3_qsys" instantiated altera_mem_if_ddr3_emif "ddr3_controller"
Info: mm_clock_crossing_bridge_0: "ddr3_qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ddr3_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "ddr3_qsys" instantiated altera_reset_controller "rst_controller"
Info: pll0: "ddr3_controller" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating altgpio
Info: p0: "ddr3_controller" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "ddr3_controller" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "ddr3_controller" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "ddr3_controller" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: mm_clock_crossing_bridge_1_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_clock_crossing_bridge_1_m0_translator"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_master_translator.sv
Info: ddr3_controller_avl_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ddr3_controller_avl_translator"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_slave_translator.sv
Info: mm_clock_crossing_bridge_1_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_clock_crossing_bridge_1_m0_agent"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_master_agent.sv
Info: ddr3_controller_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ddr3_controller_avl_agent"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: ddr3_controller_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ddr3_controller_avl_agent_rsp_fifo"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ddr3_controller_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ddr3_controller_avl_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_merlin_arbitrator.sv
Info: agent_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "agent_pipeline"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ddr3_qsys: Done "ddr3_qsys" with 27 modules, 135 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys\ddr3_qsys.spd" --output-directory="G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys\ddr3_qsys.spd --output-directory=G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys.qsys" --block-symbol-file --output-directory="G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading quartus/ddr3_qsys.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 17.1]
Progress: Parameterizing module clk_100
Progress: Adding ddr3_controller [altera_mem_if_ddr3_emif 17.1]
Progress: Parameterizing module ddr3_controller
Progress: Adding mem_clk_50 [clock_source 17.1]
Progress: Parameterizing module mem_clk_50
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding reset_afi_clk [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_afi_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ddr3_qsys.ddr3_controller.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ddr3_qsys.ddr3_controller: ddr3_controller.pll_sharing must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys.qsys" --synthesis=VERILOG --output-directory="G:\Pat\DDCamp\Contest Update\Contest2\Contest2\quartus\ddr3_qsys\synthesis" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading quartus/ddr3_qsys.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 17.1]
Progress: Parameterizing module clk_100
Progress: Adding ddr3_controller [altera_mem_if_ddr3_emif 17.1]
Progress: Parameterizing module ddr3_controller
Progress: Adding mem_clk_50 [clock_source 17.1]
Progress: Parameterizing module mem_clk_50
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding reset_afi_clk [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_afi_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ddr3_qsys.ddr3_controller.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ddr3_qsys.ddr3_controller: ddr3_controller.pll_sharing must be exported, or connected to a matching conduit.
Info: ddr3_qsys: Generating ddr3_qsys "ddr3_qsys" for QUARTUS_SYNTH
Info: ddr3_controller: "ddr3_qsys" instantiated altera_mem_if_ddr3_emif "ddr3_controller"
Info: mm_clock_crossing_bridge_0: "ddr3_qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ddr3_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "ddr3_qsys" instantiated altera_reset_controller "rst_controller"
Info: pll0: "ddr3_controller" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating altgpio
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the ddr3_qsys_ddr3_controller_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "ddr3_controller" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "ddr3_controller" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "ddr3_controller" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "ddr3_controller" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: mm_clock_crossing_bridge_1_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_clock_crossing_bridge_1_m0_translator"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv
Info: ddr3_controller_avl_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ddr3_controller_avl_translator"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
Info: mm_clock_crossing_bridge_1_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_clock_crossing_bridge_1_m0_agent"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv
Info: ddr3_controller_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ddr3_controller_avl_agent"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: ddr3_controller_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ddr3_controller_avl_agent_rsp_fifo"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ddr3_controller_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ddr3_controller_avl_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: agent_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "agent_pipeline"
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file G:/Pat/DDCamp/Contest Update/Contest2/Contest2/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ddr3_qsys: Done "ddr3_qsys" with 27 modules, 144 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
