============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:10 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1172 ps) Setup Check with Pin regFile/RC_CG_HIER_INST16/RC_CGIC_INST/CK->E
          Group: cg_enable_group_clk
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     116                  
       Uncertainty:-     200                  
     Required Time:=    2184                  
      Launch Clock:-       0                  
         Data Path:-    1012                  
             Slack:=    1172                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK                       -       -     R     (arrival)      202    -     0     -       0 
  ALUFF/q_reg[66]/Q                        -       CK->Q F     DFFHQX1          4 10.1   262   327     327 
  regFile/g17835/Y                         -       B->Y  F     OR2X6            3  5.2    55   236     563 
  regFile/g17824/Y                         -       B->Y  F     OR2X4            5  9.2    94   185     748 
  regFile/g17755/Y                         -       B->Y  F     OR2X2            2  4.1    79   191     939 
  regFile/g17717/Y                         -       A->Y  R     INVX1            1  1.8    58    74    1012 
  regFile/RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1012 
#----------------------------------------------------------------------------------------------------------

