<stg><name>reg<unsigned short>1</name>


<trans_list>

<trans id="10" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:0 %d_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %d, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2 %specpipeline_ln224 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln224"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:3 %speclatency_ln225 = speclatency void @_ssdm_op_SpecLatency, i64 1, i64 1, void @empty_48

]]></Node>
<StgValue><ssdm name="speclatency_ln225"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="12">
<![CDATA[
entry:4 %ret_ln227 = ret i12 %d_read

]]></Node>
<StgValue><ssdm name="ret_ln227"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="d" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="13" from="_ssdm_op_Read.ap_auto.i12" to="d_read" fromId="12" toId="3">
</dataflow>
<dataflow id="14" from="d" to="d_read" fromId="11" toId="3">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="15" toId="4">
</dataflow>
<dataflow id="17" from="d" to="specstablecontent_ln0" fromId="11" toId="4">
</dataflow>
<dataflow id="19" from="StgValue_18" to="specstablecontent_ln0" fromId="18" toId="4">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecPipeline" to="specpipeline_ln224" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="StgValue_22" to="specpipeline_ln224" fromId="22" toId="5">
</dataflow>
<dataflow id="25" from="StgValue_24" to="specpipeline_ln224" fromId="24" toId="5">
</dataflow>
<dataflow id="26" from="StgValue_24" to="specpipeline_ln224" fromId="24" toId="5">
</dataflow>
<dataflow id="27" from="StgValue_24" to="specpipeline_ln224" fromId="24" toId="5">
</dataflow>
<dataflow id="29" from="empty_48" to="specpipeline_ln224" fromId="28" toId="5">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecLatency" to="speclatency_ln225" fromId="30" toId="6">
</dataflow>
<dataflow id="33" from="StgValue_32" to="speclatency_ln225" fromId="32" toId="6">
</dataflow>
<dataflow id="34" from="StgValue_32" to="speclatency_ln225" fromId="32" toId="6">
</dataflow>
<dataflow id="35" from="empty_48" to="speclatency_ln225" fromId="28" toId="6">
</dataflow>
<dataflow id="36" from="d_read" to="ret_ln227" fromId="3" toId="7">
</dataflow>
</dataflows>


</stg>
