<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a72" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_mac">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="a" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="b" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="c" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_mac">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="a" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="b" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="c" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_vck190_base_202310_1" xd:componentRef="xilinx_vck190_base_202310_1" xd:clockId="2"/>
  <cf:comp cf:name="mac_1" xd:componentRef="mac" xd:clockId="2"/>
  <cf:instance cf:name="hwinst_mac_1" cf:blockName="hwblk_mac" cf:compName="mac_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="a" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="b" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="c" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x34"/>
  </cf:instance>
  <cf:instance cf:name="swinst_mac_1" cf:blockName="swblk_mac" cf:compName="xilinx_vck190_base_202310_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="icn_ctrl_1_M06_AXI"/>
    <cf:portMap cf:blockPort="a" cf:compPort="noc_ddr4_S00_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="b" cf:compPort="noc_ddr4_S00_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="c" cf:compPort="noc_ddr4_S00_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="size" cf:compPort="icn_ctrl_1_M06_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_mac_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_mac_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_vck190_base_202310_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mac_1" cf:srcPort="a" cf:dstInst="hwinst_mac_1" cf:dstPort="a">
    <cf:dataMover cf:compName="mac_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mac_1" cf:srcPort="b" cf:dstInst="hwinst_mac_1" cf:dstPort="b">
    <cf:dataMover cf:compName="mac_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mac_1" cf:srcPort="c" cf:dstInst="hwinst_mac_1" cf:dstPort="c">
    <cf:dataMover cf:compName="mac_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mac_1" cf:srcPort="size" cf:dstInst="hwinst_mac_1" cf:dstPort="size">
    <cf:dataMover cf:compName="xilinx_vck190_base_202310_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
