\hypertarget{union__hw__mcm__etbrl}{}\section{\+\_\+hw\+\_\+mcm\+\_\+etbrl Union Reference}
\label{union__hw__mcm__etbrl}\index{\+\_\+hw\+\_\+mcm\+\_\+etbrl@{\+\_\+hw\+\_\+mcm\+\_\+etbrl}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+RL -\/ E\+TB Reload register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__etbrl_a7f898da0a68c1506926c00c6aa68da60}{}\label{union__hw__mcm__etbrl_a7f898da0a68c1506926c00c6aa68da60}

\item 
struct \hyperlink{struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbrl\+::\+\_\+hw\+\_\+mcm\+\_\+etbrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__etbrl_a833de11317e51d250cec362d50460523}{}\label{union__hw__mcm__etbrl_a833de11317e51d250cec362d50460523}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+RL -\/ E\+TB Reload register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
