|fpga_top
INA[0] => ADC[0].DATAIN
INA[1] => ADC[1].DATAIN
INA[2] => ADC[2].DATAIN
INA[3] => ADC[3].DATAIN
INA[4] => ADC[4].DATAIN
INA[5] => ADC[5].DATAIN
INA[6] => ADC[6].DATAIN
INA[7] => ADC[7].DATAIN
INA[8] => ADC[8].DATAIN
INA[9] => ADC[9].DATAIN
INA[10] => ADC[10].DATAIN
INA[11] => ADC[11].DATAIN
INA[12] => ADC[12].DATAIN
INA[13] => ADC[13].DATAIN
INA[14] => ADC[14].DATAIN
INA[15] => ADC[15].DATAIN
FX2CLK => FX2CLK~0.IN3
IFCLK => IFCLK~0.IN2
CLKA => CLKA~0.IN6
CLK4 => ~NO_FANOUT~
CLK5 => ~NO_FANOUT~
DDC0_CLK <= FX2CLK~0.DB_MAX_OUTPUT_PORT_TYPE
DDC0_A_B <= <VCC>
DDC0_DIN[0] <= <GND>
DDC0_DIN[1] <= <GND>
DDC0_DIN[2] <= <GND>
DDC0_DIN[3] <= <GND>
DDC0_DIN[4] <= <GND>
DDC0_DIN[5] <= <GND>
DDC0_DIN[6] <= <GND>
DDC0_DIN[7] <= <GND>
DDC0_DIN[8] <= <GND>
DDC0_DIN[9] <= <GND>
DDC0_DIN[10] <= <GND>
DDC0_DIN[11] <= <GND>
DDC0_DIN[12] <= <GND>
DDC0_DIN[13] <= <GND>
DDC0_DIN[14] <= <GND>
DDC0_DIN[15] <= <GND>
DDC0_DOUT[0] => ~NO_FANOUT~
DDC0_DOUT[1] => ~NO_FANOUT~
DDC0_DOUT[2] => ~NO_FANOUT~
DDC0_DOUT[3] => ~NO_FANOUT~
DDC0_DOUT[4] => ~NO_FANOUT~
DDC0_DOUT[5] => ~NO_FANOUT~
DDC0_DOUT[6] => ~NO_FANOUT~
DDC0_DOUT[7] => ~NO_FANOUT~
DDC0_DOUT[8] => ~NO_FANOUT~
DDC0_DOUT[9] => ~NO_FANOUT~
DDC0_DOUT[10] => ~NO_FANOUT~
DDC0_DOUT[11] => ~NO_FANOUT~
DDC0_DOUT[12] => ~NO_FANOUT~
DDC0_DOUT[13] => ~NO_FANOUT~
DDC0_DOUT[14] => ~NO_FANOUT~
DDC0_DOUT[15] => ~NO_FANOUT~
DDC0_DVOUT => ~NO_FANOUT~
DDC0_IQOUT => ~NO_FANOUT~
DDC0_A_B_OUT => ~NO_FANOUT~
DDC0_DTACK_RDY => ~NO_FANOUT~
DDC1_CLK <= FX2CLK~0.DB_MAX_OUTPUT_PORT_TYPE
DDC1_A_B <= <VCC>
DDC1_DIN[0] <= <GND>
DDC1_DIN[1] <= <GND>
DDC1_DIN[2] <= <GND>
DDC1_DIN[3] <= <GND>
DDC1_DIN[4] <= <GND>
DDC1_DIN[5] <= <GND>
DDC1_DIN[6] <= <GND>
DDC1_DIN[7] <= <GND>
DDC1_DIN[8] <= <GND>
DDC1_DIN[9] <= <GND>
DDC1_DIN[10] <= <GND>
DDC1_DIN[11] <= <GND>
DDC1_DIN[12] <= <GND>
DDC1_DIN[13] <= <GND>
DDC1_DIN[14] <= <GND>
DDC1_DIN[15] <= <GND>
DDC1_DOUT[0] => ~NO_FANOUT~
DDC1_DOUT[1] => ~NO_FANOUT~
DDC1_DOUT[2] => ~NO_FANOUT~
DDC1_DOUT[3] => ~NO_FANOUT~
DDC1_DOUT[4] => ~NO_FANOUT~
DDC1_DOUT[5] => ~NO_FANOUT~
DDC1_DOUT[6] => ~NO_FANOUT~
DDC1_DOUT[7] => ~NO_FANOUT~
DDC1_DOUT[8] => ~NO_FANOUT~
DDC1_DOUT[9] => ~NO_FANOUT~
DDC1_DOUT[10] => ~NO_FANOUT~
DDC1_DOUT[11] => ~NO_FANOUT~
DDC1_DOUT[12] => ~NO_FANOUT~
DDC1_DOUT[13] => ~NO_FANOUT~
DDC1_DOUT[14] => ~NO_FANOUT~
DDC1_DOUT[15] => ~NO_FANOUT~
DDC1_DVOUT => ~NO_FANOUT~
DDC1_IQOUT => ~NO_FANOUT~
DDC1_A_B_OUT => ~NO_FANOUT~
DDC1_DTACK_RDY => ~NO_FANOUT~
CS_FPGA_M_N => ~NO_FANOUT~
SDI_M <= SDI_M~1
SDO_M <= SDO_M~0
SCLK_M => ~NO_FANOUT~
CS_FPGA_N => CS_FPGA_N~0.IN1
FX2_SDI => FX2_SDI~0.IN1
FX2_SDO <= SPI_REGS:spi_regs.SO
FX2_SCLK => FX2_SCLK~0.IN1
SLCS <= <VCC>
FLAG[0] => ~NO_FANOUT~
FLAG[1] => usb_write.IN1
FLAG[2] => ~NO_FANOUT~
FIFO_ADR[0] <= <GND>
FIFO_ADR[1] <= <VCC>
PKEND <= <GND>
SLOE <= <VCC>
SLWR <= WRITE_FX2FIFO.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= <VCC>
FD[0] <= FD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[1] <= FD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[2] <= FD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[3] <= FD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[4] <= FD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[5] <= FD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[6] <= FD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[7] <= FD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[8] <= FD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[9] <= FD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[10] <= FD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[11] <= FD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[12] <= FD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[13] <= FD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[14] <= FD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FD[15] <= FD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|SPI_REGS:spi_regs
FX2_CLK => CS_ph2.CLK
FX2_CLK => CS_ph1.CLK
SI => saddr~6.DATAB
SI => sdata~31.DATAB
SO <= SO~0
SCK => BitCounter[30].CLK
SCK => BitCounter[29].CLK
SCK => BitCounter[28].CLK
SCK => BitCounter[27].CLK
SCK => BitCounter[26].CLK
SCK => BitCounter[25].CLK
SCK => BitCounter[24].CLK
SCK => BitCounter[23].CLK
SCK => BitCounter[22].CLK
SCK => BitCounter[21].CLK
SCK => BitCounter[20].CLK
SCK => BitCounter[19].CLK
SCK => BitCounter[18].CLK
SCK => BitCounter[17].CLK
SCK => BitCounter[16].CLK
SCK => BitCounter[15].CLK
SCK => BitCounter[14].CLK
SCK => BitCounter[13].CLK
SCK => BitCounter[12].CLK
SCK => BitCounter[11].CLK
SCK => BitCounter[10].CLK
SCK => BitCounter[9].CLK
SCK => BitCounter[8].CLK
SCK => BitCounter[7].CLK
SCK => BitCounter[6].CLK
SCK => BitCounter[5].CLK
SCK => BitCounter[4].CLK
SCK => BitCounter[3].CLK
SCK => BitCounter[2].CLK
SCK => BitCounter[1].CLK
SCK => BitCounter[0].CLK
SCK => sRd.CLK
SCK => sdata[31]~reg0.CLK
SCK => sdata[30]~reg0.CLK
SCK => sdata[29]~reg0.CLK
SCK => sdata[28]~reg0.CLK
SCK => sdata[27]~reg0.CLK
SCK => sdata[26]~reg0.CLK
SCK => sdata[25]~reg0.CLK
SCK => sdata[24]~reg0.CLK
SCK => sdata[23]~reg0.CLK
SCK => sdata[22]~reg0.CLK
SCK => sdata[21]~reg0.CLK
SCK => sdata[20]~reg0.CLK
SCK => sdata[19]~reg0.CLK
SCK => sdata[18]~reg0.CLK
SCK => sdata[17]~reg0.CLK
SCK => sdata[16]~reg0.CLK
SCK => sdata[15]~reg0.CLK
SCK => sdata[14]~reg0.CLK
SCK => sdata[13]~reg0.CLK
SCK => sdata[12]~reg0.CLK
SCK => sdata[11]~reg0.CLK
SCK => sdata[10]~reg0.CLK
SCK => sdata[9]~reg0.CLK
SCK => sdata[8]~reg0.CLK
SCK => sdata[7]~reg0.CLK
SCK => sdata[6]~reg0.CLK
SCK => sdata[5]~reg0.CLK
SCK => sdata[4]~reg0.CLK
SCK => sdata[3]~reg0.CLK
SCK => sdata[2]~reg0.CLK
SCK => sdata[1]~reg0.CLK
SCK => sdata[0]~reg0.CLK
SCK => saddr[6]~reg0.CLK
SCK => saddr[5]~reg0.CLK
SCK => saddr[4]~reg0.CLK
SCK => saddr[3]~reg0.CLK
SCK => saddr[2]~reg0.CLK
SCK => saddr[1]~reg0.CLK
SCK => saddr[0]~reg0.CLK
SCK => BitCounter[31].CLK
CS => CS_ph1.DATAIN
CS => BitCounter[30].ACLR
CS => BitCounter[29].ACLR
CS => BitCounter[28].ACLR
CS => BitCounter[27].ACLR
CS => BitCounter[26].ACLR
CS => BitCounter[25].ACLR
CS => BitCounter[24].ACLR
CS => BitCounter[23].ACLR
CS => BitCounter[22].ACLR
CS => BitCounter[21].ACLR
CS => BitCounter[20].ACLR
CS => BitCounter[19].ACLR
CS => BitCounter[18].ACLR
CS => BitCounter[17].ACLR
CS => BitCounter[16].ACLR
CS => BitCounter[15].ACLR
CS => BitCounter[14].ACLR
CS => BitCounter[13].ACLR
CS => BitCounter[12].ACLR
CS => BitCounter[11].ACLR
CS => BitCounter[10].ACLR
CS => BitCounter[9].ACLR
CS => BitCounter[8].ACLR
CS => BitCounter[7].ACLR
CS => BitCounter[6].ACLR
CS => BitCounter[5].ACLR
CS => BitCounter[4].ACLR
CS => BitCounter[3].ACLR
CS => BitCounter[2].ACLR
CS => BitCounter[1].ACLR
CS => BitCounter[0].ACLR
CS => sRd.ACLR
CS => BitCounter[31].ACLR
saddr[0] <= saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[1] <= saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[2] <= saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[3] <= saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[4] <= saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[5] <= saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[6] <= saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[0] <= sdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[1] <= sdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[2] <= sdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[3] <= sdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[4] <= sdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[5] <= sdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[6] <= sdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[7] <= sdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[8] <= sdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[9] <= sdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[10] <= sdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[11] <= sdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[12] <= sdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[13] <= sdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[14] <= sdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[15] <= sdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[16] <= sdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[17] <= sdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[18] <= sdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[19] <= sdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[20] <= sdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[21] <= sdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[22] <= sdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[23] <= sdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[24] <= sdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[25] <= sdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[26] <= sdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[27] <= sdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[28] <= sdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[29] <= sdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[30] <= sdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[31] <= sdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sstrobe <= sstrobe~0.DB_MAX_OUTPUT_PORT_TYPE
GPReg0[0] => Selector31.IN10
GPReg0[1] => Selector30.IN10
GPReg0[2] => Selector29.IN10
GPReg0[3] => Selector28.IN10
GPReg0[4] => Selector27.IN10
GPReg0[5] => Selector26.IN10
GPReg0[6] => Selector25.IN10
GPReg0[7] => Selector24.IN10
GPReg0[8] => Selector23.IN10
GPReg0[9] => Selector22.IN10
GPReg0[10] => Selector21.IN10
GPReg0[11] => Selector20.IN10
GPReg0[12] => Selector19.IN10
GPReg0[13] => Selector18.IN10
GPReg0[14] => Selector17.IN10
GPReg0[15] => Selector16.IN10
GPReg0[16] => Selector15.IN10
GPReg0[17] => Selector14.IN10
GPReg0[18] => Selector13.IN10
GPReg0[19] => Selector12.IN10
GPReg0[20] => Selector11.IN10
GPReg0[21] => Selector10.IN10
GPReg0[22] => Selector9.IN10
GPReg0[23] => Selector8.IN10
GPReg0[24] => Selector7.IN10
GPReg0[25] => Selector6.IN10
GPReg0[26] => Selector5.IN10
GPReg0[27] => Selector4.IN10
GPReg0[28] => Selector3.IN10
GPReg0[29] => Selector2.IN10
GPReg0[30] => Selector1.IN10
GPReg0[31] => Selector0.IN10
GPReg1[0] => Selector31.IN11
GPReg1[1] => Selector30.IN11
GPReg1[2] => Selector29.IN11
GPReg1[3] => Selector28.IN11
GPReg1[4] => Selector27.IN11
GPReg1[5] => Selector26.IN11
GPReg1[6] => Selector25.IN11
GPReg1[7] => Selector24.IN11
GPReg1[8] => Selector23.IN11
GPReg1[9] => Selector22.IN11
GPReg1[10] => Selector21.IN11
GPReg1[11] => Selector20.IN11
GPReg1[12] => Selector19.IN11
GPReg1[13] => Selector18.IN11
GPReg1[14] => Selector17.IN11
GPReg1[15] => Selector16.IN11
GPReg1[16] => Selector15.IN11
GPReg1[17] => Selector14.IN11
GPReg1[18] => Selector13.IN11
GPReg1[19] => Selector12.IN11
GPReg1[20] => Selector11.IN11
GPReg1[21] => Selector10.IN11
GPReg1[22] => Selector9.IN11
GPReg1[23] => Selector8.IN11
GPReg1[24] => Selector7.IN11
GPReg1[25] => Selector6.IN11
GPReg1[26] => Selector5.IN11
GPReg1[27] => Selector4.IN11
GPReg1[28] => Selector3.IN11
GPReg1[29] => Selector2.IN11
GPReg1[30] => Selector1.IN11
GPReg1[31] => Selector0.IN11
GPReg2[0] => Selector31.IN12
GPReg2[1] => Selector30.IN12
GPReg2[2] => Selector29.IN12
GPReg2[3] => Selector28.IN12
GPReg2[4] => Selector27.IN12
GPReg2[5] => Selector26.IN12
GPReg2[6] => Selector25.IN12
GPReg2[7] => Selector24.IN12
GPReg2[8] => Selector23.IN12
GPReg2[9] => Selector22.IN12
GPReg2[10] => Selector21.IN12
GPReg2[11] => Selector20.IN12
GPReg2[12] => Selector19.IN12
GPReg2[13] => Selector18.IN12
GPReg2[14] => Selector17.IN12
GPReg2[15] => Selector16.IN12
GPReg2[16] => Selector15.IN12
GPReg2[17] => Selector14.IN12
GPReg2[18] => Selector13.IN12
GPReg2[19] => Selector12.IN12
GPReg2[20] => Selector11.IN12
GPReg2[21] => Selector10.IN12
GPReg2[22] => Selector9.IN12
GPReg2[23] => Selector8.IN12
GPReg2[24] => Selector7.IN12
GPReg2[25] => Selector6.IN12
GPReg2[26] => Selector5.IN12
GPReg2[27] => Selector4.IN12
GPReg2[28] => Selector3.IN12
GPReg2[29] => Selector2.IN12
GPReg2[30] => Selector1.IN12
GPReg2[31] => Selector0.IN12
GPReg3[0] => Selector31.IN13
GPReg3[1] => Selector30.IN13
GPReg3[2] => Selector29.IN13
GPReg3[3] => Selector28.IN13
GPReg3[4] => Selector27.IN13
GPReg3[5] => Selector26.IN13
GPReg3[6] => Selector25.IN13
GPReg3[7] => Selector24.IN13
GPReg3[8] => Selector23.IN13
GPReg3[9] => Selector22.IN13
GPReg3[10] => Selector21.IN13
GPReg3[11] => Selector20.IN13
GPReg3[12] => Selector19.IN13
GPReg3[13] => Selector18.IN13
GPReg3[14] => Selector17.IN13
GPReg3[15] => Selector16.IN13
GPReg3[16] => Selector15.IN13
GPReg3[17] => Selector14.IN13
GPReg3[18] => Selector13.IN13
GPReg3[19] => Selector12.IN13
GPReg3[20] => Selector11.IN13
GPReg3[21] => Selector10.IN13
GPReg3[22] => Selector9.IN13
GPReg3[23] => Selector8.IN13
GPReg3[24] => Selector7.IN13
GPReg3[25] => Selector6.IN13
GPReg3[26] => Selector5.IN13
GPReg3[27] => Selector4.IN13
GPReg3[28] => Selector3.IN13
GPReg3[29] => Selector2.IN13
GPReg3[30] => Selector1.IN13
GPReg3[31] => Selector0.IN13
GPReg4[0] => Selector31.IN14
GPReg4[1] => Selector30.IN14
GPReg4[2] => Selector29.IN14
GPReg4[3] => Selector28.IN14
GPReg4[4] => Selector27.IN14
GPReg4[5] => Selector26.IN14
GPReg4[6] => Selector25.IN14
GPReg4[7] => Selector24.IN14
GPReg4[8] => Selector23.IN14
GPReg4[9] => Selector22.IN14
GPReg4[10] => Selector21.IN14
GPReg4[11] => Selector20.IN14
GPReg4[12] => Selector19.IN14
GPReg4[13] => Selector18.IN14
GPReg4[14] => Selector17.IN14
GPReg4[15] => Selector16.IN14
GPReg4[16] => Selector15.IN14
GPReg4[17] => Selector14.IN14
GPReg4[18] => Selector13.IN14
GPReg4[19] => Selector12.IN14
GPReg4[20] => Selector11.IN14
GPReg4[21] => Selector10.IN14
GPReg4[22] => Selector9.IN14
GPReg4[23] => Selector8.IN14
GPReg4[24] => Selector7.IN14
GPReg4[25] => Selector6.IN14
GPReg4[26] => Selector5.IN14
GPReg4[27] => Selector4.IN14
GPReg4[28] => Selector3.IN14
GPReg4[29] => Selector2.IN14
GPReg4[30] => Selector1.IN14
GPReg4[31] => Selector0.IN14
GPReg5[0] => Selector31.IN15
GPReg5[1] => Selector30.IN15
GPReg5[2] => Selector29.IN15
GPReg5[3] => Selector28.IN15
GPReg5[4] => Selector27.IN15
GPReg5[5] => Selector26.IN15
GPReg5[6] => Selector25.IN15
GPReg5[7] => Selector24.IN15
GPReg5[8] => Selector23.IN15
GPReg5[9] => Selector22.IN15
GPReg5[10] => Selector21.IN15
GPReg5[11] => Selector20.IN15
GPReg5[12] => Selector19.IN15
GPReg5[13] => Selector18.IN15
GPReg5[14] => Selector17.IN15
GPReg5[15] => Selector16.IN15
GPReg5[16] => Selector15.IN15
GPReg5[17] => Selector14.IN15
GPReg5[18] => Selector13.IN15
GPReg5[19] => Selector12.IN15
GPReg5[20] => Selector11.IN15
GPReg5[21] => Selector10.IN15
GPReg5[22] => Selector9.IN15
GPReg5[23] => Selector8.IN15
GPReg5[24] => Selector7.IN15
GPReg5[25] => Selector6.IN15
GPReg5[26] => Selector5.IN15
GPReg5[27] => Selector4.IN15
GPReg5[28] => Selector3.IN15
GPReg5[29] => Selector2.IN15
GPReg5[30] => Selector1.IN15
GPReg5[31] => Selector0.IN15
GPReg6[0] => Selector31.IN16
GPReg6[1] => Selector30.IN16
GPReg6[2] => Selector29.IN16
GPReg6[3] => Selector28.IN16
GPReg6[4] => Selector27.IN16
GPReg6[5] => Selector26.IN16
GPReg6[6] => Selector25.IN16
GPReg6[7] => Selector24.IN16
GPReg6[8] => Selector23.IN16
GPReg6[9] => Selector22.IN16
GPReg6[10] => Selector21.IN16
GPReg6[11] => Selector20.IN16
GPReg6[12] => Selector19.IN16
GPReg6[13] => Selector18.IN16
GPReg6[14] => Selector17.IN16
GPReg6[15] => Selector16.IN16
GPReg6[16] => Selector15.IN16
GPReg6[17] => Selector14.IN16
GPReg6[18] => Selector13.IN16
GPReg6[19] => Selector12.IN16
GPReg6[20] => Selector11.IN16
GPReg6[21] => Selector10.IN16
GPReg6[22] => Selector9.IN16
GPReg6[23] => Selector8.IN16
GPReg6[24] => Selector7.IN16
GPReg6[25] => Selector6.IN16
GPReg6[26] => Selector5.IN16
GPReg6[27] => Selector4.IN16
GPReg6[28] => Selector3.IN16
GPReg6[29] => Selector2.IN16
GPReg6[30] => Selector1.IN16
GPReg6[31] => Selector0.IN16
GPReg7[0] => Selector31.IN17
GPReg7[1] => Selector30.IN17
GPReg7[2] => Selector29.IN17
GPReg7[3] => Selector28.IN17
GPReg7[4] => Selector27.IN17
GPReg7[5] => Selector26.IN17
GPReg7[6] => Selector25.IN17
GPReg7[7] => Selector24.IN17
GPReg7[8] => Selector23.IN17
GPReg7[9] => Selector22.IN17
GPReg7[10] => Selector21.IN17
GPReg7[11] => Selector20.IN17
GPReg7[12] => Selector19.IN17
GPReg7[13] => Selector18.IN17
GPReg7[14] => Selector17.IN17
GPReg7[15] => Selector16.IN17
GPReg7[16] => Selector15.IN17
GPReg7[17] => Selector14.IN17
GPReg7[18] => Selector13.IN17
GPReg7[19] => Selector12.IN17
GPReg7[20] => Selector11.IN17
GPReg7[21] => Selector10.IN17
GPReg7[22] => Selector9.IN17
GPReg7[23] => Selector8.IN17
GPReg7[24] => Selector7.IN17
GPReg7[25] => Selector6.IN17
GPReg7[26] => Selector5.IN17
GPReg7[27] => Selector4.IN17
GPReg7[28] => Selector3.IN17
GPReg7[29] => Selector2.IN17
GPReg7[30] => Selector1.IN17
GPReg7[31] => Selector0.IN17


|fpga_top|RegisterX:freqsetreg
CLK => OUT[30]~reg0.CLK
CLK => OUT[29]~reg0.CLK
CLK => OUT[28]~reg0.CLK
CLK => OUT[27]~reg0.CLK
CLK => OUT[26]~reg0.CLK
CLK => OUT[25]~reg0.CLK
CLK => OUT[24]~reg0.CLK
CLK => OUT[23]~reg0.CLK
CLK => OUT[22]~reg0.CLK
CLK => OUT[21]~reg0.CLK
CLK => OUT[20]~reg0.CLK
CLK => OUT[19]~reg0.CLK
CLK => OUT[18]~reg0.CLK
CLK => OUT[17]~reg0.CLK
CLK => OUT[16]~reg0.CLK
CLK => OUT[15]~reg0.CLK
CLK => OUT[14]~reg0.CLK
CLK => OUT[13]~reg0.CLK
CLK => OUT[12]~reg0.CLK
CLK => OUT[11]~reg0.CLK
CLK => OUT[10]~reg0.CLK
CLK => OUT[9]~reg0.CLK
CLK => OUT[8]~reg0.CLK
CLK => OUT[7]~reg0.CLK
CLK => OUT[6]~reg0.CLK
CLK => OUT[5]~reg0.CLK
CLK => OUT[4]~reg0.CLK
CLK => OUT[3]~reg0.CLK
CLK => OUT[2]~reg0.CLK
CLK => OUT[1]~reg0.CLK
CLK => OUT[0]~reg0.CLK
CLK => CHANGED~reg0.CLK
CLK => OUT[31]~reg0.CLK
STB => always0~0.IN1
ADDR[0] => Equal0.IN13
ADDR[1] => Equal0.IN12
ADDR[2] => Equal0.IN11
ADDR[3] => Equal0.IN10
ADDR[4] => Equal0.IN9
ADDR[5] => Equal0.IN8
ADDR[6] => Equal0.IN7
IN[0] => OUT[0]~reg0.DATAIN
IN[1] => OUT[1]~reg0.DATAIN
IN[2] => OUT[2]~reg0.DATAIN
IN[3] => OUT[3]~reg0.DATAIN
IN[4] => OUT[4]~reg0.DATAIN
IN[5] => OUT[5]~reg0.DATAIN
IN[6] => OUT[6]~reg0.DATAIN
IN[7] => OUT[7]~reg0.DATAIN
IN[8] => OUT[8]~reg0.DATAIN
IN[9] => OUT[9]~reg0.DATAIN
IN[10] => OUT[10]~reg0.DATAIN
IN[11] => OUT[11]~reg0.DATAIN
IN[12] => OUT[12]~reg0.DATAIN
IN[13] => OUT[13]~reg0.DATAIN
IN[14] => OUT[14]~reg0.DATAIN
IN[15] => OUT[15]~reg0.DATAIN
IN[16] => OUT[16]~reg0.DATAIN
IN[17] => OUT[17]~reg0.DATAIN
IN[18] => OUT[18]~reg0.DATAIN
IN[19] => OUT[19]~reg0.DATAIN
IN[20] => OUT[20]~reg0.DATAIN
IN[21] => OUT[21]~reg0.DATAIN
IN[22] => OUT[22]~reg0.DATAIN
IN[23] => OUT[23]~reg0.DATAIN
IN[24] => OUT[24]~reg0.DATAIN
IN[25] => OUT[25]~reg0.DATAIN
IN[26] => OUT[26]~reg0.DATAIN
IN[27] => OUT[27]~reg0.DATAIN
IN[28] => OUT[28]~reg0.DATAIN
IN[29] => OUT[29]~reg0.DATAIN
IN[30] => OUT[30]~reg0.DATAIN
IN[31] => OUT[31]~reg0.DATAIN
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHANGED <= CHANGED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|RegisterX:dcoffsetreg
CLK => OUT[30]~reg0.CLK
CLK => OUT[29]~reg0.CLK
CLK => OUT[28]~reg0.CLK
CLK => OUT[27]~reg0.CLK
CLK => OUT[26]~reg0.CLK
CLK => OUT[25]~reg0.CLK
CLK => OUT[24]~reg0.CLK
CLK => OUT[23]~reg0.CLK
CLK => OUT[22]~reg0.CLK
CLK => OUT[21]~reg0.CLK
CLK => OUT[20]~reg0.CLK
CLK => OUT[19]~reg0.CLK
CLK => OUT[18]~reg0.CLK
CLK => OUT[17]~reg0.CLK
CLK => OUT[16]~reg0.CLK
CLK => OUT[15]~reg0.CLK
CLK => OUT[14]~reg0.CLK
CLK => OUT[13]~reg0.CLK
CLK => OUT[12]~reg0.CLK
CLK => OUT[11]~reg0.CLK
CLK => OUT[10]~reg0.CLK
CLK => OUT[9]~reg0.CLK
CLK => OUT[8]~reg0.CLK
CLK => OUT[7]~reg0.CLK
CLK => OUT[6]~reg0.CLK
CLK => OUT[5]~reg0.CLK
CLK => OUT[4]~reg0.CLK
CLK => OUT[3]~reg0.CLK
CLK => OUT[2]~reg0.CLK
CLK => OUT[1]~reg0.CLK
CLK => OUT[0]~reg0.CLK
CLK => CHANGED~reg0.CLK
CLK => OUT[31]~reg0.CLK
STB => always0~0.IN1
ADDR[0] => Equal0.IN13
ADDR[1] => Equal0.IN12
ADDR[2] => Equal0.IN11
ADDR[3] => Equal0.IN10
ADDR[4] => Equal0.IN9
ADDR[5] => Equal0.IN8
ADDR[6] => Equal0.IN7
IN[0] => OUT[0]~reg0.DATAIN
IN[1] => OUT[1]~reg0.DATAIN
IN[2] => OUT[2]~reg0.DATAIN
IN[3] => OUT[3]~reg0.DATAIN
IN[4] => OUT[4]~reg0.DATAIN
IN[5] => OUT[5]~reg0.DATAIN
IN[6] => OUT[6]~reg0.DATAIN
IN[7] => OUT[7]~reg0.DATAIN
IN[8] => OUT[8]~reg0.DATAIN
IN[9] => OUT[9]~reg0.DATAIN
IN[10] => OUT[10]~reg0.DATAIN
IN[11] => OUT[11]~reg0.DATAIN
IN[12] => OUT[12]~reg0.DATAIN
IN[13] => OUT[13]~reg0.DATAIN
IN[14] => OUT[14]~reg0.DATAIN
IN[15] => OUT[15]~reg0.DATAIN
IN[16] => OUT[16]~reg0.DATAIN
IN[17] => OUT[17]~reg0.DATAIN
IN[18] => OUT[18]~reg0.DATAIN
IN[19] => OUT[19]~reg0.DATAIN
IN[20] => OUT[20]~reg0.DATAIN
IN[21] => OUT[21]~reg0.DATAIN
IN[22] => OUT[22]~reg0.DATAIN
IN[23] => OUT[23]~reg0.DATAIN
IN[24] => OUT[24]~reg0.DATAIN
IN[25] => OUT[25]~reg0.DATAIN
IN[26] => OUT[26]~reg0.DATAIN
IN[27] => OUT[27]~reg0.DATAIN
IN[28] => OUT[28]~reg0.DATAIN
IN[29] => OUT[29]~reg0.DATAIN
IN[30] => OUT[30]~reg0.DATAIN
IN[31] => OUT[31]~reg0.DATAIN
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHANGED <= CHANGED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|phase_accumulator:rx_phase_accumulator
clk => phase_out[30]~reg0.CLK
clk => phase_out[29]~reg0.CLK
clk => phase_out[28]~reg0.CLK
clk => phase_out[27]~reg0.CLK
clk => phase_out[26]~reg0.CLK
clk => phase_out[25]~reg0.CLK
clk => phase_out[24]~reg0.CLK
clk => phase_out[23]~reg0.CLK
clk => phase_out[22]~reg0.CLK
clk => phase_out[21]~reg0.CLK
clk => phase_out[20]~reg0.CLK
clk => phase_out[19]~reg0.CLK
clk => phase_out[18]~reg0.CLK
clk => phase_out[17]~reg0.CLK
clk => phase_out[16]~reg0.CLK
clk => phase_out[15]~reg0.CLK
clk => phase_out[14]~reg0.CLK
clk => phase_out[13]~reg0.CLK
clk => phase_out[12]~reg0.CLK
clk => phase_out[11]~reg0.CLK
clk => phase_out[10]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[0]~reg0.CLK
clk => phase_out[31]~reg0.CLK
reset => phase_out~32.OUTPUTSELECT
reset => phase_out~33.OUTPUTSELECT
reset => phase_out~34.OUTPUTSELECT
reset => phase_out~35.OUTPUTSELECT
reset => phase_out~36.OUTPUTSELECT
reset => phase_out~37.OUTPUTSELECT
reset => phase_out~38.OUTPUTSELECT
reset => phase_out~39.OUTPUTSELECT
reset => phase_out~40.OUTPUTSELECT
reset => phase_out~41.OUTPUTSELECT
reset => phase_out~42.OUTPUTSELECT
reset => phase_out~43.OUTPUTSELECT
reset => phase_out~44.OUTPUTSELECT
reset => phase_out~45.OUTPUTSELECT
reset => phase_out~46.OUTPUTSELECT
reset => phase_out~47.OUTPUTSELECT
reset => phase_out~48.OUTPUTSELECT
reset => phase_out~49.OUTPUTSELECT
reset => phase_out~50.OUTPUTSELECT
reset => phase_out~51.OUTPUTSELECT
reset => phase_out~52.OUTPUTSELECT
reset => phase_out~53.OUTPUTSELECT
reset => phase_out~54.OUTPUTSELECT
reset => phase_out~55.OUTPUTSELECT
reset => phase_out~56.OUTPUTSELECT
reset => phase_out~57.OUTPUTSELECT
reset => phase_out~58.OUTPUTSELECT
reset => phase_out~59.OUTPUTSELECT
reset => phase_out~60.OUTPUTSELECT
reset => phase_out~61.OUTPUTSELECT
reset => phase_out~62.OUTPUTSELECT
reset => phase_out~63.OUTPUTSELECT
frequency[0] => Add0.IN32
frequency[1] => Add0.IN31
frequency[2] => Add0.IN30
frequency[3] => Add0.IN29
frequency[4] => Add0.IN28
frequency[5] => Add0.IN27
frequency[6] => Add0.IN26
frequency[7] => Add0.IN25
frequency[8] => Add0.IN24
frequency[9] => Add0.IN23
frequency[10] => Add0.IN22
frequency[11] => Add0.IN21
frequency[12] => Add0.IN20
frequency[13] => Add0.IN19
frequency[14] => Add0.IN18
frequency[15] => Add0.IN17
frequency[16] => Add0.IN16
frequency[17] => Add0.IN15
frequency[18] => Add0.IN14
frequency[19] => Add0.IN13
frequency[20] => Add0.IN12
frequency[21] => Add0.IN11
frequency[22] => Add0.IN10
frequency[23] => Add0.IN9
frequency[24] => Add0.IN8
frequency[25] => Add0.IN7
frequency[26] => Add0.IN6
frequency[27] => Add0.IN5
frequency[28] => Add0.IN4
frequency[29] => Add0.IN3
frequency[30] => Add0.IN2
frequency[31] => Add0.IN1
random_in[0] => phase_out~0.IN1
random_in[1] => phase_out~1.IN1
random_in[2] => phase_out~2.IN1
random_in[3] => phase_out~3.IN1
random_in[4] => phase_out~4.IN1
random_in[5] => phase_out~5.IN1
random_in[6] => phase_out~6.IN1
random_in[7] => phase_out~7.IN1
random_in[8] => phase_out~8.IN1
random_in[9] => phase_out~9.IN1
random_in[10] => phase_out~10.IN1
random_in[11] => phase_out~11.IN1
random_in[12] => phase_out~12.IN1
random_in[13] => phase_out~13.IN1
random_in[14] => phase_out~14.IN1
random_in[15] => phase_out~15.IN1
random_in[16] => phase_out~16.IN1
random_in[17] => phase_out~17.IN1
random_in[18] => phase_out~18.IN1
random_in[19] => phase_out~19.IN1
random_in[20] => phase_out~20.IN1
random_in[21] => phase_out~21.IN1
random_in[22] => phase_out~22.IN1
random_in[23] => phase_out~23.IN1
random_in[24] => phase_out~24.IN1
random_in[25] => phase_out~25.IN1
random_in[26] => phase_out~26.IN1
random_in[27] => phase_out~27.IN1
random_in[28] => phase_out~28.IN1
random_in[29] => phase_out~29.IN1
random_in[30] => phase_out~30.IN1
random_in[31] => phase_out~31.IN1
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[10] <= phase_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[11] <= phase_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[12] <= phase_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[13] <= phase_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[14] <= phase_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[15] <= phase_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[16] <= phase_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[17] <= phase_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[18] <= phase_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[19] <= phase_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[20] <= phase_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[21] <= phase_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[22] <= phase_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[23] <= phase_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[24] <= phase_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[25] <= phase_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[26] <= phase_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[27] <= phase_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[28] <= phase_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[29] <= phase_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[30] <= phase_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[31] <= phase_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic
clk => clk~0.IN17
reset => reset~0.IN17
Iin[0] => Istage0~44.DATAB
Iin[0] => Add0.IN23
Iin[1] => Istage0~43.DATAB
Iin[1] => Add0.IN22
Iin[2] => Istage0~42.DATAB
Iin[2] => Add0.IN21
Iin[3] => Istage0~41.DATAB
Iin[3] => Add0.IN20
Iin[4] => Istage0~40.DATAB
Iin[4] => Add0.IN19
Iin[5] => Istage0~39.DATAB
Iin[5] => Add0.IN18
Iin[6] => Istage0~38.DATAB
Iin[6] => Add0.IN17
Iin[7] => Istage0~37.DATAB
Iin[7] => Add0.IN16
Iin[8] => Istage0~36.DATAB
Iin[8] => Add0.IN15
Iin[9] => Istage0~35.DATAB
Iin[9] => Add0.IN14
Iin[10] => Istage0~34.DATAB
Iin[10] => Add0.IN13
Iin[11] => Istage0~33.DATAB
Iin[11] => Add0.IN12
Iin[12] => Istage0~32.DATAB
Iin[12] => Add0.IN11
Iin[13] => Istage0~31.DATAB
Iin[13] => Add0.IN10
Iin[14] => Istage0~30.DATAB
Iin[14] => Add0.IN9
Iin[15] => Istage0~29.DATAB
Iin[15] => Add0.IN8
Iin[16] => Istage0~28.DATAB
Iin[16] => Add0.IN7
Iin[17] => Istage0~27.DATAB
Iin[17] => Add0.IN6
Iin[18] => Istage0~26.DATAB
Iin[18] => Add0.IN5
Iin[19] => Istage0~22.DATAB
Iin[19] => Istage0~24.DATAB
Iin[19] => Istage0~25.DATAB
Iin[19] => Add0.IN2
Iin[19] => Add0.IN3
Iin[19] => Add0.IN4
Qin[0] => Qstage0~44.DATAB
Qin[0] => Add1.IN23
Qin[1] => Qstage0~43.DATAB
Qin[1] => Add1.IN22
Qin[2] => Qstage0~42.DATAB
Qin[2] => Add1.IN21
Qin[3] => Qstage0~41.DATAB
Qin[3] => Add1.IN20
Qin[4] => Qstage0~40.DATAB
Qin[4] => Add1.IN19
Qin[5] => Qstage0~39.DATAB
Qin[5] => Add1.IN18
Qin[6] => Qstage0~38.DATAB
Qin[6] => Add1.IN17
Qin[7] => Qstage0~37.DATAB
Qin[7] => Add1.IN16
Qin[8] => Qstage0~36.DATAB
Qin[8] => Add1.IN15
Qin[9] => Qstage0~35.DATAB
Qin[9] => Add1.IN14
Qin[10] => Qstage0~34.DATAB
Qin[10] => Add1.IN13
Qin[11] => Qstage0~33.DATAB
Qin[11] => Add1.IN12
Qin[12] => Qstage0~32.DATAB
Qin[12] => Add1.IN11
Qin[13] => Qstage0~31.DATAB
Qin[13] => Add1.IN10
Qin[14] => Qstage0~30.DATAB
Qin[14] => Add1.IN9
Qin[15] => Qstage0~29.DATAB
Qin[15] => Add1.IN8
Qin[16] => Qstage0~28.DATAB
Qin[16] => Add1.IN7
Qin[17] => Qstage0~27.DATAB
Qin[17] => Add1.IN6
Qin[18] => Qstage0~26.DATAB
Qin[18] => Add1.IN5
Qin[19] => Qstage0~23.DATAB
Qin[19] => Qstage0~24.DATAB
Qin[19] => Qstage0~25.DATAB
Qin[19] => Add1.IN2
Qin[19] => Add1.IN3
Qin[19] => Add1.IN4
PHin[0] => PHstage0~37.DATAA
PHin[1] => PHstage0~36.DATAA
PHin[2] => PHstage0~35.DATAA
PHin[3] => PHstage0~34.DATAA
PHin[4] => PHstage0~33.DATAA
PHin[5] => PHstage0~32.DATAA
PHin[6] => PHstage0~31.DATAA
PHin[7] => PHstage0~30.DATAA
PHin[8] => PHstage0~29.DATAA
PHin[9] => PHstage0~28.DATAA
PHin[10] => PHstage0~27.DATAA
PHin[11] => PHstage0~26.DATAA
PHin[12] => PHstage0~25.DATAA
PHin[13] => PHstage0~24.DATAA
PHin[14] => PHstage0~23.DATAA
PHin[15] => PHstage0~22.DATAA
PHin[16] => PHstage0~21.DATAA
PHin[17] => PHstage0~20.DATAA
PHin[18] => Decoder0.IN1
PHin[18] => PHstage0~19.DATAA
PHin[19] => Decoder0.IN0
Iout[0] <= cordic_stage:cordic_stage16.port6
Iout[1] <= cordic_stage:cordic_stage16.port6
Iout[2] <= cordic_stage:cordic_stage16.port6
Iout[3] <= cordic_stage:cordic_stage16.port6
Iout[4] <= cordic_stage:cordic_stage16.port6
Iout[5] <= cordic_stage:cordic_stage16.port6
Iout[6] <= cordic_stage:cordic_stage16.port6
Iout[7] <= cordic_stage:cordic_stage16.port6
Iout[8] <= cordic_stage:cordic_stage16.port6
Iout[9] <= cordic_stage:cordic_stage16.port6
Iout[10] <= cordic_stage:cordic_stage16.port6
Iout[11] <= cordic_stage:cordic_stage16.port6
Iout[12] <= cordic_stage:cordic_stage16.port6
Iout[13] <= cordic_stage:cordic_stage16.port6
Iout[14] <= cordic_stage:cordic_stage16.port6
Iout[15] <= cordic_stage:cordic_stage16.port6
Iout[16] <= cordic_stage:cordic_stage16.port6
Iout[17] <= cordic_stage:cordic_stage16.port6
Iout[18] <= cordic_stage:cordic_stage16.port6
Iout[19] <= cordic_stage:cordic_stage16.port6
Qout[0] <= cordic_stage:cordic_stage16.port7
Qout[1] <= cordic_stage:cordic_stage16.port7
Qout[2] <= cordic_stage:cordic_stage16.port7
Qout[3] <= cordic_stage:cordic_stage16.port7
Qout[4] <= cordic_stage:cordic_stage16.port7
Qout[5] <= cordic_stage:cordic_stage16.port7
Qout[6] <= cordic_stage:cordic_stage16.port7
Qout[7] <= cordic_stage:cordic_stage16.port7
Qout[8] <= cordic_stage:cordic_stage16.port7
Qout[9] <= cordic_stage:cordic_stage16.port7
Qout[10] <= cordic_stage:cordic_stage16.port7
Qout[11] <= cordic_stage:cordic_stage16.port7
Qout[12] <= cordic_stage:cordic_stage16.port7
Qout[13] <= cordic_stage:cordic_stage16.port7
Qout[14] <= cordic_stage:cordic_stage16.port7
Qout[15] <= cordic_stage:cordic_stage16.port7
Qout[16] <= cordic_stage:cordic_stage16.port7
Qout[17] <= cordic_stage:cordic_stage16.port7
Qout[18] <= cordic_stage:cordic_stage16.port7
Qout[19] <= cordic_stage:cordic_stage16.port7
PHout[0] <= cordic_stage:cordic_stage16.port8
PHout[1] <= cordic_stage:cordic_stage16.port8
PHout[2] <= cordic_stage:cordic_stage16.port8
PHout[3] <= cordic_stage:cordic_stage16.port8
PHout[4] <= cordic_stage:cordic_stage16.port8
PHout[5] <= cordic_stage:cordic_stage16.port8
PHout[6] <= cordic_stage:cordic_stage16.port8
PHout[7] <= cordic_stage:cordic_stage16.port8
PHout[8] <= cordic_stage:cordic_stage16.port8
PHout[9] <= cordic_stage:cordic_stage16.port8
PHout[10] <= cordic_stage:cordic_stage16.port8
PHout[11] <= cordic_stage:cordic_stage16.port8
PHout[12] <= cordic_stage:cordic_stage16.port8
PHout[13] <= cordic_stage:cordic_stage16.port8
PHout[14] <= cordic_stage:cordic_stage16.port8
PHout[15] <= cordic_stage:cordic_stage16.port8
PHout[16] <= cordic_stage:cordic_stage16.port8
PHout[17] <= cordic_stage:cordic_stage16.port8
PHout[18] <= cordic_stage:cordic_stage16.port8
PHout[19] <= <GND>


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage0
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[0] => Add2.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[1] => Add2.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[2] => Add2.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[3] => Add2.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[4] => Add2.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN10
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN9
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN8
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN7
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN6
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN5
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN4
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN3
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN2
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Qin[0] => Add1.IN44
Qin[0] => Add2.IN44
Qin[0] => Add0.IN22
Qin[1] => Add1.IN43
Qin[1] => Add2.IN43
Qin[1] => Add0.IN21
Qin[2] => Add1.IN42
Qin[2] => Add2.IN42
Qin[2] => Add0.IN20
Qin[3] => Add1.IN41
Qin[3] => Add2.IN41
Qin[3] => Add0.IN19
Qin[4] => Add1.IN40
Qin[4] => Add2.IN40
Qin[4] => Add0.IN18
Qin[5] => Add1.IN39
Qin[5] => Add2.IN39
Qin[5] => Add0.IN17
Qin[6] => Add1.IN38
Qin[6] => Add2.IN38
Qin[6] => Add0.IN16
Qin[7] => Add1.IN37
Qin[7] => Add2.IN37
Qin[7] => Add0.IN15
Qin[8] => Add1.IN36
Qin[8] => Add2.IN36
Qin[8] => Add0.IN14
Qin[9] => Add1.IN35
Qin[9] => Add2.IN35
Qin[9] => Add0.IN13
Qin[10] => Add1.IN34
Qin[10] => Add2.IN34
Qin[10] => Add0.IN12
Qin[11] => Add1.IN33
Qin[11] => Add2.IN33
Qin[11] => Add0.IN11
Qin[12] => Add1.IN32
Qin[12] => Add2.IN32
Qin[12] => Add0.IN10
Qin[13] => Add1.IN31
Qin[13] => Add2.IN31
Qin[13] => Add0.IN9
Qin[14] => Add1.IN30
Qin[14] => Add2.IN30
Qin[14] => Add0.IN8
Qin[15] => Add1.IN29
Qin[15] => Add2.IN29
Qin[15] => Add0.IN7
Qin[16] => Add1.IN28
Qin[16] => Add2.IN28
Qin[16] => Add0.IN6
Qin[17] => Add1.IN27
Qin[17] => Add2.IN27
Qin[17] => Add0.IN5
Qin[18] => Add1.IN26
Qin[18] => Add2.IN26
Qin[18] => Add0.IN4
Qin[19] => Add1.IN25
Qin[19] => Add2.IN25
Qin[19] => Add0.IN3
Qin[20] => Add1.IN24
Qin[20] => Add2.IN24
Qin[20] => Add0.IN2
Qin[21] => Add1.IN23
Qin[21] => Add2.IN23
Qin[21] => Add0.IN1
PHin[0] => Add3.IN38
PHin[0] => Add4.IN19
PHin[1] => Add3.IN37
PHin[1] => Add4.IN18
PHin[2] => Add3.IN36
PHin[2] => Add4.IN17
PHin[3] => Add3.IN35
PHin[3] => Add4.IN16
PHin[4] => Add3.IN34
PHin[4] => Add4.IN15
PHin[5] => Add3.IN33
PHin[5] => Add4.IN14
PHin[6] => Add3.IN32
PHin[6] => Add4.IN13
PHin[7] => Add3.IN31
PHin[7] => Add4.IN12
PHin[8] => Add3.IN30
PHin[8] => Add4.IN11
PHin[9] => Add3.IN29
PHin[9] => Add4.IN10
PHin[10] => Add3.IN28
PHin[10] => Add4.IN9
PHin[11] => Add3.IN27
PHin[11] => Add4.IN8
PHin[12] => Add3.IN26
PHin[12] => Add4.IN7
PHin[13] => Add3.IN25
PHin[13] => Add4.IN6
PHin[14] => Add3.IN24
PHin[14] => Add4.IN5
PHin[15] => Add3.IN23
PHin[15] => Add4.IN4
PHin[16] => Add3.IN22
PHin[16] => Add4.IN3
PHin[17] => Add3.IN21
PHin[17] => Add4.IN2
PHin[18] => Add3.IN20
PHin[18] => Add4.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add4.IN38
coeff[0] => Add3.IN19
coeff[1] => Add4.IN37
coeff[1] => Add3.IN18
coeff[2] => Add4.IN36
coeff[2] => Add3.IN17
coeff[3] => Add4.IN35
coeff[3] => Add3.IN16
coeff[4] => Add4.IN34
coeff[4] => Add3.IN15
coeff[5] => Add4.IN33
coeff[5] => Add3.IN14
coeff[6] => Add4.IN32
coeff[6] => Add3.IN13
coeff[7] => Add4.IN31
coeff[7] => Add3.IN12
coeff[8] => Add4.IN30
coeff[8] => Add3.IN11
coeff[9] => Add4.IN29
coeff[9] => Add3.IN10
coeff[10] => Add4.IN28
coeff[10] => Add3.IN9
coeff[11] => Add4.IN27
coeff[11] => Add3.IN8
coeff[12] => Add4.IN26
coeff[12] => Add3.IN7
coeff[13] => Add4.IN25
coeff[13] => Add3.IN6
coeff[14] => Add4.IN24
coeff[14] => Add3.IN5
coeff[15] => Add4.IN23
coeff[15] => Add3.IN4
coeff[16] => Add4.IN22
coeff[16] => Add3.IN3
coeff[17] => Add4.IN21
coeff[17] => Add3.IN2
coeff[18] => Add4.IN20
coeff[18] => Add3.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage1
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[1] => Add2.IN22
Iin[1] => Add3.IN22
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[2] => Add2.IN21
Iin[2] => Add3.IN21
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[3] => Add2.IN20
Iin[3] => Add3.IN20
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[4] => Add2.IN19
Iin[4] => Add3.IN19
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN18
Iin[5] => Add3.IN18
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN17
Iin[6] => Add3.IN17
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN16
Iin[7] => Add3.IN16
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN15
Iin[8] => Add3.IN15
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN14
Iin[9] => Add3.IN14
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN13
Iin[10] => Add3.IN13
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN12
Iin[11] => Add3.IN12
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN11
Iin[12] => Add3.IN11
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN10
Iin[13] => Add3.IN10
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN9
Iin[14] => Add3.IN9
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN8
Iin[15] => Add3.IN8
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN7
Iin[16] => Add3.IN7
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN6
Iin[17] => Add3.IN6
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN5
Iin[18] => Add3.IN5
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN4
Iin[19] => Add3.IN4
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN3
Iin[20] => Add3.IN3
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add1.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[1] => Add0.IN22
Qin[2] => Add1.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[2] => Add0.IN21
Qin[3] => Add1.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[3] => Add0.IN20
Qin[4] => Add1.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[4] => Add0.IN19
Qin[5] => Add1.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[5] => Add0.IN18
Qin[6] => Add1.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN17
Qin[7] => Add1.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN16
Qin[8] => Add1.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN15
Qin[9] => Add1.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN14
Qin[10] => Add1.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN13
Qin[11] => Add1.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN12
Qin[12] => Add1.IN33
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN11
Qin[13] => Add1.IN32
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN10
Qin[14] => Add1.IN31
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN9
Qin[15] => Add1.IN30
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN8
Qin[16] => Add1.IN29
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN7
Qin[17] => Add1.IN28
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN6
Qin[18] => Add1.IN27
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN5
Qin[19] => Add1.IN26
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN4
Qin[20] => Add1.IN25
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN3
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage2
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[2] => Add2.IN22
Iin[2] => Add3.IN22
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[3] => Add2.IN21
Iin[3] => Add3.IN21
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[4] => Add2.IN20
Iin[4] => Add3.IN20
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN19
Iin[5] => Add3.IN19
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN18
Iin[6] => Add3.IN18
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN17
Iin[7] => Add3.IN17
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN16
Iin[8] => Add3.IN16
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN15
Iin[9] => Add3.IN15
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN14
Iin[10] => Add3.IN14
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN13
Iin[11] => Add3.IN13
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN12
Iin[12] => Add3.IN12
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN11
Iin[13] => Add3.IN11
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN10
Iin[14] => Add3.IN10
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN9
Iin[15] => Add3.IN9
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN8
Iin[16] => Add3.IN8
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN7
Iin[17] => Add3.IN7
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN6
Iin[18] => Add3.IN6
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN5
Iin[19] => Add3.IN5
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN4
Iin[20] => Add3.IN4
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add1.IN44
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[2] => Add0.IN22
Qin[3] => Add1.IN43
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[3] => Add0.IN21
Qin[4] => Add1.IN42
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[4] => Add0.IN20
Qin[5] => Add1.IN41
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[5] => Add0.IN19
Qin[6] => Add1.IN40
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN18
Qin[7] => Add1.IN39
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN17
Qin[8] => Add1.IN38
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN16
Qin[9] => Add1.IN37
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN15
Qin[10] => Add1.IN36
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN14
Qin[11] => Add1.IN35
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN13
Qin[12] => Add1.IN34
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN12
Qin[13] => Add1.IN33
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN11
Qin[14] => Add1.IN32
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN10
Qin[15] => Add1.IN31
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN9
Qin[16] => Add1.IN30
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN8
Qin[17] => Add1.IN29
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN7
Qin[18] => Add1.IN28
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN6
Qin[19] => Add1.IN27
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN5
Qin[20] => Add1.IN26
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN4
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage3
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[3] => Add2.IN22
Iin[3] => Add3.IN22
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[4] => Add2.IN21
Iin[4] => Add3.IN21
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN20
Iin[5] => Add3.IN20
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN19
Iin[6] => Add3.IN19
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN18
Iin[7] => Add3.IN18
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN17
Iin[8] => Add3.IN17
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN16
Iin[9] => Add3.IN16
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN15
Iin[10] => Add3.IN15
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN14
Iin[11] => Add3.IN14
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN13
Iin[12] => Add3.IN13
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN12
Iin[13] => Add3.IN12
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN11
Iin[14] => Add3.IN11
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN10
Iin[15] => Add3.IN10
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN9
Iin[16] => Add3.IN9
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN8
Iin[17] => Add3.IN8
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN7
Iin[18] => Add3.IN7
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN6
Iin[19] => Add3.IN6
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN5
Iin[20] => Add3.IN5
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add1.IN44
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[3] => Add0.IN22
Qin[4] => Add1.IN43
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[4] => Add0.IN21
Qin[5] => Add1.IN42
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[5] => Add0.IN20
Qin[6] => Add1.IN41
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN19
Qin[7] => Add1.IN40
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN18
Qin[8] => Add1.IN39
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN17
Qin[9] => Add1.IN38
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN16
Qin[10] => Add1.IN37
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN15
Qin[11] => Add1.IN36
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN14
Qin[12] => Add1.IN35
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN13
Qin[13] => Add1.IN34
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN12
Qin[14] => Add1.IN33
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN11
Qin[15] => Add1.IN32
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN10
Qin[16] => Add1.IN31
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN9
Qin[17] => Add1.IN30
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN8
Qin[18] => Add1.IN29
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN7
Qin[19] => Add1.IN28
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN6
Qin[20] => Add1.IN27
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN5
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage4
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[4] => Add2.IN22
Iin[4] => Add3.IN22
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN21
Iin[5] => Add3.IN21
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN20
Iin[6] => Add3.IN20
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN19
Iin[7] => Add3.IN19
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN18
Iin[8] => Add3.IN18
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN17
Iin[9] => Add3.IN17
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN16
Iin[10] => Add3.IN16
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN15
Iin[11] => Add3.IN15
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN14
Iin[12] => Add3.IN14
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN13
Iin[13] => Add3.IN13
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN12
Iin[14] => Add3.IN12
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN11
Iin[15] => Add3.IN11
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN10
Iin[16] => Add3.IN10
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN9
Iin[17] => Add3.IN9
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN8
Iin[18] => Add3.IN8
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN7
Iin[19] => Add3.IN7
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN6
Iin[20] => Add3.IN6
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add1.IN44
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[4] => Add0.IN22
Qin[5] => Add1.IN43
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[5] => Add0.IN21
Qin[6] => Add1.IN42
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN20
Qin[7] => Add1.IN41
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN19
Qin[8] => Add1.IN40
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN18
Qin[9] => Add1.IN39
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN17
Qin[10] => Add1.IN38
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN16
Qin[11] => Add1.IN37
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN15
Qin[12] => Add1.IN36
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN14
Qin[13] => Add1.IN35
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN13
Qin[14] => Add1.IN34
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN12
Qin[15] => Add1.IN33
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN11
Qin[16] => Add1.IN32
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN10
Qin[17] => Add1.IN31
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN9
Qin[18] => Add1.IN30
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN8
Qin[19] => Add1.IN29
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN7
Qin[20] => Add1.IN28
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN6
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage5
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[5] => Add2.IN22
Iin[5] => Add3.IN22
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN21
Iin[6] => Add3.IN21
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN20
Iin[7] => Add3.IN20
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN19
Iin[8] => Add3.IN19
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN18
Iin[9] => Add3.IN18
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN17
Iin[10] => Add3.IN17
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN16
Iin[11] => Add3.IN16
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN15
Iin[12] => Add3.IN15
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN14
Iin[13] => Add3.IN14
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN13
Iin[14] => Add3.IN13
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN12
Iin[15] => Add3.IN12
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN11
Iin[16] => Add3.IN11
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN10
Iin[17] => Add3.IN10
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN9
Iin[18] => Add3.IN9
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN8
Iin[19] => Add3.IN8
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN7
Iin[20] => Add3.IN7
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add1.IN44
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[5] => Add0.IN22
Qin[6] => Add1.IN43
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN21
Qin[7] => Add1.IN42
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN20
Qin[8] => Add1.IN41
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN19
Qin[9] => Add1.IN40
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN18
Qin[10] => Add1.IN39
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN17
Qin[11] => Add1.IN38
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN16
Qin[12] => Add1.IN37
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN15
Qin[13] => Add1.IN36
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN14
Qin[14] => Add1.IN35
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN13
Qin[15] => Add1.IN34
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN12
Qin[16] => Add1.IN33
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN11
Qin[17] => Add1.IN32
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN10
Qin[18] => Add1.IN31
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN9
Qin[19] => Add1.IN30
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN8
Qin[20] => Add1.IN29
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN7
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage6
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[6] => Add2.IN22
Iin[6] => Add3.IN22
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN21
Iin[7] => Add3.IN21
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN20
Iin[8] => Add3.IN20
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN19
Iin[9] => Add3.IN19
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN18
Iin[10] => Add3.IN18
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN17
Iin[11] => Add3.IN17
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN16
Iin[12] => Add3.IN16
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN15
Iin[13] => Add3.IN15
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN14
Iin[14] => Add3.IN14
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN13
Iin[15] => Add3.IN13
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN12
Iin[16] => Add3.IN12
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN11
Iin[17] => Add3.IN11
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN10
Iin[18] => Add3.IN10
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN9
Iin[19] => Add3.IN9
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN8
Iin[20] => Add3.IN8
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add1.IN44
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[6] => Add0.IN22
Qin[7] => Add1.IN43
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN21
Qin[8] => Add1.IN42
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN20
Qin[9] => Add1.IN41
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN19
Qin[10] => Add1.IN40
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN18
Qin[11] => Add1.IN39
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN17
Qin[12] => Add1.IN38
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN16
Qin[13] => Add1.IN37
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN15
Qin[14] => Add1.IN36
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN14
Qin[15] => Add1.IN35
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN13
Qin[16] => Add1.IN34
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN12
Qin[17] => Add1.IN33
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN11
Qin[18] => Add1.IN32
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN10
Qin[19] => Add1.IN31
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN9
Qin[20] => Add1.IN30
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN8
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage7
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[7] => Add2.IN22
Iin[7] => Add3.IN22
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN21
Iin[8] => Add3.IN21
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN20
Iin[9] => Add3.IN20
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN19
Iin[10] => Add3.IN19
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN18
Iin[11] => Add3.IN18
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN17
Iin[12] => Add3.IN17
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN16
Iin[13] => Add3.IN16
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN15
Iin[14] => Add3.IN15
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN14
Iin[15] => Add3.IN14
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN13
Iin[16] => Add3.IN13
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN12
Iin[17] => Add3.IN12
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN11
Iin[18] => Add3.IN11
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN10
Iin[19] => Add3.IN10
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN9
Iin[20] => Add3.IN9
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add1.IN44
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[7] => Add0.IN22
Qin[8] => Add1.IN43
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN21
Qin[9] => Add1.IN42
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN20
Qin[10] => Add1.IN41
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN19
Qin[11] => Add1.IN40
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN18
Qin[12] => Add1.IN39
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN17
Qin[13] => Add1.IN38
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN16
Qin[14] => Add1.IN37
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN15
Qin[15] => Add1.IN36
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN14
Qin[16] => Add1.IN35
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN13
Qin[17] => Add1.IN34
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN12
Qin[18] => Add1.IN33
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN11
Qin[19] => Add1.IN32
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN10
Qin[20] => Add1.IN31
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN9
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage8
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[8] => Add2.IN22
Iin[8] => Add3.IN22
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN21
Iin[9] => Add3.IN21
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN20
Iin[10] => Add3.IN20
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN19
Iin[11] => Add3.IN19
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN18
Iin[12] => Add3.IN18
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN17
Iin[13] => Add3.IN17
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN16
Iin[14] => Add3.IN16
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN15
Iin[15] => Add3.IN15
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN14
Iin[16] => Add3.IN14
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN13
Iin[17] => Add3.IN13
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN12
Iin[18] => Add3.IN12
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN11
Iin[19] => Add3.IN11
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN10
Iin[20] => Add3.IN10
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add1.IN44
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[8] => Add0.IN22
Qin[9] => Add1.IN43
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN21
Qin[10] => Add1.IN42
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN20
Qin[11] => Add1.IN41
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN19
Qin[12] => Add1.IN40
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN18
Qin[13] => Add1.IN39
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN17
Qin[14] => Add1.IN38
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN16
Qin[15] => Add1.IN37
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN15
Qin[16] => Add1.IN36
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN14
Qin[17] => Add1.IN35
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN13
Qin[18] => Add1.IN34
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN12
Qin[19] => Add1.IN33
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN11
Qin[20] => Add1.IN32
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN10
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage9
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[9] => Add2.IN22
Iin[9] => Add3.IN22
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN21
Iin[10] => Add3.IN21
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN20
Iin[11] => Add3.IN20
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN19
Iin[12] => Add3.IN19
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN18
Iin[13] => Add3.IN18
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN17
Iin[14] => Add3.IN17
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN16
Iin[15] => Add3.IN16
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN15
Iin[16] => Add3.IN15
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN14
Iin[17] => Add3.IN14
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN13
Iin[18] => Add3.IN13
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN12
Iin[19] => Add3.IN12
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN11
Iin[20] => Add3.IN11
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add1.IN44
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[9] => Add0.IN22
Qin[10] => Add1.IN43
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN21
Qin[11] => Add1.IN42
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN20
Qin[12] => Add1.IN41
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN19
Qin[13] => Add1.IN40
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN18
Qin[14] => Add1.IN39
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN17
Qin[15] => Add1.IN38
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN16
Qin[16] => Add1.IN37
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN15
Qin[17] => Add1.IN36
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN14
Qin[18] => Add1.IN35
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN13
Qin[19] => Add1.IN34
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN12
Qin[20] => Add1.IN33
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN11
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage10
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[10] => Add2.IN22
Iin[10] => Add3.IN22
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN21
Iin[11] => Add3.IN21
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN20
Iin[12] => Add3.IN20
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN19
Iin[13] => Add3.IN19
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN18
Iin[14] => Add3.IN18
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN17
Iin[15] => Add3.IN17
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN16
Iin[16] => Add3.IN16
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN15
Iin[17] => Add3.IN15
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN14
Iin[18] => Add3.IN14
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN13
Iin[19] => Add3.IN13
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN12
Iin[20] => Add3.IN12
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add1.IN44
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[10] => Add0.IN22
Qin[11] => Add1.IN43
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN21
Qin[12] => Add1.IN42
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN20
Qin[13] => Add1.IN41
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN19
Qin[14] => Add1.IN40
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN18
Qin[15] => Add1.IN39
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN17
Qin[16] => Add1.IN38
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN16
Qin[17] => Add1.IN37
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN15
Qin[18] => Add1.IN36
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN14
Qin[19] => Add1.IN35
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN13
Qin[20] => Add1.IN34
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN12
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage11
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[11] => Add2.IN22
Iin[11] => Add3.IN22
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN21
Iin[12] => Add3.IN21
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN20
Iin[13] => Add3.IN20
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN19
Iin[14] => Add3.IN19
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN18
Iin[15] => Add3.IN18
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN17
Iin[16] => Add3.IN17
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN16
Iin[17] => Add3.IN16
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN15
Iin[18] => Add3.IN15
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN14
Iin[19] => Add3.IN14
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN13
Iin[20] => Add3.IN13
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add1.IN44
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[11] => Add0.IN22
Qin[12] => Add1.IN43
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN21
Qin[13] => Add1.IN42
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN20
Qin[14] => Add1.IN41
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN19
Qin[15] => Add1.IN40
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN18
Qin[16] => Add1.IN39
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN17
Qin[17] => Add1.IN38
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN16
Qin[18] => Add1.IN37
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN15
Qin[19] => Add1.IN36
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN14
Qin[20] => Add1.IN35
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN13
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage12
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[12] => Add2.IN22
Iin[12] => Add3.IN22
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN21
Iin[13] => Add3.IN21
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN20
Iin[14] => Add3.IN20
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN19
Iin[15] => Add3.IN19
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN18
Iin[16] => Add3.IN18
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN17
Iin[17] => Add3.IN17
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN16
Iin[18] => Add3.IN16
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN15
Iin[19] => Add3.IN15
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN14
Iin[20] => Add3.IN14
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add2.IN13
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Iin[21] => Add3.IN13
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[12] => Add1.IN44
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[12] => Add0.IN22
Qin[13] => Add1.IN43
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN21
Qin[14] => Add1.IN42
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN20
Qin[15] => Add1.IN41
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN19
Qin[16] => Add1.IN40
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN18
Qin[17] => Add1.IN39
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN17
Qin[18] => Add1.IN38
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN16
Qin[19] => Add1.IN37
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN15
Qin[20] => Add1.IN36
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN14
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add1.IN35
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
Qin[21] => Add0.IN13
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage13
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[13] => Add2.IN22
Iin[13] => Add3.IN22
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN21
Iin[14] => Add3.IN21
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN20
Iin[15] => Add3.IN20
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN19
Iin[16] => Add3.IN19
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN18
Iin[17] => Add3.IN18
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN17
Iin[18] => Add3.IN17
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN16
Iin[19] => Add3.IN16
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN15
Iin[20] => Add3.IN15
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add2.IN13
Iin[21] => Add2.IN14
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Iin[21] => Add3.IN13
Iin[21] => Add3.IN14
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[13] => Add1.IN44
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[13] => Add0.IN22
Qin[14] => Add1.IN43
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN21
Qin[15] => Add1.IN42
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN20
Qin[16] => Add1.IN41
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN19
Qin[17] => Add1.IN40
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN18
Qin[18] => Add1.IN39
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN17
Qin[19] => Add1.IN38
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN16
Qin[20] => Add1.IN37
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN15
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add1.IN35
Qin[21] => Add1.IN36
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
Qin[21] => Add0.IN13
Qin[21] => Add0.IN14
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage14
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[14] => Add2.IN22
Iin[14] => Add3.IN22
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN21
Iin[15] => Add3.IN21
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN20
Iin[16] => Add3.IN20
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN19
Iin[17] => Add3.IN19
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN18
Iin[18] => Add3.IN18
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN17
Iin[19] => Add3.IN17
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN16
Iin[20] => Add3.IN16
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add2.IN13
Iin[21] => Add2.IN14
Iin[21] => Add2.IN15
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Iin[21] => Add3.IN13
Iin[21] => Add3.IN14
Iin[21] => Add3.IN15
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[14] => Add1.IN44
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[14] => Add0.IN22
Qin[15] => Add1.IN43
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN21
Qin[16] => Add1.IN42
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN20
Qin[17] => Add1.IN41
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN19
Qin[18] => Add1.IN40
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN18
Qin[19] => Add1.IN39
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN17
Qin[20] => Add1.IN38
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN16
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add1.IN35
Qin[21] => Add1.IN36
Qin[21] => Add1.IN37
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
Qin[21] => Add0.IN13
Qin[21] => Add0.IN14
Qin[21] => Add0.IN15
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage15
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[15] => Add2.IN22
Iin[15] => Add3.IN22
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN21
Iin[16] => Add3.IN21
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN20
Iin[17] => Add3.IN20
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN19
Iin[18] => Add3.IN19
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN18
Iin[19] => Add3.IN18
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN17
Iin[20] => Add3.IN17
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add2.IN13
Iin[21] => Add2.IN14
Iin[21] => Add2.IN15
Iin[21] => Add2.IN16
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Iin[21] => Add3.IN13
Iin[21] => Add3.IN14
Iin[21] => Add3.IN15
Iin[21] => Add3.IN16
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[15] => Add1.IN44
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[15] => Add0.IN22
Qin[16] => Add1.IN43
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN21
Qin[17] => Add1.IN42
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN20
Qin[18] => Add1.IN41
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN19
Qin[19] => Add1.IN40
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN18
Qin[20] => Add1.IN39
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN17
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add1.IN35
Qin[21] => Add1.IN36
Qin[21] => Add1.IN37
Qin[21] => Add1.IN38
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
Qin[21] => Add0.IN13
Qin[21] => Add0.IN14
Qin[21] => Add0.IN15
Qin[21] => Add0.IN16
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage16
clk => Iout[20]~reg0.CLK
clk => Iout[19]~reg0.CLK
clk => Iout[18]~reg0.CLK
clk => Iout[17]~reg0.CLK
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[21]~reg0.CLK
clk => Qout[20]~reg0.CLK
clk => Qout[19]~reg0.CLK
clk => Qout[18]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[18]~reg0.CLK
clk => PHout[17]~reg0.CLK
clk => PHout[16]~reg0.CLK
clk => PHout[15]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[21]~reg0.CLK
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Iout~36.OUTPUTSELECT
reset => Iout~37.OUTPUTSELECT
reset => Iout~38.OUTPUTSELECT
reset => Iout~39.OUTPUTSELECT
reset => Iout~40.OUTPUTSELECT
reset => Iout~41.OUTPUTSELECT
reset => Iout~42.OUTPUTSELECT
reset => Iout~43.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => Qout~36.OUTPUTSELECT
reset => Qout~37.OUTPUTSELECT
reset => Qout~38.OUTPUTSELECT
reset => Qout~39.OUTPUTSELECT
reset => Qout~40.OUTPUTSELECT
reset => Qout~41.OUTPUTSELECT
reset => Qout~42.OUTPUTSELECT
reset => Qout~43.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
reset => PHout~30.OUTPUTSELECT
reset => PHout~31.OUTPUTSELECT
reset => PHout~32.OUTPUTSELECT
reset => PHout~33.OUTPUTSELECT
reset => PHout~34.OUTPUTSELECT
reset => PHout~35.OUTPUTSELECT
reset => PHout~36.OUTPUTSELECT
reset => PHout~37.OUTPUTSELECT
Iin[0] => Add0.IN44
Iin[0] => Add1.IN22
Iin[1] => Add0.IN43
Iin[1] => Add1.IN21
Iin[2] => Add0.IN42
Iin[2] => Add1.IN20
Iin[3] => Add0.IN41
Iin[3] => Add1.IN19
Iin[4] => Add0.IN40
Iin[4] => Add1.IN18
Iin[5] => Add0.IN39
Iin[5] => Add1.IN17
Iin[6] => Add0.IN38
Iin[6] => Add1.IN16
Iin[7] => Add0.IN37
Iin[7] => Add1.IN15
Iin[8] => Add0.IN36
Iin[8] => Add1.IN14
Iin[9] => Add0.IN35
Iin[9] => Add1.IN13
Iin[10] => Add0.IN34
Iin[10] => Add1.IN12
Iin[11] => Add0.IN33
Iin[11] => Add1.IN11
Iin[12] => Add0.IN32
Iin[12] => Add1.IN10
Iin[13] => Add0.IN31
Iin[13] => Add1.IN9
Iin[14] => Add0.IN30
Iin[14] => Add1.IN8
Iin[15] => Add0.IN29
Iin[15] => Add1.IN7
Iin[16] => Add0.IN28
Iin[16] => Add1.IN6
Iin[16] => Add2.IN22
Iin[16] => Add3.IN22
Iin[17] => Add0.IN27
Iin[17] => Add1.IN5
Iin[17] => Add2.IN21
Iin[17] => Add3.IN21
Iin[18] => Add0.IN26
Iin[18] => Add1.IN4
Iin[18] => Add2.IN20
Iin[18] => Add3.IN20
Iin[19] => Add0.IN25
Iin[19] => Add1.IN3
Iin[19] => Add2.IN19
Iin[19] => Add3.IN19
Iin[20] => Add0.IN24
Iin[20] => Add1.IN2
Iin[20] => Add2.IN18
Iin[20] => Add3.IN18
Iin[21] => Add0.IN23
Iin[21] => Add1.IN1
Iin[21] => Add2.IN1
Iin[21] => Add2.IN2
Iin[21] => Add2.IN3
Iin[21] => Add2.IN4
Iin[21] => Add2.IN5
Iin[21] => Add2.IN6
Iin[21] => Add2.IN7
Iin[21] => Add2.IN8
Iin[21] => Add2.IN9
Iin[21] => Add2.IN10
Iin[21] => Add2.IN11
Iin[21] => Add2.IN12
Iin[21] => Add2.IN13
Iin[21] => Add2.IN14
Iin[21] => Add2.IN15
Iin[21] => Add2.IN16
Iin[21] => Add2.IN17
Iin[21] => Add3.IN1
Iin[21] => Add3.IN2
Iin[21] => Add3.IN3
Iin[21] => Add3.IN4
Iin[21] => Add3.IN5
Iin[21] => Add3.IN6
Iin[21] => Add3.IN7
Iin[21] => Add3.IN8
Iin[21] => Add3.IN9
Iin[21] => Add3.IN10
Iin[21] => Add3.IN11
Iin[21] => Add3.IN12
Iin[21] => Add3.IN13
Iin[21] => Add3.IN14
Iin[21] => Add3.IN15
Iin[21] => Add3.IN16
Iin[21] => Add3.IN17
Qin[0] => Add2.IN44
Qin[0] => Add3.IN44
Qin[1] => Add2.IN43
Qin[1] => Add3.IN43
Qin[2] => Add2.IN42
Qin[2] => Add3.IN42
Qin[3] => Add2.IN41
Qin[3] => Add3.IN41
Qin[4] => Add2.IN40
Qin[4] => Add3.IN40
Qin[5] => Add2.IN39
Qin[5] => Add3.IN39
Qin[6] => Add2.IN38
Qin[6] => Add3.IN38
Qin[7] => Add2.IN37
Qin[7] => Add3.IN37
Qin[8] => Add2.IN36
Qin[8] => Add3.IN36
Qin[9] => Add2.IN35
Qin[9] => Add3.IN35
Qin[10] => Add2.IN34
Qin[10] => Add3.IN34
Qin[11] => Add2.IN33
Qin[11] => Add3.IN33
Qin[12] => Add2.IN32
Qin[12] => Add3.IN32
Qin[13] => Add2.IN31
Qin[13] => Add3.IN31
Qin[14] => Add2.IN30
Qin[14] => Add3.IN30
Qin[15] => Add2.IN29
Qin[15] => Add3.IN29
Qin[16] => Add1.IN44
Qin[16] => Add2.IN28
Qin[16] => Add3.IN28
Qin[16] => Add0.IN22
Qin[17] => Add1.IN43
Qin[17] => Add2.IN27
Qin[17] => Add3.IN27
Qin[17] => Add0.IN21
Qin[18] => Add1.IN42
Qin[18] => Add2.IN26
Qin[18] => Add3.IN26
Qin[18] => Add0.IN20
Qin[19] => Add1.IN41
Qin[19] => Add2.IN25
Qin[19] => Add3.IN25
Qin[19] => Add0.IN19
Qin[20] => Add1.IN40
Qin[20] => Add2.IN24
Qin[20] => Add3.IN24
Qin[20] => Add0.IN18
Qin[21] => Add1.IN23
Qin[21] => Add1.IN24
Qin[21] => Add1.IN25
Qin[21] => Add1.IN26
Qin[21] => Add1.IN27
Qin[21] => Add1.IN28
Qin[21] => Add1.IN29
Qin[21] => Add1.IN30
Qin[21] => Add1.IN31
Qin[21] => Add1.IN32
Qin[21] => Add1.IN33
Qin[21] => Add1.IN34
Qin[21] => Add1.IN35
Qin[21] => Add1.IN36
Qin[21] => Add1.IN37
Qin[21] => Add1.IN38
Qin[21] => Add1.IN39
Qin[21] => Add2.IN23
Qin[21] => Add3.IN23
Qin[21] => Add0.IN1
Qin[21] => Add0.IN2
Qin[21] => Add0.IN3
Qin[21] => Add0.IN4
Qin[21] => Add0.IN5
Qin[21] => Add0.IN6
Qin[21] => Add0.IN7
Qin[21] => Add0.IN8
Qin[21] => Add0.IN9
Qin[21] => Add0.IN10
Qin[21] => Add0.IN11
Qin[21] => Add0.IN12
Qin[21] => Add0.IN13
Qin[21] => Add0.IN14
Qin[21] => Add0.IN15
Qin[21] => Add0.IN16
Qin[21] => Add0.IN17
PHin[0] => Add4.IN38
PHin[0] => Add5.IN19
PHin[1] => Add4.IN37
PHin[1] => Add5.IN18
PHin[2] => Add4.IN36
PHin[2] => Add5.IN17
PHin[3] => Add4.IN35
PHin[3] => Add5.IN16
PHin[4] => Add4.IN34
PHin[4] => Add5.IN15
PHin[5] => Add4.IN33
PHin[5] => Add5.IN14
PHin[6] => Add4.IN32
PHin[6] => Add5.IN13
PHin[7] => Add4.IN31
PHin[7] => Add5.IN12
PHin[8] => Add4.IN30
PHin[8] => Add5.IN11
PHin[9] => Add4.IN29
PHin[9] => Add5.IN10
PHin[10] => Add4.IN28
PHin[10] => Add5.IN9
PHin[11] => Add4.IN27
PHin[11] => Add5.IN8
PHin[12] => Add4.IN26
PHin[12] => Add5.IN7
PHin[13] => Add4.IN25
PHin[13] => Add5.IN6
PHin[14] => Add4.IN24
PHin[14] => Add5.IN5
PHin[15] => Add4.IN23
PHin[15] => Add5.IN4
PHin[16] => Add4.IN22
PHin[16] => Add5.IN3
PHin[17] => Add4.IN21
PHin[17] => Add5.IN2
PHin[18] => Add4.IN20
PHin[18] => Add5.IN1
PHin[18] => Iout~0.OUTPUTSELECT
PHin[18] => Iout~1.OUTPUTSELECT
PHin[18] => Iout~2.OUTPUTSELECT
PHin[18] => Iout~3.OUTPUTSELECT
PHin[18] => Iout~4.OUTPUTSELECT
PHin[18] => Iout~5.OUTPUTSELECT
PHin[18] => Iout~6.OUTPUTSELECT
PHin[18] => Iout~7.OUTPUTSELECT
PHin[18] => Iout~8.OUTPUTSELECT
PHin[18] => Iout~9.OUTPUTSELECT
PHin[18] => Iout~10.OUTPUTSELECT
PHin[18] => Iout~11.OUTPUTSELECT
PHin[18] => Iout~12.OUTPUTSELECT
PHin[18] => Iout~13.OUTPUTSELECT
PHin[18] => Iout~14.OUTPUTSELECT
PHin[18] => Iout~15.OUTPUTSELECT
PHin[18] => Iout~16.OUTPUTSELECT
PHin[18] => Iout~17.OUTPUTSELECT
PHin[18] => Iout~18.OUTPUTSELECT
PHin[18] => Iout~19.OUTPUTSELECT
PHin[18] => Iout~20.OUTPUTSELECT
PHin[18] => Iout~21.OUTPUTSELECT
PHin[18] => Qout~0.OUTPUTSELECT
PHin[18] => Qout~1.OUTPUTSELECT
PHin[18] => Qout~2.OUTPUTSELECT
PHin[18] => Qout~3.OUTPUTSELECT
PHin[18] => Qout~4.OUTPUTSELECT
PHin[18] => Qout~5.OUTPUTSELECT
PHin[18] => Qout~6.OUTPUTSELECT
PHin[18] => Qout~7.OUTPUTSELECT
PHin[18] => Qout~8.OUTPUTSELECT
PHin[18] => Qout~9.OUTPUTSELECT
PHin[18] => Qout~10.OUTPUTSELECT
PHin[18] => Qout~11.OUTPUTSELECT
PHin[18] => Qout~12.OUTPUTSELECT
PHin[18] => Qout~13.OUTPUTSELECT
PHin[18] => Qout~14.OUTPUTSELECT
PHin[18] => Qout~15.OUTPUTSELECT
PHin[18] => Qout~16.OUTPUTSELECT
PHin[18] => Qout~17.OUTPUTSELECT
PHin[18] => Qout~18.OUTPUTSELECT
PHin[18] => Qout~19.OUTPUTSELECT
PHin[18] => Qout~20.OUTPUTSELECT
PHin[18] => Qout~21.OUTPUTSELECT
PHin[18] => PHout~0.OUTPUTSELECT
PHin[18] => PHout~1.OUTPUTSELECT
PHin[18] => PHout~2.OUTPUTSELECT
PHin[18] => PHout~3.OUTPUTSELECT
PHin[18] => PHout~4.OUTPUTSELECT
PHin[18] => PHout~5.OUTPUTSELECT
PHin[18] => PHout~6.OUTPUTSELECT
PHin[18] => PHout~7.OUTPUTSELECT
PHin[18] => PHout~8.OUTPUTSELECT
PHin[18] => PHout~9.OUTPUTSELECT
PHin[18] => PHout~10.OUTPUTSELECT
PHin[18] => PHout~11.OUTPUTSELECT
PHin[18] => PHout~12.OUTPUTSELECT
PHin[18] => PHout~13.OUTPUTSELECT
PHin[18] => PHout~14.OUTPUTSELECT
PHin[18] => PHout~15.OUTPUTSELECT
PHin[18] => PHout~16.OUTPUTSELECT
PHin[18] => PHout~17.OUTPUTSELECT
PHin[18] => PHout~18.OUTPUTSELECT
coeff[0] => Add5.IN38
coeff[0] => Add4.IN19
coeff[1] => Add5.IN37
coeff[1] => Add4.IN18
coeff[2] => Add5.IN36
coeff[2] => Add4.IN17
coeff[3] => Add5.IN35
coeff[3] => Add4.IN16
coeff[4] => Add5.IN34
coeff[4] => Add4.IN15
coeff[5] => Add5.IN33
coeff[5] => Add4.IN14
coeff[6] => Add5.IN32
coeff[6] => Add4.IN13
coeff[7] => Add5.IN31
coeff[7] => Add4.IN12
coeff[8] => Add5.IN30
coeff[8] => Add4.IN11
coeff[9] => Add5.IN29
coeff[9] => Add4.IN10
coeff[10] => Add5.IN28
coeff[10] => Add4.IN9
coeff[11] => Add5.IN27
coeff[11] => Add4.IN8
coeff[12] => Add5.IN26
coeff[12] => Add4.IN7
coeff[13] => Add5.IN25
coeff[13] => Add4.IN6
coeff[14] => Add5.IN24
coeff[14] => Add4.IN5
coeff[15] => Add5.IN23
coeff[15] => Add4.IN4
coeff[16] => Add5.IN22
coeff[16] => Add4.IN3
coeff[17] => Add5.IN21
coeff[17] => Add4.IN2
coeff[18] => Add5.IN20
coeff[18] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[18] <= Iout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[19] <= Iout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[20] <= Iout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[21] <= Iout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[18] <= Qout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[19] <= Qout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[20] <= Qout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[21] <= Qout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[15] <= PHout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[16] <= PHout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[17] <= PHout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[18] <= PHout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|CIC6_520:f1_inst1_I
clk => cur_count[8].CLK
clk => cur_count[7].CLK
clk => cur_count[6].CLK
clk => cur_count[5].CLK
clk => cur_count[4].CLK
clk => cur_count[3].CLK
clk => cur_count[2].CLK
clk => cur_count[1].CLK
clk => cur_count[0].CLK
clk => ce_out_reg.CLK
clk => input_register[19].CLK
clk => input_register[18].CLK
clk => input_register[17].CLK
clk => input_register[16].CLK
clk => input_register[15].CLK
clk => input_register[14].CLK
clk => input_register[13].CLK
clk => input_register[12].CLK
clk => input_register[11].CLK
clk => input_register[10].CLK
clk => input_register[9].CLK
clk => input_register[8].CLK
clk => input_register[7].CLK
clk => input_register[6].CLK
clk => input_register[5].CLK
clk => input_register[4].CLK
clk => input_register[3].CLK
clk => input_register[2].CLK
clk => input_register[1].CLK
clk => input_register[0].CLK
clk => section_out1[95].CLK
clk => section_out1[94].CLK
clk => section_out1[93].CLK
clk => section_out1[92].CLK
clk => section_out1[91].CLK
clk => section_out1[90].CLK
clk => section_out1[89].CLK
clk => section_out1[88].CLK
clk => section_out1[87].CLK
clk => section_out1[86].CLK
clk => section_out1[85].CLK
clk => section_out1[84].CLK
clk => section_out1[83].CLK
clk => section_out1[82].CLK
clk => section_out1[81].CLK
clk => section_out1[80].CLK
clk => section_out1[79].CLK
clk => section_out1[78].CLK
clk => section_out1[77].CLK
clk => section_out1[76].CLK
clk => section_out1[75].CLK
clk => section_out1[74].CLK
clk => section_out1[73].CLK
clk => section_out1[72].CLK
clk => section_out1[71].CLK
clk => section_out1[70].CLK
clk => section_out1[69].CLK
clk => section_out1[68].CLK
clk => section_out1[67].CLK
clk => section_out1[66].CLK
clk => section_out1[65].CLK
clk => section_out1[64].CLK
clk => section_out1[63].CLK
clk => section_out1[62].CLK
clk => section_out1[61].CLK
clk => section_out1[60].CLK
clk => section_out1[59].CLK
clk => section_out1[58].CLK
clk => section_out1[57].CLK
clk => section_out1[56].CLK
clk => section_out1[55].CLK
clk => section_out1[54].CLK
clk => section_out1[53].CLK
clk => section_out1[52].CLK
clk => section_out1[51].CLK
clk => section_out1[50].CLK
clk => section_out1[49].CLK
clk => section_out1[48].CLK
clk => section_out1[47].CLK
clk => section_out1[46].CLK
clk => section_out1[45].CLK
clk => section_out1[44].CLK
clk => section_out1[43].CLK
clk => section_out1[42].CLK
clk => section_out1[41].CLK
clk => section_out1[40].CLK
clk => section_out1[39].CLK
clk => section_out1[38].CLK
clk => section_out1[37].CLK
clk => section_out1[36].CLK
clk => section_out1[35].CLK
clk => section_out1[34].CLK
clk => section_out1[33].CLK
clk => section_out1[32].CLK
clk => section_out1[31].CLK
clk => section_out1[30].CLK
clk => section_out1[29].CLK
clk => section_out1[28].CLK
clk => section_out1[27].CLK
clk => section_out1[26].CLK
clk => section_out1[25].CLK
clk => section_out1[24].CLK
clk => section_out1[23].CLK
clk => section_out1[22].CLK
clk => section_out1[21].CLK
clk => section_out1[20].CLK
clk => section_out1[19].CLK
clk => section_out1[18].CLK
clk => section_out1[17].CLK
clk => section_out1[16].CLK
clk => section_out1[15].CLK
clk => section_out1[14].CLK
clk => section_out1[13].CLK
clk => section_out1[12].CLK
clk => section_out1[11].CLK
clk => section_out1[10].CLK
clk => section_out1[9].CLK
clk => section_out1[8].CLK
clk => section_out1[7].CLK
clk => section_out1[6].CLK
clk => section_out1[5].CLK
clk => section_out1[4].CLK
clk => section_out1[3].CLK
clk => section_out1[2].CLK
clk => section_out1[1].CLK
clk => section_out1[0].CLK
clk => section_out2[95].CLK
clk => section_out2[94].CLK
clk => section_out2[93].CLK
clk => section_out2[92].CLK
clk => section_out2[91].CLK
clk => section_out2[90].CLK
clk => section_out2[89].CLK
clk => section_out2[88].CLK
clk => section_out2[87].CLK
clk => section_out2[86].CLK
clk => section_out2[85].CLK
clk => section_out2[84].CLK
clk => section_out2[83].CLK
clk => section_out2[82].CLK
clk => section_out2[81].CLK
clk => section_out2[80].CLK
clk => section_out2[79].CLK
clk => section_out2[78].CLK
clk => section_out2[77].CLK
clk => section_out2[76].CLK
clk => section_out2[75].CLK
clk => section_out2[74].CLK
clk => section_out2[73].CLK
clk => section_out2[72].CLK
clk => section_out2[71].CLK
clk => section_out2[70].CLK
clk => section_out2[69].CLK
clk => section_out2[68].CLK
clk => section_out2[67].CLK
clk => section_out2[66].CLK
clk => section_out2[65].CLK
clk => section_out2[64].CLK
clk => section_out2[63].CLK
clk => section_out2[62].CLK
clk => section_out2[61].CLK
clk => section_out2[60].CLK
clk => section_out2[59].CLK
clk => section_out2[58].CLK
clk => section_out2[57].CLK
clk => section_out2[56].CLK
clk => section_out2[55].CLK
clk => section_out2[54].CLK
clk => section_out2[53].CLK
clk => section_out2[52].CLK
clk => section_out2[51].CLK
clk => section_out2[50].CLK
clk => section_out2[49].CLK
clk => section_out2[48].CLK
clk => section_out2[47].CLK
clk => section_out2[46].CLK
clk => section_out2[45].CLK
clk => section_out2[44].CLK
clk => section_out2[43].CLK
clk => section_out2[42].CLK
clk => section_out2[41].CLK
clk => section_out2[40].CLK
clk => section_out2[39].CLK
clk => section_out2[38].CLK
clk => section_out2[37].CLK
clk => section_out2[36].CLK
clk => section_out2[35].CLK
clk => section_out2[34].CLK
clk => section_out2[33].CLK
clk => section_out2[32].CLK
clk => section_out2[31].CLK
clk => section_out2[30].CLK
clk => section_out2[29].CLK
clk => section_out2[28].CLK
clk => section_out2[27].CLK
clk => section_out2[26].CLK
clk => section_out2[25].CLK
clk => section_out2[24].CLK
clk => section_out2[23].CLK
clk => section_out2[22].CLK
clk => section_out2[21].CLK
clk => section_out2[20].CLK
clk => section_out2[19].CLK
clk => section_out2[18].CLK
clk => section_out2[17].CLK
clk => section_out2[16].CLK
clk => section_out2[15].CLK
clk => section_out2[14].CLK
clk => section_out2[13].CLK
clk => section_out2[12].CLK
clk => section_out2[11].CLK
clk => section_out2[10].CLK
clk => section_out2[9].CLK
clk => section_out2[8].CLK
clk => section_out2[7].CLK
clk => section_out2[6].CLK
clk => section_out2[5].CLK
clk => section_out2[4].CLK
clk => section_out2[3].CLK
clk => section_out2[2].CLK
clk => section_out2[1].CLK
clk => section_out2[0].CLK
clk => section_out3[95].CLK
clk => section_out3[94].CLK
clk => section_out3[93].CLK
clk => section_out3[92].CLK
clk => section_out3[91].CLK
clk => section_out3[90].CLK
clk => section_out3[89].CLK
clk => section_out3[88].CLK
clk => section_out3[87].CLK
clk => section_out3[86].CLK
clk => section_out3[85].CLK
clk => section_out3[84].CLK
clk => section_out3[83].CLK
clk => section_out3[82].CLK
clk => section_out3[81].CLK
clk => section_out3[80].CLK
clk => section_out3[79].CLK
clk => section_out3[78].CLK
clk => section_out3[77].CLK
clk => section_out3[76].CLK
clk => section_out3[75].CLK
clk => section_out3[74].CLK
clk => section_out3[73].CLK
clk => section_out3[72].CLK
clk => section_out3[71].CLK
clk => section_out3[70].CLK
clk => section_out3[69].CLK
clk => section_out3[68].CLK
clk => section_out3[67].CLK
clk => section_out3[66].CLK
clk => section_out3[65].CLK
clk => section_out3[64].CLK
clk => section_out3[63].CLK
clk => section_out3[62].CLK
clk => section_out3[61].CLK
clk => section_out3[60].CLK
clk => section_out3[59].CLK
clk => section_out3[58].CLK
clk => section_out3[57].CLK
clk => section_out3[56].CLK
clk => section_out3[55].CLK
clk => section_out3[54].CLK
clk => section_out3[53].CLK
clk => section_out3[52].CLK
clk => section_out3[51].CLK
clk => section_out3[50].CLK
clk => section_out3[49].CLK
clk => section_out3[48].CLK
clk => section_out3[47].CLK
clk => section_out3[46].CLK
clk => section_out3[45].CLK
clk => section_out3[44].CLK
clk => section_out3[43].CLK
clk => section_out3[42].CLK
clk => section_out3[41].CLK
clk => section_out3[40].CLK
clk => section_out3[39].CLK
clk => section_out3[38].CLK
clk => section_out3[37].CLK
clk => section_out3[36].CLK
clk => section_out3[35].CLK
clk => section_out3[34].CLK
clk => section_out3[33].CLK
clk => section_out3[32].CLK
clk => section_out3[31].CLK
clk => section_out3[30].CLK
clk => section_out3[29].CLK
clk => section_out3[28].CLK
clk => section_out3[27].CLK
clk => section_out3[26].CLK
clk => section_out3[25].CLK
clk => section_out3[24].CLK
clk => section_out3[23].CLK
clk => section_out3[22].CLK
clk => section_out3[21].CLK
clk => section_out3[20].CLK
clk => section_out3[19].CLK
clk => section_out3[18].CLK
clk => section_out3[17].CLK
clk => section_out3[16].CLK
clk => section_out3[15].CLK
clk => section_out3[14].CLK
clk => section_out3[13].CLK
clk => section_out3[12].CLK
clk => section_out3[11].CLK
clk => section_out3[10].CLK
clk => section_out3[9].CLK
clk => section_out3[8].CLK
clk => section_out3[7].CLK
clk => section_out3[6].CLK
clk => section_out3[5].CLK
clk => section_out3[4].CLK
clk => section_out3[3].CLK
clk => section_out3[2].CLK
clk => section_out3[1].CLK
clk => section_out3[0].CLK
clk => section_out4[95].CLK
clk => section_out4[94].CLK
clk => section_out4[93].CLK
clk => section_out4[92].CLK
clk => section_out4[91].CLK
clk => section_out4[90].CLK
clk => section_out4[89].CLK
clk => section_out4[88].CLK
clk => section_out4[87].CLK
clk => section_out4[86].CLK
clk => section_out4[85].CLK
clk => section_out4[84].CLK
clk => section_out4[83].CLK
clk => section_out4[82].CLK
clk => section_out4[81].CLK
clk => section_out4[80].CLK
clk => section_out4[79].CLK
clk => section_out4[78].CLK
clk => section_out4[77].CLK
clk => section_out4[76].CLK
clk => section_out4[75].CLK
clk => section_out4[74].CLK
clk => section_out4[73].CLK
clk => section_out4[72].CLK
clk => section_out4[71].CLK
clk => section_out4[70].CLK
clk => section_out4[69].CLK
clk => section_out4[68].CLK
clk => section_out4[67].CLK
clk => section_out4[66].CLK
clk => section_out4[65].CLK
clk => section_out4[64].CLK
clk => section_out4[63].CLK
clk => section_out4[62].CLK
clk => section_out4[61].CLK
clk => section_out4[60].CLK
clk => section_out4[59].CLK
clk => section_out4[58].CLK
clk => section_out4[57].CLK
clk => section_out4[56].CLK
clk => section_out4[55].CLK
clk => section_out4[54].CLK
clk => section_out4[53].CLK
clk => section_out4[52].CLK
clk => section_out4[51].CLK
clk => section_out4[50].CLK
clk => section_out4[49].CLK
clk => section_out4[48].CLK
clk => section_out4[47].CLK
clk => section_out4[46].CLK
clk => section_out4[45].CLK
clk => section_out4[44].CLK
clk => section_out4[43].CLK
clk => section_out4[42].CLK
clk => section_out4[41].CLK
clk => section_out4[40].CLK
clk => section_out4[39].CLK
clk => section_out4[38].CLK
clk => section_out4[37].CLK
clk => section_out4[36].CLK
clk => section_out4[35].CLK
clk => section_out4[34].CLK
clk => section_out4[33].CLK
clk => section_out4[32].CLK
clk => section_out4[31].CLK
clk => section_out4[30].CLK
clk => section_out4[29].CLK
clk => section_out4[28].CLK
clk => section_out4[27].CLK
clk => section_out4[26].CLK
clk => section_out4[25].CLK
clk => section_out4[24].CLK
clk => section_out4[23].CLK
clk => section_out4[22].CLK
clk => section_out4[21].CLK
clk => section_out4[20].CLK
clk => section_out4[19].CLK
clk => section_out4[18].CLK
clk => section_out4[17].CLK
clk => section_out4[16].CLK
clk => section_out4[15].CLK
clk => section_out4[14].CLK
clk => section_out4[13].CLK
clk => section_out4[12].CLK
clk => section_out4[11].CLK
clk => section_out4[10].CLK
clk => section_out4[9].CLK
clk => section_out4[8].CLK
clk => section_out4[7].CLK
clk => section_out4[6].CLK
clk => section_out4[5].CLK
clk => section_out4[4].CLK
clk => section_out4[3].CLK
clk => section_out4[2].CLK
clk => section_out4[1].CLK
clk => section_out4[0].CLK
clk => section_out5[95].CLK
clk => section_out5[94].CLK
clk => section_out5[93].CLK
clk => section_out5[92].CLK
clk => section_out5[91].CLK
clk => section_out5[90].CLK
clk => section_out5[89].CLK
clk => section_out5[88].CLK
clk => section_out5[87].CLK
clk => section_out5[86].CLK
clk => section_out5[85].CLK
clk => section_out5[84].CLK
clk => section_out5[83].CLK
clk => section_out5[82].CLK
clk => section_out5[81].CLK
clk => section_out5[80].CLK
clk => section_out5[79].CLK
clk => section_out5[78].CLK
clk => section_out5[77].CLK
clk => section_out5[76].CLK
clk => section_out5[75].CLK
clk => section_out5[74].CLK
clk => section_out5[73].CLK
clk => section_out5[72].CLK
clk => section_out5[71].CLK
clk => section_out5[70].CLK
clk => section_out5[69].CLK
clk => section_out5[68].CLK
clk => section_out5[67].CLK
clk => section_out5[66].CLK
clk => section_out5[65].CLK
clk => section_out5[64].CLK
clk => section_out5[63].CLK
clk => section_out5[62].CLK
clk => section_out5[61].CLK
clk => section_out5[60].CLK
clk => section_out5[59].CLK
clk => section_out5[58].CLK
clk => section_out5[57].CLK
clk => section_out5[56].CLK
clk => section_out5[55].CLK
clk => section_out5[54].CLK
clk => section_out5[53].CLK
clk => section_out5[52].CLK
clk => section_out5[51].CLK
clk => section_out5[50].CLK
clk => section_out5[49].CLK
clk => section_out5[48].CLK
clk => section_out5[47].CLK
clk => section_out5[46].CLK
clk => section_out5[45].CLK
clk => section_out5[44].CLK
clk => section_out5[43].CLK
clk => section_out5[42].CLK
clk => section_out5[41].CLK
clk => section_out5[40].CLK
clk => section_out5[39].CLK
clk => section_out5[38].CLK
clk => section_out5[37].CLK
clk => section_out5[36].CLK
clk => section_out5[35].CLK
clk => section_out5[34].CLK
clk => section_out5[33].CLK
clk => section_out5[32].CLK
clk => section_out5[31].CLK
clk => section_out5[30].CLK
clk => section_out5[29].CLK
clk => section_out5[28].CLK
clk => section_out5[27].CLK
clk => section_out5[26].CLK
clk => section_out5[25].CLK
clk => section_out5[24].CLK
clk => section_out5[23].CLK
clk => section_out5[22].CLK
clk => section_out5[21].CLK
clk => section_out5[20].CLK
clk => section_out5[19].CLK
clk => section_out5[18].CLK
clk => section_out5[17].CLK
clk => section_out5[16].CLK
clk => section_out5[15].CLK
clk => section_out5[14].CLK
clk => section_out5[13].CLK
clk => section_out5[12].CLK
clk => section_out5[11].CLK
clk => section_out5[10].CLK
clk => section_out5[9].CLK
clk => section_out5[8].CLK
clk => section_out5[7].CLK
clk => section_out5[6].CLK
clk => section_out5[5].CLK
clk => section_out5[4].CLK
clk => section_out5[3].CLK
clk => section_out5[2].CLK
clk => section_out5[1].CLK
clk => section_out5[0].CLK
clk => section_out6[95].CLK
clk => section_out6[94].CLK
clk => section_out6[93].CLK
clk => section_out6[92].CLK
clk => section_out6[91].CLK
clk => section_out6[90].CLK
clk => section_out6[89].CLK
clk => section_out6[88].CLK
clk => section_out6[87].CLK
clk => section_out6[86].CLK
clk => section_out6[85].CLK
clk => section_out6[84].CLK
clk => section_out6[83].CLK
clk => section_out6[82].CLK
clk => section_out6[81].CLK
clk => section_out6[80].CLK
clk => section_out6[79].CLK
clk => section_out6[78].CLK
clk => section_out6[77].CLK
clk => section_out6[76].CLK
clk => section_out6[75].CLK
clk => section_out6[74].CLK
clk => section_out6[73].CLK
clk => section_out6[72].CLK
clk => section_out6[71].CLK
clk => section_out6[70].CLK
clk => section_out6[69].CLK
clk => section_out6[68].CLK
clk => section_out6[67].CLK
clk => section_out6[66].CLK
clk => section_out6[65].CLK
clk => section_out6[64].CLK
clk => section_out6[63].CLK
clk => section_out6[62].CLK
clk => section_out6[61].CLK
clk => section_out6[60].CLK
clk => section_out6[59].CLK
clk => section_out6[58].CLK
clk => section_out6[57].CLK
clk => section_out6[56].CLK
clk => section_out6[55].CLK
clk => section_out6[54].CLK
clk => section_out6[53].CLK
clk => section_out6[52].CLK
clk => section_out6[51].CLK
clk => section_out6[50].CLK
clk => section_out6[49].CLK
clk => section_out6[48].CLK
clk => section_out6[47].CLK
clk => section_out6[46].CLK
clk => section_out6[45].CLK
clk => section_out6[44].CLK
clk => section_out6[43].CLK
clk => section_out6[42].CLK
clk => section_out6[41].CLK
clk => section_out6[40].CLK
clk => section_out6[39].CLK
clk => section_out6[38].CLK
clk => section_out6[37].CLK
clk => section_out6[36].CLK
clk => section_out6[35].CLK
clk => section_out6[34].CLK
clk => section_out6[33].CLK
clk => section_out6[32].CLK
clk => section_out6[31].CLK
clk => section_out6[30].CLK
clk => section_out6[29].CLK
clk => section_out6[28].CLK
clk => section_out6[27].CLK
clk => section_out6[26].CLK
clk => section_out6[25].CLK
clk => section_out6[24].CLK
clk => section_out6[23].CLK
clk => section_out6[22].CLK
clk => section_out6[21].CLK
clk => section_out6[20].CLK
clk => section_out6[19].CLK
clk => section_out6[18].CLK
clk => section_out6[17].CLK
clk => section_out6[16].CLK
clk => section_out6[15].CLK
clk => section_out6[14].CLK
clk => section_out6[13].CLK
clk => section_out6[12].CLK
clk => section_out6[11].CLK
clk => section_out6[10].CLK
clk => section_out6[9].CLK
clk => section_out6[8].CLK
clk => section_out6[7].CLK
clk => section_out6[6].CLK
clk => section_out6[5].CLK
clk => section_out6[4].CLK
clk => section_out6[3].CLK
clk => section_out6[2].CLK
clk => section_out6[1].CLK
clk => section_out6[0].CLK
clk => diff1[95].CLK
clk => diff1[94].CLK
clk => diff1[93].CLK
clk => diff1[92].CLK
clk => diff1[91].CLK
clk => diff1[90].CLK
clk => diff1[89].CLK
clk => diff1[88].CLK
clk => diff1[87].CLK
clk => diff1[86].CLK
clk => diff1[85].CLK
clk => diff1[84].CLK
clk => diff1[83].CLK
clk => diff1[82].CLK
clk => diff1[81].CLK
clk => diff1[80].CLK
clk => diff1[79].CLK
clk => diff1[78].CLK
clk => diff1[77].CLK
clk => diff1[76].CLK
clk => diff1[75].CLK
clk => diff1[74].CLK
clk => diff1[73].CLK
clk => diff1[72].CLK
clk => diff1[71].CLK
clk => diff1[70].CLK
clk => diff1[69].CLK
clk => diff1[68].CLK
clk => diff1[67].CLK
clk => diff1[66].CLK
clk => diff1[65].CLK
clk => diff1[64].CLK
clk => diff1[63].CLK
clk => diff1[62].CLK
clk => diff1[61].CLK
clk => diff1[60].CLK
clk => diff1[59].CLK
clk => diff1[58].CLK
clk => diff1[57].CLK
clk => diff1[56].CLK
clk => diff1[55].CLK
clk => diff1[54].CLK
clk => diff1[53].CLK
clk => diff1[52].CLK
clk => diff1[51].CLK
clk => diff1[50].CLK
clk => diff1[49].CLK
clk => diff1[48].CLK
clk => diff1[47].CLK
clk => diff1[46].CLK
clk => diff1[45].CLK
clk => diff1[44].CLK
clk => diff1[43].CLK
clk => diff1[42].CLK
clk => diff1[41].CLK
clk => diff1[40].CLK
clk => diff1[39].CLK
clk => diff1[38].CLK
clk => diff1[37].CLK
clk => diff1[36].CLK
clk => diff1[35].CLK
clk => diff1[34].CLK
clk => diff1[33].CLK
clk => diff1[32].CLK
clk => diff1[31].CLK
clk => diff1[30].CLK
clk => diff1[29].CLK
clk => diff1[28].CLK
clk => diff1[27].CLK
clk => diff1[26].CLK
clk => diff1[25].CLK
clk => diff1[24].CLK
clk => diff1[23].CLK
clk => diff1[22].CLK
clk => diff1[21].CLK
clk => diff1[20].CLK
clk => diff1[19].CLK
clk => diff1[18].CLK
clk => diff1[17].CLK
clk => diff1[16].CLK
clk => diff1[15].CLK
clk => diff1[14].CLK
clk => diff1[13].CLK
clk => diff1[12].CLK
clk => diff1[11].CLK
clk => diff1[10].CLK
clk => diff1[9].CLK
clk => diff1[8].CLK
clk => diff1[7].CLK
clk => diff1[6].CLK
clk => diff1[5].CLK
clk => diff1[4].CLK
clk => diff1[3].CLK
clk => diff1[2].CLK
clk => diff1[1].CLK
clk => diff1[0].CLK
clk => diff2[95].CLK
clk => diff2[94].CLK
clk => diff2[93].CLK
clk => diff2[92].CLK
clk => diff2[91].CLK
clk => diff2[90].CLK
clk => diff2[89].CLK
clk => diff2[88].CLK
clk => diff2[87].CLK
clk => diff2[86].CLK
clk => diff2[85].CLK
clk => diff2[84].CLK
clk => diff2[83].CLK
clk => diff2[82].CLK
clk => diff2[81].CLK
clk => diff2[80].CLK
clk => diff2[79].CLK
clk => diff2[78].CLK
clk => diff2[77].CLK
clk => diff2[76].CLK
clk => diff2[75].CLK
clk => diff2[74].CLK
clk => diff2[73].CLK
clk => diff2[72].CLK
clk => diff2[71].CLK
clk => diff2[70].CLK
clk => diff2[69].CLK
clk => diff2[68].CLK
clk => diff2[67].CLK
clk => diff2[66].CLK
clk => diff2[65].CLK
clk => diff2[64].CLK
clk => diff2[63].CLK
clk => diff2[62].CLK
clk => diff2[61].CLK
clk => diff2[60].CLK
clk => diff2[59].CLK
clk => diff2[58].CLK
clk => diff2[57].CLK
clk => diff2[56].CLK
clk => diff2[55].CLK
clk => diff2[54].CLK
clk => diff2[53].CLK
clk => diff2[52].CLK
clk => diff2[51].CLK
clk => diff2[50].CLK
clk => diff2[49].CLK
clk => diff2[48].CLK
clk => diff2[47].CLK
clk => diff2[46].CLK
clk => diff2[45].CLK
clk => diff2[44].CLK
clk => diff2[43].CLK
clk => diff2[42].CLK
clk => diff2[41].CLK
clk => diff2[40].CLK
clk => diff2[39].CLK
clk => diff2[38].CLK
clk => diff2[37].CLK
clk => diff2[36].CLK
clk => diff2[35].CLK
clk => diff2[34].CLK
clk => diff2[33].CLK
clk => diff2[32].CLK
clk => diff2[31].CLK
clk => diff2[30].CLK
clk => diff2[29].CLK
clk => diff2[28].CLK
clk => diff2[27].CLK
clk => diff2[26].CLK
clk => diff2[25].CLK
clk => diff2[24].CLK
clk => diff2[23].CLK
clk => diff2[22].CLK
clk => diff2[21].CLK
clk => diff2[20].CLK
clk => diff2[19].CLK
clk => diff2[18].CLK
clk => diff2[17].CLK
clk => diff2[16].CLK
clk => diff2[15].CLK
clk => diff2[14].CLK
clk => diff2[13].CLK
clk => diff2[12].CLK
clk => diff2[11].CLK
clk => diff2[10].CLK
clk => diff2[9].CLK
clk => diff2[8].CLK
clk => diff2[7].CLK
clk => diff2[6].CLK
clk => diff2[5].CLK
clk => diff2[4].CLK
clk => diff2[3].CLK
clk => diff2[2].CLK
clk => diff2[1].CLK
clk => diff2[0].CLK
clk => diff3[95].CLK
clk => diff3[94].CLK
clk => diff3[93].CLK
clk => diff3[92].CLK
clk => diff3[91].CLK
clk => diff3[90].CLK
clk => diff3[89].CLK
clk => diff3[88].CLK
clk => diff3[87].CLK
clk => diff3[86].CLK
clk => diff3[85].CLK
clk => diff3[84].CLK
clk => diff3[83].CLK
clk => diff3[82].CLK
clk => diff3[81].CLK
clk => diff3[80].CLK
clk => diff3[79].CLK
clk => diff3[78].CLK
clk => diff3[77].CLK
clk => diff3[76].CLK
clk => diff3[75].CLK
clk => diff3[74].CLK
clk => diff3[73].CLK
clk => diff3[72].CLK
clk => diff3[71].CLK
clk => diff3[70].CLK
clk => diff3[69].CLK
clk => diff3[68].CLK
clk => diff3[67].CLK
clk => diff3[66].CLK
clk => diff3[65].CLK
clk => diff3[64].CLK
clk => diff3[63].CLK
clk => diff3[62].CLK
clk => diff3[61].CLK
clk => diff3[60].CLK
clk => diff3[59].CLK
clk => diff3[58].CLK
clk => diff3[57].CLK
clk => diff3[56].CLK
clk => diff3[55].CLK
clk => diff3[54].CLK
clk => diff3[53].CLK
clk => diff3[52].CLK
clk => diff3[51].CLK
clk => diff3[50].CLK
clk => diff3[49].CLK
clk => diff3[48].CLK
clk => diff3[47].CLK
clk => diff3[46].CLK
clk => diff3[45].CLK
clk => diff3[44].CLK
clk => diff3[43].CLK
clk => diff3[42].CLK
clk => diff3[41].CLK
clk => diff3[40].CLK
clk => diff3[39].CLK
clk => diff3[38].CLK
clk => diff3[37].CLK
clk => diff3[36].CLK
clk => diff3[35].CLK
clk => diff3[34].CLK
clk => diff3[33].CLK
clk => diff3[32].CLK
clk => diff3[31].CLK
clk => diff3[30].CLK
clk => diff3[29].CLK
clk => diff3[28].CLK
clk => diff3[27].CLK
clk => diff3[26].CLK
clk => diff3[25].CLK
clk => diff3[24].CLK
clk => diff3[23].CLK
clk => diff3[22].CLK
clk => diff3[21].CLK
clk => diff3[20].CLK
clk => diff3[19].CLK
clk => diff3[18].CLK
clk => diff3[17].CLK
clk => diff3[16].CLK
clk => diff3[15].CLK
clk => diff3[14].CLK
clk => diff3[13].CLK
clk => diff3[12].CLK
clk => diff3[11].CLK
clk => diff3[10].CLK
clk => diff3[9].CLK
clk => diff3[8].CLK
clk => diff3[7].CLK
clk => diff3[6].CLK
clk => diff3[5].CLK
clk => diff3[4].CLK
clk => diff3[3].CLK
clk => diff3[2].CLK
clk => diff3[1].CLK
clk => diff3[0].CLK
clk => diff4[95].CLK
clk => diff4[94].CLK
clk => diff4[93].CLK
clk => diff4[92].CLK
clk => diff4[91].CLK
clk => diff4[90].CLK
clk => diff4[89].CLK
clk => diff4[88].CLK
clk => diff4[87].CLK
clk => diff4[86].CLK
clk => diff4[85].CLK
clk => diff4[84].CLK
clk => diff4[83].CLK
clk => diff4[82].CLK
clk => diff4[81].CLK
clk => diff4[80].CLK
clk => diff4[79].CLK
clk => diff4[78].CLK
clk => diff4[77].CLK
clk => diff4[76].CLK
clk => diff4[75].CLK
clk => diff4[74].CLK
clk => diff4[73].CLK
clk => diff4[72].CLK
clk => diff4[71].CLK
clk => diff4[70].CLK
clk => diff4[69].CLK
clk => diff4[68].CLK
clk => diff4[67].CLK
clk => diff4[66].CLK
clk => diff4[65].CLK
clk => diff4[64].CLK
clk => diff4[63].CLK
clk => diff4[62].CLK
clk => diff4[61].CLK
clk => diff4[60].CLK
clk => diff4[59].CLK
clk => diff4[58].CLK
clk => diff4[57].CLK
clk => diff4[56].CLK
clk => diff4[55].CLK
clk => diff4[54].CLK
clk => diff4[53].CLK
clk => diff4[52].CLK
clk => diff4[51].CLK
clk => diff4[50].CLK
clk => diff4[49].CLK
clk => diff4[48].CLK
clk => diff4[47].CLK
clk => diff4[46].CLK
clk => diff4[45].CLK
clk => diff4[44].CLK
clk => diff4[43].CLK
clk => diff4[42].CLK
clk => diff4[41].CLK
clk => diff4[40].CLK
clk => diff4[39].CLK
clk => diff4[38].CLK
clk => diff4[37].CLK
clk => diff4[36].CLK
clk => diff4[35].CLK
clk => diff4[34].CLK
clk => diff4[33].CLK
clk => diff4[32].CLK
clk => diff4[31].CLK
clk => diff4[30].CLK
clk => diff4[29].CLK
clk => diff4[28].CLK
clk => diff4[27].CLK
clk => diff4[26].CLK
clk => diff4[25].CLK
clk => diff4[24].CLK
clk => diff4[23].CLK
clk => diff4[22].CLK
clk => diff4[21].CLK
clk => diff4[20].CLK
clk => diff4[19].CLK
clk => diff4[18].CLK
clk => diff4[17].CLK
clk => diff4[16].CLK
clk => diff4[15].CLK
clk => diff4[14].CLK
clk => diff4[13].CLK
clk => diff4[12].CLK
clk => diff4[11].CLK
clk => diff4[10].CLK
clk => diff4[9].CLK
clk => diff4[8].CLK
clk => diff4[7].CLK
clk => diff4[6].CLK
clk => diff4[5].CLK
clk => diff4[4].CLK
clk => diff4[3].CLK
clk => diff4[2].CLK
clk => diff4[1].CLK
clk => diff4[0].CLK
clk => diff5[95].CLK
clk => diff5[94].CLK
clk => diff5[93].CLK
clk => diff5[92].CLK
clk => diff5[91].CLK
clk => diff5[90].CLK
clk => diff5[89].CLK
clk => diff5[88].CLK
clk => diff5[87].CLK
clk => diff5[86].CLK
clk => diff5[85].CLK
clk => diff5[84].CLK
clk => diff5[83].CLK
clk => diff5[82].CLK
clk => diff5[81].CLK
clk => diff5[80].CLK
clk => diff5[79].CLK
clk => diff5[78].CLK
clk => diff5[77].CLK
clk => diff5[76].CLK
clk => diff5[75].CLK
clk => diff5[74].CLK
clk => diff5[73].CLK
clk => diff5[72].CLK
clk => diff5[71].CLK
clk => diff5[70].CLK
clk => diff5[69].CLK
clk => diff5[68].CLK
clk => diff5[67].CLK
clk => diff5[66].CLK
clk => diff5[65].CLK
clk => diff5[64].CLK
clk => diff5[63].CLK
clk => diff5[62].CLK
clk => diff5[61].CLK
clk => diff5[60].CLK
clk => diff5[59].CLK
clk => diff5[58].CLK
clk => diff5[57].CLK
clk => diff5[56].CLK
clk => diff5[55].CLK
clk => diff5[54].CLK
clk => diff5[53].CLK
clk => diff5[52].CLK
clk => diff5[51].CLK
clk => diff5[50].CLK
clk => diff5[49].CLK
clk => diff5[48].CLK
clk => diff5[47].CLK
clk => diff5[46].CLK
clk => diff5[45].CLK
clk => diff5[44].CLK
clk => diff5[43].CLK
clk => diff5[42].CLK
clk => diff5[41].CLK
clk => diff5[40].CLK
clk => diff5[39].CLK
clk => diff5[38].CLK
clk => diff5[37].CLK
clk => diff5[36].CLK
clk => diff5[35].CLK
clk => diff5[34].CLK
clk => diff5[33].CLK
clk => diff5[32].CLK
clk => diff5[31].CLK
clk => diff5[30].CLK
clk => diff5[29].CLK
clk => diff5[28].CLK
clk => diff5[27].CLK
clk => diff5[26].CLK
clk => diff5[25].CLK
clk => diff5[24].CLK
clk => diff5[23].CLK
clk => diff5[22].CLK
clk => diff5[21].CLK
clk => diff5[20].CLK
clk => diff5[19].CLK
clk => diff5[18].CLK
clk => diff5[17].CLK
clk => diff5[16].CLK
clk => diff5[15].CLK
clk => diff5[14].CLK
clk => diff5[13].CLK
clk => diff5[12].CLK
clk => diff5[11].CLK
clk => diff5[10].CLK
clk => diff5[9].CLK
clk => diff5[8].CLK
clk => diff5[7].CLK
clk => diff5[6].CLK
clk => diff5[5].CLK
clk => diff5[4].CLK
clk => diff5[3].CLK
clk => diff5[2].CLK
clk => diff5[1].CLK
clk => diff5[0].CLK
clk => diff6[95].CLK
clk => diff6[94].CLK
clk => diff6[93].CLK
clk => diff6[92].CLK
clk => diff6[91].CLK
clk => diff6[90].CLK
clk => diff6[89].CLK
clk => diff6[88].CLK
clk => diff6[87].CLK
clk => diff6[86].CLK
clk => diff6[85].CLK
clk => diff6[84].CLK
clk => diff6[83].CLK
clk => diff6[82].CLK
clk => diff6[81].CLK
clk => diff6[80].CLK
clk => diff6[79].CLK
clk => diff6[78].CLK
clk => diff6[77].CLK
clk => diff6[76].CLK
clk => diff6[75].CLK
clk => diff6[74].CLK
clk => diff6[73].CLK
clk => diff6[72].CLK
clk => diff6[71].CLK
clk => diff6[70].CLK
clk => diff6[69].CLK
clk => diff6[68].CLK
clk => diff6[67].CLK
clk => diff6[66].CLK
clk => diff6[65].CLK
clk => diff6[64].CLK
clk => diff6[63].CLK
clk => diff6[62].CLK
clk => diff6[61].CLK
clk => diff6[60].CLK
clk => diff6[59].CLK
clk => diff6[58].CLK
clk => diff6[57].CLK
clk => diff6[56].CLK
clk => diff6[55].CLK
clk => diff6[54].CLK
clk => diff6[53].CLK
clk => diff6[52].CLK
clk => diff6[51].CLK
clk => diff6[50].CLK
clk => diff6[49].CLK
clk => diff6[48].CLK
clk => diff6[47].CLK
clk => diff6[46].CLK
clk => diff6[45].CLK
clk => diff6[44].CLK
clk => diff6[43].CLK
clk => diff6[42].CLK
clk => diff6[41].CLK
clk => diff6[40].CLK
clk => diff6[39].CLK
clk => diff6[38].CLK
clk => diff6[37].CLK
clk => diff6[36].CLK
clk => diff6[35].CLK
clk => diff6[34].CLK
clk => diff6[33].CLK
clk => diff6[32].CLK
clk => diff6[31].CLK
clk => diff6[30].CLK
clk => diff6[29].CLK
clk => diff6[28].CLK
clk => diff6[27].CLK
clk => diff6[26].CLK
clk => diff6[25].CLK
clk => diff6[24].CLK
clk => diff6[23].CLK
clk => diff6[22].CLK
clk => diff6[21].CLK
clk => diff6[20].CLK
clk => diff6[19].CLK
clk => diff6[18].CLK
clk => diff6[17].CLK
clk => diff6[16].CLK
clk => diff6[15].CLK
clk => diff6[14].CLK
clk => diff6[13].CLK
clk => diff6[12].CLK
clk => diff6[11].CLK
clk => diff6[10].CLK
clk => diff6[9].CLK
clk => diff6[8].CLK
clk => diff6[7].CLK
clk => diff6[6].CLK
clk => diff6[5].CLK
clk => diff6[4].CLK
clk => diff6[3].CLK
clk => diff6[2].CLK
clk => diff6[1].CLK
clk => diff6[0].CLK
clk => output_register[95].CLK
clk => output_register[94].CLK
clk => output_register[93].CLK
clk => output_register[92].CLK
clk => output_register[91].CLK
clk => output_register[90].CLK
clk => output_register[89].CLK
clk => output_register[88].CLK
clk => output_register[87].CLK
clk => output_register[86].CLK
clk => output_register[85].CLK
clk => output_register[84].CLK
clk => output_register[83].CLK
clk => output_register[82].CLK
clk => output_register[81].CLK
clk => output_register[80].CLK
clk => output_register[79].CLK
clk => output_register[78].CLK
clk => output_register[77].CLK
clk => output_register[76].CLK
clk => output_register[75].CLK
clk => output_register[74].CLK
clk => output_register[73].CLK
clk => output_register[72].CLK
clk => output_register[71].CLK
clk => output_register[70].CLK
clk => output_register[69].CLK
clk => output_register[68].CLK
clk => output_register[67].CLK
clk => output_register[66].CLK
clk => output_register[65].CLK
clk => output_register[64].CLK
clk => output_register[63].CLK
clk => output_register[62].CLK
clk => output_register[61].CLK
clk => output_register[60].CLK
clk => output_register[59].CLK
clk => output_register[58].CLK
clk => output_register[57].CLK
clk => output_register[56].CLK
clk => output_register[55].CLK
clk => output_register[54].CLK
clk => output_register[53].CLK
clk => output_register[52].CLK
clk => output_register[51].CLK
clk => output_register[50].CLK
clk => output_register[49].CLK
clk => output_register[48].CLK
clk => output_register[47].CLK
clk => output_register[46].CLK
clk => output_register[45].CLK
clk => output_register[44].CLK
clk => output_register[43].CLK
clk => output_register[42].CLK
clk => output_register[41].CLK
clk => output_register[40].CLK
clk => output_register[39].CLK
clk => output_register[38].CLK
clk => output_register[37].CLK
clk => output_register[36].CLK
clk => output_register[35].CLK
clk => output_register[34].CLK
clk => output_register[33].CLK
clk => output_register[32].CLK
clk => output_register[31].CLK
clk => output_register[30].CLK
clk => output_register[29].CLK
clk => output_register[28].CLK
clk => output_register[27].CLK
clk => output_register[26].CLK
clk => output_register[25].CLK
clk => output_register[24].CLK
clk => output_register[23].CLK
clk => output_register[22].CLK
clk => output_register[21].CLK
clk => output_register[20].CLK
clk => output_register[19].CLK
clk => output_register[18].CLK
clk => output_register[17].CLK
clk => output_register[16].CLK
clk => output_register[15].CLK
clk => output_register[14].CLK
clk => output_register[13].CLK
clk => output_register[12].CLK
clk => output_register[11].CLK
clk => output_register[10].CLK
clk => output_register[9].CLK
clk => output_register[8].CLK
clk => output_register[7].CLK
clk => output_register[6].CLK
clk => output_register[5].CLK
clk => output_register[4].CLK
clk => output_register[3].CLK
clk => output_register[2].CLK
clk => output_register[1].CLK
clk => output_register[0].CLK
clk => cur_count[9].CLK
clk_enable => phase_1~0.IN0
clk_enable => cur_count[8].ENA
clk_enable => cur_count[7].ENA
clk_enable => cur_count[6].ENA
clk_enable => cur_count[5].ENA
clk_enable => cur_count[4].ENA
clk_enable => cur_count[3].ENA
clk_enable => cur_count[2].ENA
clk_enable => cur_count[1].ENA
clk_enable => cur_count[0].ENA
clk_enable => input_register[19].ENA
clk_enable => input_register[18].ENA
clk_enable => input_register[17].ENA
clk_enable => input_register[16].ENA
clk_enable => input_register[15].ENA
clk_enable => input_register[14].ENA
clk_enable => input_register[13].ENA
clk_enable => input_register[12].ENA
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => section_out1[95].ENA
clk_enable => section_out1[94].ENA
clk_enable => section_out1[93].ENA
clk_enable => section_out1[92].ENA
clk_enable => section_out1[91].ENA
clk_enable => section_out1[90].ENA
clk_enable => section_out1[89].ENA
clk_enable => section_out1[88].ENA
clk_enable => section_out1[87].ENA
clk_enable => section_out1[86].ENA
clk_enable => section_out1[85].ENA
clk_enable => section_out1[84].ENA
clk_enable => section_out1[83].ENA
clk_enable => section_out1[82].ENA
clk_enable => section_out1[81].ENA
clk_enable => section_out1[80].ENA
clk_enable => section_out1[79].ENA
clk_enable => section_out1[78].ENA
clk_enable => section_out1[77].ENA
clk_enable => section_out1[76].ENA
clk_enable => section_out1[75].ENA
clk_enable => section_out1[74].ENA
clk_enable => section_out1[73].ENA
clk_enable => section_out1[72].ENA
clk_enable => section_out1[71].ENA
clk_enable => section_out1[70].ENA
clk_enable => section_out1[69].ENA
clk_enable => section_out1[68].ENA
clk_enable => section_out1[67].ENA
clk_enable => section_out1[66].ENA
clk_enable => section_out1[65].ENA
clk_enable => section_out1[64].ENA
clk_enable => section_out1[63].ENA
clk_enable => section_out1[62].ENA
clk_enable => section_out1[61].ENA
clk_enable => section_out1[60].ENA
clk_enable => section_out1[59].ENA
clk_enable => section_out1[58].ENA
clk_enable => section_out1[57].ENA
clk_enable => section_out1[56].ENA
clk_enable => section_out1[55].ENA
clk_enable => section_out1[54].ENA
clk_enable => section_out1[53].ENA
clk_enable => section_out1[52].ENA
clk_enable => section_out1[51].ENA
clk_enable => section_out1[50].ENA
clk_enable => section_out1[49].ENA
clk_enable => section_out1[48].ENA
clk_enable => section_out1[47].ENA
clk_enable => section_out1[46].ENA
clk_enable => section_out1[45].ENA
clk_enable => section_out1[44].ENA
clk_enable => section_out1[43].ENA
clk_enable => section_out1[42].ENA
clk_enable => section_out1[41].ENA
clk_enable => section_out1[40].ENA
clk_enable => section_out1[39].ENA
clk_enable => section_out1[38].ENA
clk_enable => section_out1[37].ENA
clk_enable => section_out1[36].ENA
clk_enable => section_out1[35].ENA
clk_enable => section_out1[34].ENA
clk_enable => section_out1[33].ENA
clk_enable => section_out1[32].ENA
clk_enable => section_out1[31].ENA
clk_enable => section_out1[30].ENA
clk_enable => section_out1[29].ENA
clk_enable => section_out1[28].ENA
clk_enable => section_out1[27].ENA
clk_enable => section_out1[26].ENA
clk_enable => section_out1[25].ENA
clk_enable => section_out1[24].ENA
clk_enable => section_out1[23].ENA
clk_enable => section_out1[22].ENA
clk_enable => section_out1[21].ENA
clk_enable => section_out1[20].ENA
clk_enable => section_out1[19].ENA
clk_enable => section_out1[18].ENA
clk_enable => section_out1[17].ENA
clk_enable => section_out1[16].ENA
clk_enable => section_out1[15].ENA
clk_enable => section_out1[14].ENA
clk_enable => section_out1[13].ENA
clk_enable => section_out1[12].ENA
clk_enable => section_out1[11].ENA
clk_enable => section_out1[10].ENA
clk_enable => section_out1[9].ENA
clk_enable => section_out1[8].ENA
clk_enable => section_out1[7].ENA
clk_enable => section_out1[6].ENA
clk_enable => section_out1[5].ENA
clk_enable => section_out1[4].ENA
clk_enable => section_out1[3].ENA
clk_enable => section_out1[2].ENA
clk_enable => section_out1[1].ENA
clk_enable => section_out1[0].ENA
clk_enable => section_out2[95].ENA
clk_enable => section_out2[94].ENA
clk_enable => section_out2[93].ENA
clk_enable => section_out2[92].ENA
clk_enable => section_out2[91].ENA
clk_enable => section_out2[90].ENA
clk_enable => section_out2[89].ENA
clk_enable => section_out2[88].ENA
clk_enable => section_out2[87].ENA
clk_enable => section_out2[86].ENA
clk_enable => section_out2[85].ENA
clk_enable => section_out2[84].ENA
clk_enable => section_out2[83].ENA
clk_enable => section_out2[82].ENA
clk_enable => section_out2[81].ENA
clk_enable => section_out2[80].ENA
clk_enable => section_out2[79].ENA
clk_enable => section_out2[78].ENA
clk_enable => section_out2[77].ENA
clk_enable => section_out2[76].ENA
clk_enable => section_out2[75].ENA
clk_enable => section_out2[74].ENA
clk_enable => section_out2[73].ENA
clk_enable => section_out2[72].ENA
clk_enable => section_out2[71].ENA
clk_enable => section_out2[70].ENA
clk_enable => section_out2[69].ENA
clk_enable => section_out2[68].ENA
clk_enable => section_out2[67].ENA
clk_enable => section_out2[66].ENA
clk_enable => section_out2[65].ENA
clk_enable => section_out2[64].ENA
clk_enable => section_out2[63].ENA
clk_enable => section_out2[62].ENA
clk_enable => section_out2[61].ENA
clk_enable => section_out2[60].ENA
clk_enable => section_out2[59].ENA
clk_enable => section_out2[58].ENA
clk_enable => section_out2[57].ENA
clk_enable => section_out2[56].ENA
clk_enable => section_out2[55].ENA
clk_enable => section_out2[54].ENA
clk_enable => section_out2[53].ENA
clk_enable => section_out2[52].ENA
clk_enable => section_out2[51].ENA
clk_enable => section_out2[50].ENA
clk_enable => section_out2[49].ENA
clk_enable => section_out2[48].ENA
clk_enable => section_out2[47].ENA
clk_enable => section_out2[46].ENA
clk_enable => section_out2[45].ENA
clk_enable => section_out2[44].ENA
clk_enable => section_out2[43].ENA
clk_enable => section_out2[42].ENA
clk_enable => section_out2[41].ENA
clk_enable => section_out2[40].ENA
clk_enable => section_out2[39].ENA
clk_enable => section_out2[38].ENA
clk_enable => section_out2[37].ENA
clk_enable => section_out2[36].ENA
clk_enable => section_out2[35].ENA
clk_enable => section_out2[34].ENA
clk_enable => section_out2[33].ENA
clk_enable => section_out2[32].ENA
clk_enable => section_out2[31].ENA
clk_enable => section_out2[30].ENA
clk_enable => section_out2[29].ENA
clk_enable => section_out2[28].ENA
clk_enable => section_out2[27].ENA
clk_enable => section_out2[26].ENA
clk_enable => section_out2[25].ENA
clk_enable => section_out2[24].ENA
clk_enable => section_out2[23].ENA
clk_enable => section_out2[22].ENA
clk_enable => section_out2[21].ENA
clk_enable => section_out2[20].ENA
clk_enable => section_out2[19].ENA
clk_enable => section_out2[18].ENA
clk_enable => section_out2[17].ENA
clk_enable => section_out2[16].ENA
clk_enable => section_out2[15].ENA
clk_enable => section_out2[14].ENA
clk_enable => section_out2[13].ENA
clk_enable => section_out2[12].ENA
clk_enable => section_out2[11].ENA
clk_enable => section_out2[10].ENA
clk_enable => section_out2[9].ENA
clk_enable => section_out2[8].ENA
clk_enable => section_out2[7].ENA
clk_enable => section_out2[6].ENA
clk_enable => section_out2[5].ENA
clk_enable => section_out2[4].ENA
clk_enable => section_out2[3].ENA
clk_enable => section_out2[2].ENA
clk_enable => section_out2[1].ENA
clk_enable => section_out2[0].ENA
clk_enable => section_out3[95].ENA
clk_enable => section_out3[94].ENA
clk_enable => section_out3[93].ENA
clk_enable => section_out3[92].ENA
clk_enable => section_out3[91].ENA
clk_enable => section_out3[90].ENA
clk_enable => section_out3[89].ENA
clk_enable => section_out3[88].ENA
clk_enable => section_out3[87].ENA
clk_enable => section_out3[86].ENA
clk_enable => section_out3[85].ENA
clk_enable => section_out3[84].ENA
clk_enable => section_out3[83].ENA
clk_enable => section_out3[82].ENA
clk_enable => section_out3[81].ENA
clk_enable => section_out3[80].ENA
clk_enable => section_out3[79].ENA
clk_enable => section_out3[78].ENA
clk_enable => section_out3[77].ENA
clk_enable => section_out3[76].ENA
clk_enable => section_out3[75].ENA
clk_enable => section_out3[74].ENA
clk_enable => section_out3[73].ENA
clk_enable => section_out3[72].ENA
clk_enable => section_out3[71].ENA
clk_enable => section_out3[70].ENA
clk_enable => section_out3[69].ENA
clk_enable => section_out3[68].ENA
clk_enable => section_out3[67].ENA
clk_enable => section_out3[66].ENA
clk_enable => section_out3[65].ENA
clk_enable => section_out3[64].ENA
clk_enable => section_out3[63].ENA
clk_enable => section_out3[62].ENA
clk_enable => section_out3[61].ENA
clk_enable => section_out3[60].ENA
clk_enable => section_out3[59].ENA
clk_enable => section_out3[58].ENA
clk_enable => section_out3[57].ENA
clk_enable => section_out3[56].ENA
clk_enable => section_out3[55].ENA
clk_enable => section_out3[54].ENA
clk_enable => section_out3[53].ENA
clk_enable => section_out3[52].ENA
clk_enable => section_out3[51].ENA
clk_enable => section_out3[50].ENA
clk_enable => section_out3[49].ENA
clk_enable => section_out3[48].ENA
clk_enable => section_out3[47].ENA
clk_enable => section_out3[46].ENA
clk_enable => section_out3[45].ENA
clk_enable => section_out3[44].ENA
clk_enable => section_out3[43].ENA
clk_enable => section_out3[42].ENA
clk_enable => section_out3[41].ENA
clk_enable => section_out3[40].ENA
clk_enable => section_out3[39].ENA
clk_enable => section_out3[38].ENA
clk_enable => section_out3[37].ENA
clk_enable => section_out3[36].ENA
clk_enable => section_out3[35].ENA
clk_enable => section_out3[34].ENA
clk_enable => section_out3[33].ENA
clk_enable => section_out3[32].ENA
clk_enable => section_out3[31].ENA
clk_enable => section_out3[30].ENA
clk_enable => section_out3[29].ENA
clk_enable => section_out3[28].ENA
clk_enable => section_out3[27].ENA
clk_enable => section_out3[26].ENA
clk_enable => section_out3[25].ENA
clk_enable => section_out3[24].ENA
clk_enable => section_out3[23].ENA
clk_enable => section_out3[22].ENA
clk_enable => section_out3[21].ENA
clk_enable => section_out3[20].ENA
clk_enable => section_out3[19].ENA
clk_enable => section_out3[18].ENA
clk_enable => section_out3[17].ENA
clk_enable => section_out3[16].ENA
clk_enable => section_out3[15].ENA
clk_enable => section_out3[14].ENA
clk_enable => section_out3[13].ENA
clk_enable => section_out3[12].ENA
clk_enable => section_out3[11].ENA
clk_enable => section_out3[10].ENA
clk_enable => section_out3[9].ENA
clk_enable => section_out3[8].ENA
clk_enable => section_out3[7].ENA
clk_enable => section_out3[6].ENA
clk_enable => section_out3[5].ENA
clk_enable => section_out3[4].ENA
clk_enable => section_out3[3].ENA
clk_enable => section_out3[2].ENA
clk_enable => section_out3[1].ENA
clk_enable => section_out3[0].ENA
clk_enable => section_out4[95].ENA
clk_enable => section_out4[94].ENA
clk_enable => section_out4[93].ENA
clk_enable => section_out4[92].ENA
clk_enable => section_out4[91].ENA
clk_enable => section_out4[90].ENA
clk_enable => section_out4[89].ENA
clk_enable => section_out4[88].ENA
clk_enable => section_out4[87].ENA
clk_enable => section_out4[86].ENA
clk_enable => section_out4[85].ENA
clk_enable => section_out4[84].ENA
clk_enable => section_out4[83].ENA
clk_enable => section_out4[82].ENA
clk_enable => section_out4[81].ENA
clk_enable => section_out4[80].ENA
clk_enable => section_out4[79].ENA
clk_enable => section_out4[78].ENA
clk_enable => section_out4[77].ENA
clk_enable => section_out4[76].ENA
clk_enable => section_out4[75].ENA
clk_enable => section_out4[74].ENA
clk_enable => section_out4[73].ENA
clk_enable => section_out4[72].ENA
clk_enable => section_out4[71].ENA
clk_enable => section_out4[70].ENA
clk_enable => section_out4[69].ENA
clk_enable => section_out4[68].ENA
clk_enable => section_out4[67].ENA
clk_enable => section_out4[66].ENA
clk_enable => section_out4[65].ENA
clk_enable => section_out4[64].ENA
clk_enable => section_out4[63].ENA
clk_enable => section_out4[62].ENA
clk_enable => section_out4[61].ENA
clk_enable => section_out4[60].ENA
clk_enable => section_out4[59].ENA
clk_enable => section_out4[58].ENA
clk_enable => section_out4[57].ENA
clk_enable => section_out4[56].ENA
clk_enable => section_out4[55].ENA
clk_enable => section_out4[54].ENA
clk_enable => section_out4[53].ENA
clk_enable => section_out4[52].ENA
clk_enable => section_out4[51].ENA
clk_enable => section_out4[50].ENA
clk_enable => section_out4[49].ENA
clk_enable => section_out4[48].ENA
clk_enable => section_out4[47].ENA
clk_enable => section_out4[46].ENA
clk_enable => section_out4[45].ENA
clk_enable => section_out4[44].ENA
clk_enable => section_out4[43].ENA
clk_enable => section_out4[42].ENA
clk_enable => section_out4[41].ENA
clk_enable => section_out4[40].ENA
clk_enable => section_out4[39].ENA
clk_enable => section_out4[38].ENA
clk_enable => section_out4[37].ENA
clk_enable => section_out4[36].ENA
clk_enable => section_out4[35].ENA
clk_enable => section_out4[34].ENA
clk_enable => section_out4[33].ENA
clk_enable => section_out4[32].ENA
clk_enable => section_out4[31].ENA
clk_enable => section_out4[30].ENA
clk_enable => section_out4[29].ENA
clk_enable => section_out4[28].ENA
clk_enable => section_out4[27].ENA
clk_enable => section_out4[26].ENA
clk_enable => section_out4[25].ENA
clk_enable => section_out4[24].ENA
clk_enable => section_out4[23].ENA
clk_enable => section_out4[22].ENA
clk_enable => section_out4[21].ENA
clk_enable => section_out4[20].ENA
clk_enable => section_out4[19].ENA
clk_enable => section_out4[18].ENA
clk_enable => section_out4[17].ENA
clk_enable => section_out4[16].ENA
clk_enable => section_out4[15].ENA
clk_enable => section_out4[14].ENA
clk_enable => section_out4[13].ENA
clk_enable => section_out4[12].ENA
clk_enable => section_out4[11].ENA
clk_enable => section_out4[10].ENA
clk_enable => section_out4[9].ENA
clk_enable => section_out4[8].ENA
clk_enable => section_out4[7].ENA
clk_enable => section_out4[6].ENA
clk_enable => section_out4[5].ENA
clk_enable => section_out4[4].ENA
clk_enable => section_out4[3].ENA
clk_enable => section_out4[2].ENA
clk_enable => section_out4[1].ENA
clk_enable => section_out4[0].ENA
clk_enable => section_out5[95].ENA
clk_enable => section_out5[94].ENA
clk_enable => section_out5[93].ENA
clk_enable => section_out5[92].ENA
clk_enable => section_out5[91].ENA
clk_enable => section_out5[90].ENA
clk_enable => section_out5[89].ENA
clk_enable => section_out5[88].ENA
clk_enable => section_out5[87].ENA
clk_enable => section_out5[86].ENA
clk_enable => section_out5[85].ENA
clk_enable => section_out5[84].ENA
clk_enable => section_out5[83].ENA
clk_enable => section_out5[82].ENA
clk_enable => section_out5[81].ENA
clk_enable => section_out5[80].ENA
clk_enable => section_out5[79].ENA
clk_enable => section_out5[78].ENA
clk_enable => section_out5[77].ENA
clk_enable => section_out5[76].ENA
clk_enable => section_out5[75].ENA
clk_enable => section_out5[74].ENA
clk_enable => section_out5[73].ENA
clk_enable => section_out5[72].ENA
clk_enable => section_out5[71].ENA
clk_enable => section_out5[70].ENA
clk_enable => section_out5[69].ENA
clk_enable => section_out5[68].ENA
clk_enable => section_out5[67].ENA
clk_enable => section_out5[66].ENA
clk_enable => section_out5[65].ENA
clk_enable => section_out5[64].ENA
clk_enable => section_out5[63].ENA
clk_enable => section_out5[62].ENA
clk_enable => section_out5[61].ENA
clk_enable => section_out5[60].ENA
clk_enable => section_out5[59].ENA
clk_enable => section_out5[58].ENA
clk_enable => section_out5[57].ENA
clk_enable => section_out5[56].ENA
clk_enable => section_out5[55].ENA
clk_enable => section_out5[54].ENA
clk_enable => section_out5[53].ENA
clk_enable => section_out5[52].ENA
clk_enable => section_out5[51].ENA
clk_enable => section_out5[50].ENA
clk_enable => section_out5[49].ENA
clk_enable => section_out5[48].ENA
clk_enable => section_out5[47].ENA
clk_enable => section_out5[46].ENA
clk_enable => section_out5[45].ENA
clk_enable => section_out5[44].ENA
clk_enable => section_out5[43].ENA
clk_enable => section_out5[42].ENA
clk_enable => section_out5[41].ENA
clk_enable => section_out5[40].ENA
clk_enable => section_out5[39].ENA
clk_enable => section_out5[38].ENA
clk_enable => section_out5[37].ENA
clk_enable => section_out5[36].ENA
clk_enable => section_out5[35].ENA
clk_enable => section_out5[34].ENA
clk_enable => section_out5[33].ENA
clk_enable => section_out5[32].ENA
clk_enable => section_out5[31].ENA
clk_enable => section_out5[30].ENA
clk_enable => section_out5[29].ENA
clk_enable => section_out5[28].ENA
clk_enable => section_out5[27].ENA
clk_enable => section_out5[26].ENA
clk_enable => section_out5[25].ENA
clk_enable => section_out5[24].ENA
clk_enable => section_out5[23].ENA
clk_enable => section_out5[22].ENA
clk_enable => section_out5[21].ENA
clk_enable => section_out5[20].ENA
clk_enable => section_out5[19].ENA
clk_enable => section_out5[18].ENA
clk_enable => section_out5[17].ENA
clk_enable => section_out5[16].ENA
clk_enable => section_out5[15].ENA
clk_enable => section_out5[14].ENA
clk_enable => section_out5[13].ENA
clk_enable => section_out5[12].ENA
clk_enable => section_out5[11].ENA
clk_enable => section_out5[10].ENA
clk_enable => section_out5[9].ENA
clk_enable => section_out5[8].ENA
clk_enable => section_out5[7].ENA
clk_enable => section_out5[6].ENA
clk_enable => section_out5[5].ENA
clk_enable => section_out5[4].ENA
clk_enable => section_out5[3].ENA
clk_enable => section_out5[2].ENA
clk_enable => section_out5[1].ENA
clk_enable => section_out5[0].ENA
clk_enable => section_out6[95].ENA
clk_enable => section_out6[94].ENA
clk_enable => section_out6[93].ENA
clk_enable => section_out6[92].ENA
clk_enable => section_out6[91].ENA
clk_enable => section_out6[90].ENA
clk_enable => section_out6[89].ENA
clk_enable => section_out6[88].ENA
clk_enable => section_out6[87].ENA
clk_enable => section_out6[86].ENA
clk_enable => section_out6[85].ENA
clk_enable => section_out6[84].ENA
clk_enable => section_out6[83].ENA
clk_enable => section_out6[82].ENA
clk_enable => section_out6[81].ENA
clk_enable => section_out6[80].ENA
clk_enable => section_out6[79].ENA
clk_enable => section_out6[78].ENA
clk_enable => section_out6[77].ENA
clk_enable => section_out6[76].ENA
clk_enable => section_out6[75].ENA
clk_enable => section_out6[74].ENA
clk_enable => section_out6[73].ENA
clk_enable => section_out6[72].ENA
clk_enable => section_out6[71].ENA
clk_enable => section_out6[70].ENA
clk_enable => section_out6[69].ENA
clk_enable => section_out6[68].ENA
clk_enable => section_out6[67].ENA
clk_enable => section_out6[66].ENA
clk_enable => section_out6[65].ENA
clk_enable => section_out6[64].ENA
clk_enable => section_out6[63].ENA
clk_enable => section_out6[62].ENA
clk_enable => section_out6[61].ENA
clk_enable => section_out6[60].ENA
clk_enable => section_out6[59].ENA
clk_enable => section_out6[58].ENA
clk_enable => section_out6[57].ENA
clk_enable => section_out6[56].ENA
clk_enable => section_out6[55].ENA
clk_enable => section_out6[54].ENA
clk_enable => section_out6[53].ENA
clk_enable => section_out6[52].ENA
clk_enable => section_out6[51].ENA
clk_enable => section_out6[50].ENA
clk_enable => section_out6[49].ENA
clk_enable => section_out6[48].ENA
clk_enable => section_out6[47].ENA
clk_enable => section_out6[46].ENA
clk_enable => section_out6[45].ENA
clk_enable => section_out6[44].ENA
clk_enable => section_out6[43].ENA
clk_enable => section_out6[42].ENA
clk_enable => section_out6[41].ENA
clk_enable => section_out6[40].ENA
clk_enable => section_out6[39].ENA
clk_enable => section_out6[38].ENA
clk_enable => section_out6[37].ENA
clk_enable => section_out6[36].ENA
clk_enable => section_out6[35].ENA
clk_enable => section_out6[34].ENA
clk_enable => section_out6[33].ENA
clk_enable => section_out6[32].ENA
clk_enable => section_out6[31].ENA
clk_enable => section_out6[30].ENA
clk_enable => section_out6[29].ENA
clk_enable => section_out6[28].ENA
clk_enable => section_out6[27].ENA
clk_enable => section_out6[26].ENA
clk_enable => section_out6[25].ENA
clk_enable => section_out6[24].ENA
clk_enable => section_out6[23].ENA
clk_enable => section_out6[22].ENA
clk_enable => section_out6[21].ENA
clk_enable => section_out6[20].ENA
clk_enable => section_out6[19].ENA
clk_enable => section_out6[18].ENA
clk_enable => section_out6[17].ENA
clk_enable => section_out6[16].ENA
clk_enable => section_out6[15].ENA
clk_enable => section_out6[14].ENA
clk_enable => section_out6[13].ENA
clk_enable => section_out6[12].ENA
clk_enable => section_out6[11].ENA
clk_enable => section_out6[10].ENA
clk_enable => section_out6[9].ENA
clk_enable => section_out6[8].ENA
clk_enable => section_out6[7].ENA
clk_enable => section_out6[6].ENA
clk_enable => section_out6[5].ENA
clk_enable => section_out6[4].ENA
clk_enable => section_out6[3].ENA
clk_enable => section_out6[2].ENA
clk_enable => section_out6[1].ENA
clk_enable => section_out6[0].ENA
clk_enable => cur_count[9].ENA
reset => cur_count[8].ACLR
reset => cur_count[7].ACLR
reset => cur_count[6].ACLR
reset => cur_count[5].ACLR
reset => cur_count[4].ACLR
reset => cur_count[3].ACLR
reset => cur_count[2].ACLR
reset => cur_count[1].ACLR
reset => cur_count[0].ACLR
reset => ce_out_reg.ACLR
reset => input_register[19].ACLR
reset => input_register[18].ACLR
reset => input_register[17].ACLR
reset => input_register[16].ACLR
reset => input_register[15].ACLR
reset => input_register[14].ACLR
reset => input_register[13].ACLR
reset => input_register[12].ACLR
reset => input_register[11].ACLR
reset => input_register[10].ACLR
reset => input_register[9].ACLR
reset => input_register[8].ACLR
reset => input_register[7].ACLR
reset => input_register[6].ACLR
reset => input_register[5].ACLR
reset => input_register[4].ACLR
reset => input_register[3].ACLR
reset => input_register[2].ACLR
reset => input_register[1].ACLR
reset => input_register[0].ACLR
reset => section_out1[95].ACLR
reset => section_out1[94].ACLR
reset => section_out1[93].ACLR
reset => section_out1[92].ACLR
reset => section_out1[91].ACLR
reset => section_out1[90].ACLR
reset => section_out1[89].ACLR
reset => section_out1[88].ACLR
reset => section_out1[87].ACLR
reset => section_out1[86].ACLR
reset => section_out1[85].ACLR
reset => section_out1[84].ACLR
reset => section_out1[83].ACLR
reset => section_out1[82].ACLR
reset => section_out1[81].ACLR
reset => section_out1[80].ACLR
reset => section_out1[79].ACLR
reset => section_out1[78].ACLR
reset => section_out1[77].ACLR
reset => section_out1[76].ACLR
reset => section_out1[75].ACLR
reset => section_out1[74].ACLR
reset => section_out1[73].ACLR
reset => section_out1[72].ACLR
reset => section_out1[71].ACLR
reset => section_out1[70].ACLR
reset => section_out1[69].ACLR
reset => section_out1[68].ACLR
reset => section_out1[67].ACLR
reset => section_out1[66].ACLR
reset => section_out1[65].ACLR
reset => section_out1[64].ACLR
reset => section_out1[63].ACLR
reset => section_out1[62].ACLR
reset => section_out1[61].ACLR
reset => section_out1[60].ACLR
reset => section_out1[59].ACLR
reset => section_out1[58].ACLR
reset => section_out1[57].ACLR
reset => section_out1[56].ACLR
reset => section_out1[55].ACLR
reset => section_out1[54].ACLR
reset => section_out1[53].ACLR
reset => section_out1[52].ACLR
reset => section_out1[51].ACLR
reset => section_out1[50].ACLR
reset => section_out1[49].ACLR
reset => section_out1[48].ACLR
reset => section_out1[47].ACLR
reset => section_out1[46].ACLR
reset => section_out1[45].ACLR
reset => section_out1[44].ACLR
reset => section_out1[43].ACLR
reset => section_out1[42].ACLR
reset => section_out1[41].ACLR
reset => section_out1[40].ACLR
reset => section_out1[39].ACLR
reset => section_out1[38].ACLR
reset => section_out1[37].ACLR
reset => section_out1[36].ACLR
reset => section_out1[35].ACLR
reset => section_out1[34].ACLR
reset => section_out1[33].ACLR
reset => section_out1[32].ACLR
reset => section_out1[31].ACLR
reset => section_out1[30].ACLR
reset => section_out1[29].ACLR
reset => section_out1[28].ACLR
reset => section_out1[27].ACLR
reset => section_out1[26].ACLR
reset => section_out1[25].ACLR
reset => section_out1[24].ACLR
reset => section_out1[23].ACLR
reset => section_out1[22].ACLR
reset => section_out1[21].ACLR
reset => section_out1[20].ACLR
reset => section_out1[19].ACLR
reset => section_out1[18].ACLR
reset => section_out1[17].ACLR
reset => section_out1[16].ACLR
reset => section_out1[15].ACLR
reset => section_out1[14].ACLR
reset => section_out1[13].ACLR
reset => section_out1[12].ACLR
reset => section_out1[11].ACLR
reset => section_out1[10].ACLR
reset => section_out1[9].ACLR
reset => section_out1[8].ACLR
reset => section_out1[7].ACLR
reset => section_out1[6].ACLR
reset => section_out1[5].ACLR
reset => section_out1[4].ACLR
reset => section_out1[3].ACLR
reset => section_out1[2].ACLR
reset => section_out1[1].ACLR
reset => section_out1[0].ACLR
reset => section_out2[95].ACLR
reset => section_out2[94].ACLR
reset => section_out2[93].ACLR
reset => section_out2[92].ACLR
reset => section_out2[91].ACLR
reset => section_out2[90].ACLR
reset => section_out2[89].ACLR
reset => section_out2[88].ACLR
reset => section_out2[87].ACLR
reset => section_out2[86].ACLR
reset => section_out2[85].ACLR
reset => section_out2[84].ACLR
reset => section_out2[83].ACLR
reset => section_out2[82].ACLR
reset => section_out2[81].ACLR
reset => section_out2[80].ACLR
reset => section_out2[79].ACLR
reset => section_out2[78].ACLR
reset => section_out2[77].ACLR
reset => section_out2[76].ACLR
reset => section_out2[75].ACLR
reset => section_out2[74].ACLR
reset => section_out2[73].ACLR
reset => section_out2[72].ACLR
reset => section_out2[71].ACLR
reset => section_out2[70].ACLR
reset => section_out2[69].ACLR
reset => section_out2[68].ACLR
reset => section_out2[67].ACLR
reset => section_out2[66].ACLR
reset => section_out2[65].ACLR
reset => section_out2[64].ACLR
reset => section_out2[63].ACLR
reset => section_out2[62].ACLR
reset => section_out2[61].ACLR
reset => section_out2[60].ACLR
reset => section_out2[59].ACLR
reset => section_out2[58].ACLR
reset => section_out2[57].ACLR
reset => section_out2[56].ACLR
reset => section_out2[55].ACLR
reset => section_out2[54].ACLR
reset => section_out2[53].ACLR
reset => section_out2[52].ACLR
reset => section_out2[51].ACLR
reset => section_out2[50].ACLR
reset => section_out2[49].ACLR
reset => section_out2[48].ACLR
reset => section_out2[47].ACLR
reset => section_out2[46].ACLR
reset => section_out2[45].ACLR
reset => section_out2[44].ACLR
reset => section_out2[43].ACLR
reset => section_out2[42].ACLR
reset => section_out2[41].ACLR
reset => section_out2[40].ACLR
reset => section_out2[39].ACLR
reset => section_out2[38].ACLR
reset => section_out2[37].ACLR
reset => section_out2[36].ACLR
reset => section_out2[35].ACLR
reset => section_out2[34].ACLR
reset => section_out2[33].ACLR
reset => section_out2[32].ACLR
reset => section_out2[31].ACLR
reset => section_out2[30].ACLR
reset => section_out2[29].ACLR
reset => section_out2[28].ACLR
reset => section_out2[27].ACLR
reset => section_out2[26].ACLR
reset => section_out2[25].ACLR
reset => section_out2[24].ACLR
reset => section_out2[23].ACLR
reset => section_out2[22].ACLR
reset => section_out2[21].ACLR
reset => section_out2[20].ACLR
reset => section_out2[19].ACLR
reset => section_out2[18].ACLR
reset => section_out2[17].ACLR
reset => section_out2[16].ACLR
reset => section_out2[15].ACLR
reset => section_out2[14].ACLR
reset => section_out2[13].ACLR
reset => section_out2[12].ACLR
reset => section_out2[11].ACLR
reset => section_out2[10].ACLR
reset => section_out2[9].ACLR
reset => section_out2[8].ACLR
reset => section_out2[7].ACLR
reset => section_out2[6].ACLR
reset => section_out2[5].ACLR
reset => section_out2[4].ACLR
reset => section_out2[3].ACLR
reset => section_out2[2].ACLR
reset => section_out2[1].ACLR
reset => section_out2[0].ACLR
reset => section_out3[95].ACLR
reset => section_out3[94].ACLR
reset => section_out3[93].ACLR
reset => section_out3[92].ACLR
reset => section_out3[91].ACLR
reset => section_out3[90].ACLR
reset => section_out3[89].ACLR
reset => section_out3[88].ACLR
reset => section_out3[87].ACLR
reset => section_out3[86].ACLR
reset => section_out3[85].ACLR
reset => section_out3[84].ACLR
reset => section_out3[83].ACLR
reset => section_out3[82].ACLR
reset => section_out3[81].ACLR
reset => section_out3[80].ACLR
reset => section_out3[79].ACLR
reset => section_out3[78].ACLR
reset => section_out3[77].ACLR
reset => section_out3[76].ACLR
reset => section_out3[75].ACLR
reset => section_out3[74].ACLR
reset => section_out3[73].ACLR
reset => section_out3[72].ACLR
reset => section_out3[71].ACLR
reset => section_out3[70].ACLR
reset => section_out3[69].ACLR
reset => section_out3[68].ACLR
reset => section_out3[67].ACLR
reset => section_out3[66].ACLR
reset => section_out3[65].ACLR
reset => section_out3[64].ACLR
reset => section_out3[63].ACLR
reset => section_out3[62].ACLR
reset => section_out3[61].ACLR
reset => section_out3[60].ACLR
reset => section_out3[59].ACLR
reset => section_out3[58].ACLR
reset => section_out3[57].ACLR
reset => section_out3[56].ACLR
reset => section_out3[55].ACLR
reset => section_out3[54].ACLR
reset => section_out3[53].ACLR
reset => section_out3[52].ACLR
reset => section_out3[51].ACLR
reset => section_out3[50].ACLR
reset => section_out3[49].ACLR
reset => section_out3[48].ACLR
reset => section_out3[47].ACLR
reset => section_out3[46].ACLR
reset => section_out3[45].ACLR
reset => section_out3[44].ACLR
reset => section_out3[43].ACLR
reset => section_out3[42].ACLR
reset => section_out3[41].ACLR
reset => section_out3[40].ACLR
reset => section_out3[39].ACLR
reset => section_out3[38].ACLR
reset => section_out3[37].ACLR
reset => section_out3[36].ACLR
reset => section_out3[35].ACLR
reset => section_out3[34].ACLR
reset => section_out3[33].ACLR
reset => section_out3[32].ACLR
reset => section_out3[31].ACLR
reset => section_out3[30].ACLR
reset => section_out3[29].ACLR
reset => section_out3[28].ACLR
reset => section_out3[27].ACLR
reset => section_out3[26].ACLR
reset => section_out3[25].ACLR
reset => section_out3[24].ACLR
reset => section_out3[23].ACLR
reset => section_out3[22].ACLR
reset => section_out3[21].ACLR
reset => section_out3[20].ACLR
reset => section_out3[19].ACLR
reset => section_out3[18].ACLR
reset => section_out3[17].ACLR
reset => section_out3[16].ACLR
reset => section_out3[15].ACLR
reset => section_out3[14].ACLR
reset => section_out3[13].ACLR
reset => section_out3[12].ACLR
reset => section_out3[11].ACLR
reset => section_out3[10].ACLR
reset => section_out3[9].ACLR
reset => section_out3[8].ACLR
reset => section_out3[7].ACLR
reset => section_out3[6].ACLR
reset => section_out3[5].ACLR
reset => section_out3[4].ACLR
reset => section_out3[3].ACLR
reset => section_out3[2].ACLR
reset => section_out3[1].ACLR
reset => section_out3[0].ACLR
reset => section_out4[95].ACLR
reset => section_out4[94].ACLR
reset => section_out4[93].ACLR
reset => section_out4[92].ACLR
reset => section_out4[91].ACLR
reset => section_out4[90].ACLR
reset => section_out4[89].ACLR
reset => section_out4[88].ACLR
reset => section_out4[87].ACLR
reset => section_out4[86].ACLR
reset => section_out4[85].ACLR
reset => section_out4[84].ACLR
reset => section_out4[83].ACLR
reset => section_out4[82].ACLR
reset => section_out4[81].ACLR
reset => section_out4[80].ACLR
reset => section_out4[79].ACLR
reset => section_out4[78].ACLR
reset => section_out4[77].ACLR
reset => section_out4[76].ACLR
reset => section_out4[75].ACLR
reset => section_out4[74].ACLR
reset => section_out4[73].ACLR
reset => section_out4[72].ACLR
reset => section_out4[71].ACLR
reset => section_out4[70].ACLR
reset => section_out4[69].ACLR
reset => section_out4[68].ACLR
reset => section_out4[67].ACLR
reset => section_out4[66].ACLR
reset => section_out4[65].ACLR
reset => section_out4[64].ACLR
reset => section_out4[63].ACLR
reset => section_out4[62].ACLR
reset => section_out4[61].ACLR
reset => section_out4[60].ACLR
reset => section_out4[59].ACLR
reset => section_out4[58].ACLR
reset => section_out4[57].ACLR
reset => section_out4[56].ACLR
reset => section_out4[55].ACLR
reset => section_out4[54].ACLR
reset => section_out4[53].ACLR
reset => section_out4[52].ACLR
reset => section_out4[51].ACLR
reset => section_out4[50].ACLR
reset => section_out4[49].ACLR
reset => section_out4[48].ACLR
reset => section_out4[47].ACLR
reset => section_out4[46].ACLR
reset => section_out4[45].ACLR
reset => section_out4[44].ACLR
reset => section_out4[43].ACLR
reset => section_out4[42].ACLR
reset => section_out4[41].ACLR
reset => section_out4[40].ACLR
reset => section_out4[39].ACLR
reset => section_out4[38].ACLR
reset => section_out4[37].ACLR
reset => section_out4[36].ACLR
reset => section_out4[35].ACLR
reset => section_out4[34].ACLR
reset => section_out4[33].ACLR
reset => section_out4[32].ACLR
reset => section_out4[31].ACLR
reset => section_out4[30].ACLR
reset => section_out4[29].ACLR
reset => section_out4[28].ACLR
reset => section_out4[27].ACLR
reset => section_out4[26].ACLR
reset => section_out4[25].ACLR
reset => section_out4[24].ACLR
reset => section_out4[23].ACLR
reset => section_out4[22].ACLR
reset => section_out4[21].ACLR
reset => section_out4[20].ACLR
reset => section_out4[19].ACLR
reset => section_out4[18].ACLR
reset => section_out4[17].ACLR
reset => section_out4[16].ACLR
reset => section_out4[15].ACLR
reset => section_out4[14].ACLR
reset => section_out4[13].ACLR
reset => section_out4[12].ACLR
reset => section_out4[11].ACLR
reset => section_out4[10].ACLR
reset => section_out4[9].ACLR
reset => section_out4[8].ACLR
reset => section_out4[7].ACLR
reset => section_out4[6].ACLR
reset => section_out4[5].ACLR
reset => section_out4[4].ACLR
reset => section_out4[3].ACLR
reset => section_out4[2].ACLR
reset => section_out4[1].ACLR
reset => section_out4[0].ACLR
reset => section_out5[95].ACLR
reset => section_out5[94].ACLR
reset => section_out5[93].ACLR
reset => section_out5[92].ACLR
reset => section_out5[91].ACLR
reset => section_out5[90].ACLR
reset => section_out5[89].ACLR
reset => section_out5[88].ACLR
reset => section_out5[87].ACLR
reset => section_out5[86].ACLR
reset => section_out5[85].ACLR
reset => section_out5[84].ACLR
reset => section_out5[83].ACLR
reset => section_out5[82].ACLR
reset => section_out5[81].ACLR
reset => section_out5[80].ACLR
reset => section_out5[79].ACLR
reset => section_out5[78].ACLR
reset => section_out5[77].ACLR
reset => section_out5[76].ACLR
reset => section_out5[75].ACLR
reset => section_out5[74].ACLR
reset => section_out5[73].ACLR
reset => section_out5[72].ACLR
reset => section_out5[71].ACLR
reset => section_out5[70].ACLR
reset => section_out5[69].ACLR
reset => section_out5[68].ACLR
reset => section_out5[67].ACLR
reset => section_out5[66].ACLR
reset => section_out5[65].ACLR
reset => section_out5[64].ACLR
reset => section_out5[63].ACLR
reset => section_out5[62].ACLR
reset => section_out5[61].ACLR
reset => section_out5[60].ACLR
reset => section_out5[59].ACLR
reset => section_out5[58].ACLR
reset => section_out5[57].ACLR
reset => section_out5[56].ACLR
reset => section_out5[55].ACLR
reset => section_out5[54].ACLR
reset => section_out5[53].ACLR
reset => section_out5[52].ACLR
reset => section_out5[51].ACLR
reset => section_out5[50].ACLR
reset => section_out5[49].ACLR
reset => section_out5[48].ACLR
reset => section_out5[47].ACLR
reset => section_out5[46].ACLR
reset => section_out5[45].ACLR
reset => section_out5[44].ACLR
reset => section_out5[43].ACLR
reset => section_out5[42].ACLR
reset => section_out5[41].ACLR
reset => section_out5[40].ACLR
reset => section_out5[39].ACLR
reset => section_out5[38].ACLR
reset => section_out5[37].ACLR
reset => section_out5[36].ACLR
reset => section_out5[35].ACLR
reset => section_out5[34].ACLR
reset => section_out5[33].ACLR
reset => section_out5[32].ACLR
reset => section_out5[31].ACLR
reset => section_out5[30].ACLR
reset => section_out5[29].ACLR
reset => section_out5[28].ACLR
reset => section_out5[27].ACLR
reset => section_out5[26].ACLR
reset => section_out5[25].ACLR
reset => section_out5[24].ACLR
reset => section_out5[23].ACLR
reset => section_out5[22].ACLR
reset => section_out5[21].ACLR
reset => section_out5[20].ACLR
reset => section_out5[19].ACLR
reset => section_out5[18].ACLR
reset => section_out5[17].ACLR
reset => section_out5[16].ACLR
reset => section_out5[15].ACLR
reset => section_out5[14].ACLR
reset => section_out5[13].ACLR
reset => section_out5[12].ACLR
reset => section_out5[11].ACLR
reset => section_out5[10].ACLR
reset => section_out5[9].ACLR
reset => section_out5[8].ACLR
reset => section_out5[7].ACLR
reset => section_out5[6].ACLR
reset => section_out5[5].ACLR
reset => section_out5[4].ACLR
reset => section_out5[3].ACLR
reset => section_out5[2].ACLR
reset => section_out5[1].ACLR
reset => section_out5[0].ACLR
reset => section_out6[95].ACLR
reset => section_out6[94].ACLR
reset => section_out6[93].ACLR
reset => section_out6[92].ACLR
reset => section_out6[91].ACLR
reset => section_out6[90].ACLR
reset => section_out6[89].ACLR
reset => section_out6[88].ACLR
reset => section_out6[87].ACLR
reset => section_out6[86].ACLR
reset => section_out6[85].ACLR
reset => section_out6[84].ACLR
reset => section_out6[83].ACLR
reset => section_out6[82].ACLR
reset => section_out6[81].ACLR
reset => section_out6[80].ACLR
reset => section_out6[79].ACLR
reset => section_out6[78].ACLR
reset => section_out6[77].ACLR
reset => section_out6[76].ACLR
reset => section_out6[75].ACLR
reset => section_out6[74].ACLR
reset => section_out6[73].ACLR
reset => section_out6[72].ACLR
reset => section_out6[71].ACLR
reset => section_out6[70].ACLR
reset => section_out6[69].ACLR
reset => section_out6[68].ACLR
reset => section_out6[67].ACLR
reset => section_out6[66].ACLR
reset => section_out6[65].ACLR
reset => section_out6[64].ACLR
reset => section_out6[63].ACLR
reset => section_out6[62].ACLR
reset => section_out6[61].ACLR
reset => section_out6[60].ACLR
reset => section_out6[59].ACLR
reset => section_out6[58].ACLR
reset => section_out6[57].ACLR
reset => section_out6[56].ACLR
reset => section_out6[55].ACLR
reset => section_out6[54].ACLR
reset => section_out6[53].ACLR
reset => section_out6[52].ACLR
reset => section_out6[51].ACLR
reset => section_out6[50].ACLR
reset => section_out6[49].ACLR
reset => section_out6[48].ACLR
reset => section_out6[47].ACLR
reset => section_out6[46].ACLR
reset => section_out6[45].ACLR
reset => section_out6[44].ACLR
reset => section_out6[43].ACLR
reset => section_out6[42].ACLR
reset => section_out6[41].ACLR
reset => section_out6[40].ACLR
reset => section_out6[39].ACLR
reset => section_out6[38].ACLR
reset => section_out6[37].ACLR
reset => section_out6[36].ACLR
reset => section_out6[35].ACLR
reset => section_out6[34].ACLR
reset => section_out6[33].ACLR
reset => section_out6[32].ACLR
reset => section_out6[31].ACLR
reset => section_out6[30].ACLR
reset => section_out6[29].ACLR
reset => section_out6[28].ACLR
reset => section_out6[27].ACLR
reset => section_out6[26].ACLR
reset => section_out6[25].ACLR
reset => section_out6[24].ACLR
reset => section_out6[23].ACLR
reset => section_out6[22].ACLR
reset => section_out6[21].ACLR
reset => section_out6[20].ACLR
reset => section_out6[19].ACLR
reset => section_out6[18].ACLR
reset => section_out6[17].ACLR
reset => section_out6[16].ACLR
reset => section_out6[15].ACLR
reset => section_out6[14].ACLR
reset => section_out6[13].ACLR
reset => section_out6[12].ACLR
reset => section_out6[11].ACLR
reset => section_out6[10].ACLR
reset => section_out6[9].ACLR
reset => section_out6[8].ACLR
reset => section_out6[7].ACLR
reset => section_out6[6].ACLR
reset => section_out6[5].ACLR
reset => section_out6[4].ACLR
reset => section_out6[3].ACLR
reset => section_out6[2].ACLR
reset => section_out6[1].ACLR
reset => section_out6[0].ACLR
reset => diff1[95].ACLR
reset => diff1[94].ACLR
reset => diff1[93].ACLR
reset => diff1[92].ACLR
reset => diff1[91].ACLR
reset => diff1[90].ACLR
reset => diff1[89].ACLR
reset => diff1[88].ACLR
reset => diff1[87].ACLR
reset => diff1[86].ACLR
reset => diff1[85].ACLR
reset => diff1[84].ACLR
reset => diff1[83].ACLR
reset => diff1[82].ACLR
reset => diff1[81].ACLR
reset => diff1[80].ACLR
reset => diff1[79].ACLR
reset => diff1[78].ACLR
reset => diff1[77].ACLR
reset => diff1[76].ACLR
reset => diff1[75].ACLR
reset => diff1[74].ACLR
reset => diff1[73].ACLR
reset => diff1[72].ACLR
reset => diff1[71].ACLR
reset => diff1[70].ACLR
reset => diff1[69].ACLR
reset => diff1[68].ACLR
reset => diff1[67].ACLR
reset => diff1[66].ACLR
reset => diff1[65].ACLR
reset => diff1[64].ACLR
reset => diff1[63].ACLR
reset => diff1[62].ACLR
reset => diff1[61].ACLR
reset => diff1[60].ACLR
reset => diff1[59].ACLR
reset => diff1[58].ACLR
reset => diff1[57].ACLR
reset => diff1[56].ACLR
reset => diff1[55].ACLR
reset => diff1[54].ACLR
reset => diff1[53].ACLR
reset => diff1[52].ACLR
reset => diff1[51].ACLR
reset => diff1[50].ACLR
reset => diff1[49].ACLR
reset => diff1[48].ACLR
reset => diff1[47].ACLR
reset => diff1[46].ACLR
reset => diff1[45].ACLR
reset => diff1[44].ACLR
reset => diff1[43].ACLR
reset => diff1[42].ACLR
reset => diff1[41].ACLR
reset => diff1[40].ACLR
reset => diff1[39].ACLR
reset => diff1[38].ACLR
reset => diff1[37].ACLR
reset => diff1[36].ACLR
reset => diff1[35].ACLR
reset => diff1[34].ACLR
reset => diff1[33].ACLR
reset => diff1[32].ACLR
reset => diff1[31].ACLR
reset => diff1[30].ACLR
reset => diff1[29].ACLR
reset => diff1[28].ACLR
reset => diff1[27].ACLR
reset => diff1[26].ACLR
reset => diff1[25].ACLR
reset => diff1[24].ACLR
reset => diff1[23].ACLR
reset => diff1[22].ACLR
reset => diff1[21].ACLR
reset => diff1[20].ACLR
reset => diff1[19].ACLR
reset => diff1[18].ACLR
reset => diff1[17].ACLR
reset => diff1[16].ACLR
reset => diff1[15].ACLR
reset => diff1[14].ACLR
reset => diff1[13].ACLR
reset => diff1[12].ACLR
reset => diff1[11].ACLR
reset => diff1[10].ACLR
reset => diff1[9].ACLR
reset => diff1[8].ACLR
reset => diff1[7].ACLR
reset => diff1[6].ACLR
reset => diff1[5].ACLR
reset => diff1[4].ACLR
reset => diff1[3].ACLR
reset => diff1[2].ACLR
reset => diff1[1].ACLR
reset => diff1[0].ACLR
reset => diff2[95].ACLR
reset => diff2[94].ACLR
reset => diff2[93].ACLR
reset => diff2[92].ACLR
reset => diff2[91].ACLR
reset => diff2[90].ACLR
reset => diff2[89].ACLR
reset => diff2[88].ACLR
reset => diff2[87].ACLR
reset => diff2[86].ACLR
reset => diff2[85].ACLR
reset => diff2[84].ACLR
reset => diff2[83].ACLR
reset => diff2[82].ACLR
reset => diff2[81].ACLR
reset => diff2[80].ACLR
reset => diff2[79].ACLR
reset => diff2[78].ACLR
reset => diff2[77].ACLR
reset => diff2[76].ACLR
reset => diff2[75].ACLR
reset => diff2[74].ACLR
reset => diff2[73].ACLR
reset => diff2[72].ACLR
reset => diff2[71].ACLR
reset => diff2[70].ACLR
reset => diff2[69].ACLR
reset => diff2[68].ACLR
reset => diff2[67].ACLR
reset => diff2[66].ACLR
reset => diff2[65].ACLR
reset => diff2[64].ACLR
reset => diff2[63].ACLR
reset => diff2[62].ACLR
reset => diff2[61].ACLR
reset => diff2[60].ACLR
reset => diff2[59].ACLR
reset => diff2[58].ACLR
reset => diff2[57].ACLR
reset => diff2[56].ACLR
reset => diff2[55].ACLR
reset => diff2[54].ACLR
reset => diff2[53].ACLR
reset => diff2[52].ACLR
reset => diff2[51].ACLR
reset => diff2[50].ACLR
reset => diff2[49].ACLR
reset => diff2[48].ACLR
reset => diff2[47].ACLR
reset => diff2[46].ACLR
reset => diff2[45].ACLR
reset => diff2[44].ACLR
reset => diff2[43].ACLR
reset => diff2[42].ACLR
reset => diff2[41].ACLR
reset => diff2[40].ACLR
reset => diff2[39].ACLR
reset => diff2[38].ACLR
reset => diff2[37].ACLR
reset => diff2[36].ACLR
reset => diff2[35].ACLR
reset => diff2[34].ACLR
reset => diff2[33].ACLR
reset => diff2[32].ACLR
reset => diff2[31].ACLR
reset => diff2[30].ACLR
reset => diff2[29].ACLR
reset => diff2[28].ACLR
reset => diff2[27].ACLR
reset => diff2[26].ACLR
reset => diff2[25].ACLR
reset => diff2[24].ACLR
reset => diff2[23].ACLR
reset => diff2[22].ACLR
reset => diff2[21].ACLR
reset => diff2[20].ACLR
reset => diff2[19].ACLR
reset => diff2[18].ACLR
reset => diff2[17].ACLR
reset => diff2[16].ACLR
reset => diff2[15].ACLR
reset => diff2[14].ACLR
reset => diff2[13].ACLR
reset => diff2[12].ACLR
reset => diff2[11].ACLR
reset => diff2[10].ACLR
reset => diff2[9].ACLR
reset => diff2[8].ACLR
reset => diff2[7].ACLR
reset => diff2[6].ACLR
reset => diff2[5].ACLR
reset => diff2[4].ACLR
reset => diff2[3].ACLR
reset => diff2[2].ACLR
reset => diff2[1].ACLR
reset => diff2[0].ACLR
reset => diff3[95].ACLR
reset => diff3[94].ACLR
reset => diff3[93].ACLR
reset => diff3[92].ACLR
reset => diff3[91].ACLR
reset => diff3[90].ACLR
reset => diff3[89].ACLR
reset => diff3[88].ACLR
reset => diff3[87].ACLR
reset => diff3[86].ACLR
reset => diff3[85].ACLR
reset => diff3[84].ACLR
reset => diff3[83].ACLR
reset => diff3[82].ACLR
reset => diff3[81].ACLR
reset => diff3[80].ACLR
reset => diff3[79].ACLR
reset => diff3[78].ACLR
reset => diff3[77].ACLR
reset => diff3[76].ACLR
reset => diff3[75].ACLR
reset => diff3[74].ACLR
reset => diff3[73].ACLR
reset => diff3[72].ACLR
reset => diff3[71].ACLR
reset => diff3[70].ACLR
reset => diff3[69].ACLR
reset => diff3[68].ACLR
reset => diff3[67].ACLR
reset => diff3[66].ACLR
reset => diff3[65].ACLR
reset => diff3[64].ACLR
reset => diff3[63].ACLR
reset => diff3[62].ACLR
reset => diff3[61].ACLR
reset => diff3[60].ACLR
reset => diff3[59].ACLR
reset => diff3[58].ACLR
reset => diff3[57].ACLR
reset => diff3[56].ACLR
reset => diff3[55].ACLR
reset => diff3[54].ACLR
reset => diff3[53].ACLR
reset => diff3[52].ACLR
reset => diff3[51].ACLR
reset => diff3[50].ACLR
reset => diff3[49].ACLR
reset => diff3[48].ACLR
reset => diff3[47].ACLR
reset => diff3[46].ACLR
reset => diff3[45].ACLR
reset => diff3[44].ACLR
reset => diff3[43].ACLR
reset => diff3[42].ACLR
reset => diff3[41].ACLR
reset => diff3[40].ACLR
reset => diff3[39].ACLR
reset => diff3[38].ACLR
reset => diff3[37].ACLR
reset => diff3[36].ACLR
reset => diff3[35].ACLR
reset => diff3[34].ACLR
reset => diff3[33].ACLR
reset => diff3[32].ACLR
reset => diff3[31].ACLR
reset => diff3[30].ACLR
reset => diff3[29].ACLR
reset => diff3[28].ACLR
reset => diff3[27].ACLR
reset => diff3[26].ACLR
reset => diff3[25].ACLR
reset => diff3[24].ACLR
reset => diff3[23].ACLR
reset => diff3[22].ACLR
reset => diff3[21].ACLR
reset => diff3[20].ACLR
reset => diff3[19].ACLR
reset => diff3[18].ACLR
reset => diff3[17].ACLR
reset => diff3[16].ACLR
reset => diff3[15].ACLR
reset => diff3[14].ACLR
reset => diff3[13].ACLR
reset => diff3[12].ACLR
reset => diff3[11].ACLR
reset => diff3[10].ACLR
reset => diff3[9].ACLR
reset => diff3[8].ACLR
reset => diff3[7].ACLR
reset => diff3[6].ACLR
reset => diff3[5].ACLR
reset => diff3[4].ACLR
reset => diff3[3].ACLR
reset => diff3[2].ACLR
reset => diff3[1].ACLR
reset => diff3[0].ACLR
reset => diff4[95].ACLR
reset => diff4[94].ACLR
reset => diff4[93].ACLR
reset => diff4[92].ACLR
reset => diff4[91].ACLR
reset => diff4[90].ACLR
reset => diff4[89].ACLR
reset => diff4[88].ACLR
reset => diff4[87].ACLR
reset => diff4[86].ACLR
reset => diff4[85].ACLR
reset => diff4[84].ACLR
reset => diff4[83].ACLR
reset => diff4[82].ACLR
reset => diff4[81].ACLR
reset => diff4[80].ACLR
reset => diff4[79].ACLR
reset => diff4[78].ACLR
reset => diff4[77].ACLR
reset => diff4[76].ACLR
reset => diff4[75].ACLR
reset => diff4[74].ACLR
reset => diff4[73].ACLR
reset => diff4[72].ACLR
reset => diff4[71].ACLR
reset => diff4[70].ACLR
reset => diff4[69].ACLR
reset => diff4[68].ACLR
reset => diff4[67].ACLR
reset => diff4[66].ACLR
reset => diff4[65].ACLR
reset => diff4[64].ACLR
reset => diff4[63].ACLR
reset => diff4[62].ACLR
reset => diff4[61].ACLR
reset => diff4[60].ACLR
reset => diff4[59].ACLR
reset => diff4[58].ACLR
reset => diff4[57].ACLR
reset => diff4[56].ACLR
reset => diff4[55].ACLR
reset => diff4[54].ACLR
reset => diff4[53].ACLR
reset => diff4[52].ACLR
reset => diff4[51].ACLR
reset => diff4[50].ACLR
reset => diff4[49].ACLR
reset => diff4[48].ACLR
reset => diff4[47].ACLR
reset => diff4[46].ACLR
reset => diff4[45].ACLR
reset => diff4[44].ACLR
reset => diff4[43].ACLR
reset => diff4[42].ACLR
reset => diff4[41].ACLR
reset => diff4[40].ACLR
reset => diff4[39].ACLR
reset => diff4[38].ACLR
reset => diff4[37].ACLR
reset => diff4[36].ACLR
reset => diff4[35].ACLR
reset => diff4[34].ACLR
reset => diff4[33].ACLR
reset => diff4[32].ACLR
reset => diff4[31].ACLR
reset => diff4[30].ACLR
reset => diff4[29].ACLR
reset => diff4[28].ACLR
reset => diff4[27].ACLR
reset => diff4[26].ACLR
reset => diff4[25].ACLR
reset => diff4[24].ACLR
reset => diff4[23].ACLR
reset => diff4[22].ACLR
reset => diff4[21].ACLR
reset => diff4[20].ACLR
reset => diff4[19].ACLR
reset => diff4[18].ACLR
reset => diff4[17].ACLR
reset => diff4[16].ACLR
reset => diff4[15].ACLR
reset => diff4[14].ACLR
reset => diff4[13].ACLR
reset => diff4[12].ACLR
reset => diff4[11].ACLR
reset => diff4[10].ACLR
reset => diff4[9].ACLR
reset => diff4[8].ACLR
reset => diff4[7].ACLR
reset => diff4[6].ACLR
reset => diff4[5].ACLR
reset => diff4[4].ACLR
reset => diff4[3].ACLR
reset => diff4[2].ACLR
reset => diff4[1].ACLR
reset => diff4[0].ACLR
reset => diff5[95].ACLR
reset => diff5[94].ACLR
reset => diff5[93].ACLR
reset => diff5[92].ACLR
reset => diff5[91].ACLR
reset => diff5[90].ACLR
reset => diff5[89].ACLR
reset => diff5[88].ACLR
reset => diff5[87].ACLR
reset => diff5[86].ACLR
reset => diff5[85].ACLR
reset => diff5[84].ACLR
reset => diff5[83].ACLR
reset => diff5[82].ACLR
reset => diff5[81].ACLR
reset => diff5[80].ACLR
reset => diff5[79].ACLR
reset => diff5[78].ACLR
reset => diff5[77].ACLR
reset => diff5[76].ACLR
reset => diff5[75].ACLR
reset => diff5[74].ACLR
reset => diff5[73].ACLR
reset => diff5[72].ACLR
reset => diff5[71].ACLR
reset => diff5[70].ACLR
reset => diff5[69].ACLR
reset => diff5[68].ACLR
reset => diff5[67].ACLR
reset => diff5[66].ACLR
reset => diff5[65].ACLR
reset => diff5[64].ACLR
reset => diff5[63].ACLR
reset => diff5[62].ACLR
reset => diff5[61].ACLR
reset => diff5[60].ACLR
reset => diff5[59].ACLR
reset => diff5[58].ACLR
reset => diff5[57].ACLR
reset => diff5[56].ACLR
reset => diff5[55].ACLR
reset => diff5[54].ACLR
reset => diff5[53].ACLR
reset => diff5[52].ACLR
reset => diff5[51].ACLR
reset => diff5[50].ACLR
reset => diff5[49].ACLR
reset => diff5[48].ACLR
reset => diff5[47].ACLR
reset => diff5[46].ACLR
reset => diff5[45].ACLR
reset => diff5[44].ACLR
reset => diff5[43].ACLR
reset => diff5[42].ACLR
reset => diff5[41].ACLR
reset => diff5[40].ACLR
reset => diff5[39].ACLR
reset => diff5[38].ACLR
reset => diff5[37].ACLR
reset => diff5[36].ACLR
reset => diff5[35].ACLR
reset => diff5[34].ACLR
reset => diff5[33].ACLR
reset => diff5[32].ACLR
reset => diff5[31].ACLR
reset => diff5[30].ACLR
reset => diff5[29].ACLR
reset => diff5[28].ACLR
reset => diff5[27].ACLR
reset => diff5[26].ACLR
reset => diff5[25].ACLR
reset => diff5[24].ACLR
reset => diff5[23].ACLR
reset => diff5[22].ACLR
reset => diff5[21].ACLR
reset => diff5[20].ACLR
reset => diff5[19].ACLR
reset => diff5[18].ACLR
reset => diff5[17].ACLR
reset => diff5[16].ACLR
reset => diff5[15].ACLR
reset => diff5[14].ACLR
reset => diff5[13].ACLR
reset => diff5[12].ACLR
reset => diff5[11].ACLR
reset => diff5[10].ACLR
reset => diff5[9].ACLR
reset => diff5[8].ACLR
reset => diff5[7].ACLR
reset => diff5[6].ACLR
reset => diff5[5].ACLR
reset => diff5[4].ACLR
reset => diff5[3].ACLR
reset => diff5[2].ACLR
reset => diff5[1].ACLR
reset => diff5[0].ACLR
reset => diff6[95].ACLR
reset => diff6[94].ACLR
reset => diff6[93].ACLR
reset => diff6[92].ACLR
reset => diff6[91].ACLR
reset => diff6[90].ACLR
reset => diff6[89].ACLR
reset => diff6[88].ACLR
reset => diff6[87].ACLR
reset => diff6[86].ACLR
reset => diff6[85].ACLR
reset => diff6[84].ACLR
reset => diff6[83].ACLR
reset => diff6[82].ACLR
reset => diff6[81].ACLR
reset => diff6[80].ACLR
reset => diff6[79].ACLR
reset => diff6[78].ACLR
reset => diff6[77].ACLR
reset => diff6[76].ACLR
reset => diff6[75].ACLR
reset => diff6[74].ACLR
reset => diff6[73].ACLR
reset => diff6[72].ACLR
reset => diff6[71].ACLR
reset => diff6[70].ACLR
reset => diff6[69].ACLR
reset => diff6[68].ACLR
reset => diff6[67].ACLR
reset => diff6[66].ACLR
reset => diff6[65].ACLR
reset => diff6[64].ACLR
reset => diff6[63].ACLR
reset => diff6[62].ACLR
reset => diff6[61].ACLR
reset => diff6[60].ACLR
reset => diff6[59].ACLR
reset => diff6[58].ACLR
reset => diff6[57].ACLR
reset => diff6[56].ACLR
reset => diff6[55].ACLR
reset => diff6[54].ACLR
reset => diff6[53].ACLR
reset => diff6[52].ACLR
reset => diff6[51].ACLR
reset => diff6[50].ACLR
reset => diff6[49].ACLR
reset => diff6[48].ACLR
reset => diff6[47].ACLR
reset => diff6[46].ACLR
reset => diff6[45].ACLR
reset => diff6[44].ACLR
reset => diff6[43].ACLR
reset => diff6[42].ACLR
reset => diff6[41].ACLR
reset => diff6[40].ACLR
reset => diff6[39].ACLR
reset => diff6[38].ACLR
reset => diff6[37].ACLR
reset => diff6[36].ACLR
reset => diff6[35].ACLR
reset => diff6[34].ACLR
reset => diff6[33].ACLR
reset => diff6[32].ACLR
reset => diff6[31].ACLR
reset => diff6[30].ACLR
reset => diff6[29].ACLR
reset => diff6[28].ACLR
reset => diff6[27].ACLR
reset => diff6[26].ACLR
reset => diff6[25].ACLR
reset => diff6[24].ACLR
reset => diff6[23].ACLR
reset => diff6[22].ACLR
reset => diff6[21].ACLR
reset => diff6[20].ACLR
reset => diff6[19].ACLR
reset => diff6[18].ACLR
reset => diff6[17].ACLR
reset => diff6[16].ACLR
reset => diff6[15].ACLR
reset => diff6[14].ACLR
reset => diff6[13].ACLR
reset => diff6[12].ACLR
reset => diff6[11].ACLR
reset => diff6[10].ACLR
reset => diff6[9].ACLR
reset => diff6[8].ACLR
reset => diff6[7].ACLR
reset => diff6[6].ACLR
reset => diff6[5].ACLR
reset => diff6[4].ACLR
reset => diff6[3].ACLR
reset => diff6[2].ACLR
reset => diff6[1].ACLR
reset => diff6[0].ACLR
reset => output_register[95].ACLR
reset => output_register[94].ACLR
reset => output_register[93].ACLR
reset => output_register[92].ACLR
reset => output_register[91].ACLR
reset => output_register[90].ACLR
reset => output_register[89].ACLR
reset => output_register[88].ACLR
reset => output_register[87].ACLR
reset => output_register[86].ACLR
reset => output_register[85].ACLR
reset => output_register[84].ACLR
reset => output_register[83].ACLR
reset => output_register[82].ACLR
reset => output_register[81].ACLR
reset => output_register[80].ACLR
reset => output_register[79].ACLR
reset => output_register[78].ACLR
reset => output_register[77].ACLR
reset => output_register[76].ACLR
reset => output_register[75].ACLR
reset => output_register[74].ACLR
reset => output_register[73].ACLR
reset => output_register[72].ACLR
reset => output_register[71].ACLR
reset => output_register[70].ACLR
reset => output_register[69].ACLR
reset => output_register[68].ACLR
reset => output_register[67].ACLR
reset => output_register[66].ACLR
reset => output_register[65].ACLR
reset => output_register[64].ACLR
reset => output_register[63].ACLR
reset => output_register[62].ACLR
reset => output_register[61].ACLR
reset => output_register[60].ACLR
reset => output_register[59].ACLR
reset => output_register[58].ACLR
reset => output_register[57].ACLR
reset => output_register[56].ACLR
reset => output_register[55].ACLR
reset => output_register[54].ACLR
reset => output_register[53].ACLR
reset => output_register[52].ACLR
reset => output_register[51].ACLR
reset => output_register[50].ACLR
reset => output_register[49].ACLR
reset => output_register[48].ACLR
reset => output_register[47].ACLR
reset => output_register[46].ACLR
reset => output_register[45].ACLR
reset => output_register[44].ACLR
reset => output_register[43].ACLR
reset => output_register[42].ACLR
reset => output_register[41].ACLR
reset => output_register[40].ACLR
reset => output_register[39].ACLR
reset => output_register[38].ACLR
reset => output_register[37].ACLR
reset => output_register[36].ACLR
reset => output_register[35].ACLR
reset => output_register[34].ACLR
reset => output_register[33].ACLR
reset => output_register[32].ACLR
reset => output_register[31].ACLR
reset => output_register[30].ACLR
reset => output_register[29].ACLR
reset => output_register[28].ACLR
reset => output_register[27].ACLR
reset => output_register[26].ACLR
reset => output_register[25].ACLR
reset => output_register[24].ACLR
reset => output_register[23].ACLR
reset => output_register[22].ACLR
reset => output_register[21].ACLR
reset => output_register[20].ACLR
reset => output_register[19].ACLR
reset => output_register[18].ACLR
reset => output_register[17].ACLR
reset => output_register[16].ACLR
reset => output_register[15].ACLR
reset => output_register[14].ACLR
reset => output_register[13].ACLR
reset => output_register[12].ACLR
reset => output_register[11].ACLR
reset => output_register[10].ACLR
reset => output_register[9].ACLR
reset => output_register[8].ACLR
reset => output_register[7].ACLR
reset => output_register[6].ACLR
reset => output_register[5].ACLR
reset => output_register[4].ACLR
reset => output_register[3].ACLR
reset => output_register[2].ACLR
reset => output_register[1].ACLR
reset => output_register[0].ACLR
reset => cur_count[9].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_in[12] => input_register[12].DATAIN
filter_in[13] => input_register[13].DATAIN
filter_in[14] => input_register[14].DATAIN
filter_in[15] => input_register[15].DATAIN
filter_in[16] => input_register[16].DATAIN
filter_in[17] => input_register[17].DATAIN
filter_in[18] => input_register[18].DATAIN
filter_in[19] => input_register[19].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= output_register[12].DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= output_register[13].DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= output_register[14].DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= output_register[15].DB_MAX_OUTPUT_PORT_TYPE
filter_out[16] <= output_register[16].DB_MAX_OUTPUT_PORT_TYPE
filter_out[17] <= output_register[17].DB_MAX_OUTPUT_PORT_TYPE
filter_out[18] <= output_register[18].DB_MAX_OUTPUT_PORT_TYPE
filter_out[19] <= output_register[19].DB_MAX_OUTPUT_PORT_TYPE
filter_out[20] <= output_register[20].DB_MAX_OUTPUT_PORT_TYPE
filter_out[21] <= output_register[21].DB_MAX_OUTPUT_PORT_TYPE
filter_out[22] <= output_register[22].DB_MAX_OUTPUT_PORT_TYPE
filter_out[23] <= output_register[23].DB_MAX_OUTPUT_PORT_TYPE
filter_out[24] <= output_register[24].DB_MAX_OUTPUT_PORT_TYPE
filter_out[25] <= output_register[25].DB_MAX_OUTPUT_PORT_TYPE
filter_out[26] <= output_register[26].DB_MAX_OUTPUT_PORT_TYPE
filter_out[27] <= output_register[27].DB_MAX_OUTPUT_PORT_TYPE
filter_out[28] <= output_register[28].DB_MAX_OUTPUT_PORT_TYPE
filter_out[29] <= output_register[29].DB_MAX_OUTPUT_PORT_TYPE
filter_out[30] <= output_register[30].DB_MAX_OUTPUT_PORT_TYPE
filter_out[31] <= output_register[31].DB_MAX_OUTPUT_PORT_TYPE
filter_out[32] <= output_register[32].DB_MAX_OUTPUT_PORT_TYPE
filter_out[33] <= output_register[33].DB_MAX_OUTPUT_PORT_TYPE
filter_out[34] <= output_register[34].DB_MAX_OUTPUT_PORT_TYPE
filter_out[35] <= output_register[35].DB_MAX_OUTPUT_PORT_TYPE
filter_out[36] <= output_register[36].DB_MAX_OUTPUT_PORT_TYPE
filter_out[37] <= output_register[37].DB_MAX_OUTPUT_PORT_TYPE
filter_out[38] <= output_register[38].DB_MAX_OUTPUT_PORT_TYPE
filter_out[39] <= output_register[39].DB_MAX_OUTPUT_PORT_TYPE
filter_out[40] <= output_register[40].DB_MAX_OUTPUT_PORT_TYPE
filter_out[41] <= output_register[41].DB_MAX_OUTPUT_PORT_TYPE
filter_out[42] <= output_register[42].DB_MAX_OUTPUT_PORT_TYPE
filter_out[43] <= output_register[43].DB_MAX_OUTPUT_PORT_TYPE
filter_out[44] <= output_register[44].DB_MAX_OUTPUT_PORT_TYPE
filter_out[45] <= output_register[45].DB_MAX_OUTPUT_PORT_TYPE
filter_out[46] <= output_register[46].DB_MAX_OUTPUT_PORT_TYPE
filter_out[47] <= output_register[47].DB_MAX_OUTPUT_PORT_TYPE
filter_out[48] <= output_register[48].DB_MAX_OUTPUT_PORT_TYPE
filter_out[49] <= output_register[49].DB_MAX_OUTPUT_PORT_TYPE
filter_out[50] <= output_register[50].DB_MAX_OUTPUT_PORT_TYPE
filter_out[51] <= output_register[51].DB_MAX_OUTPUT_PORT_TYPE
filter_out[52] <= output_register[52].DB_MAX_OUTPUT_PORT_TYPE
filter_out[53] <= output_register[53].DB_MAX_OUTPUT_PORT_TYPE
filter_out[54] <= output_register[54].DB_MAX_OUTPUT_PORT_TYPE
filter_out[55] <= output_register[55].DB_MAX_OUTPUT_PORT_TYPE
filter_out[56] <= output_register[56].DB_MAX_OUTPUT_PORT_TYPE
filter_out[57] <= output_register[57].DB_MAX_OUTPUT_PORT_TYPE
filter_out[58] <= output_register[58].DB_MAX_OUTPUT_PORT_TYPE
filter_out[59] <= output_register[59].DB_MAX_OUTPUT_PORT_TYPE
filter_out[60] <= output_register[60].DB_MAX_OUTPUT_PORT_TYPE
filter_out[61] <= output_register[61].DB_MAX_OUTPUT_PORT_TYPE
filter_out[62] <= output_register[62].DB_MAX_OUTPUT_PORT_TYPE
filter_out[63] <= output_register[63].DB_MAX_OUTPUT_PORT_TYPE
filter_out[64] <= output_register[64].DB_MAX_OUTPUT_PORT_TYPE
filter_out[65] <= output_register[65].DB_MAX_OUTPUT_PORT_TYPE
filter_out[66] <= output_register[66].DB_MAX_OUTPUT_PORT_TYPE
filter_out[67] <= output_register[67].DB_MAX_OUTPUT_PORT_TYPE
filter_out[68] <= output_register[68].DB_MAX_OUTPUT_PORT_TYPE
filter_out[69] <= output_register[69].DB_MAX_OUTPUT_PORT_TYPE
filter_out[70] <= output_register[70].DB_MAX_OUTPUT_PORT_TYPE
filter_out[71] <= output_register[71].DB_MAX_OUTPUT_PORT_TYPE
filter_out[72] <= output_register[72].DB_MAX_OUTPUT_PORT_TYPE
filter_out[73] <= output_register[73].DB_MAX_OUTPUT_PORT_TYPE
filter_out[74] <= output_register[74].DB_MAX_OUTPUT_PORT_TYPE
filter_out[75] <= output_register[75].DB_MAX_OUTPUT_PORT_TYPE
filter_out[76] <= output_register[76].DB_MAX_OUTPUT_PORT_TYPE
filter_out[77] <= output_register[77].DB_MAX_OUTPUT_PORT_TYPE
filter_out[78] <= output_register[78].DB_MAX_OUTPUT_PORT_TYPE
filter_out[79] <= output_register[79].DB_MAX_OUTPUT_PORT_TYPE
filter_out[80] <= output_register[80].DB_MAX_OUTPUT_PORT_TYPE
filter_out[81] <= output_register[81].DB_MAX_OUTPUT_PORT_TYPE
filter_out[82] <= output_register[82].DB_MAX_OUTPUT_PORT_TYPE
filter_out[83] <= output_register[83].DB_MAX_OUTPUT_PORT_TYPE
filter_out[84] <= output_register[84].DB_MAX_OUTPUT_PORT_TYPE
filter_out[85] <= output_register[85].DB_MAX_OUTPUT_PORT_TYPE
filter_out[86] <= output_register[86].DB_MAX_OUTPUT_PORT_TYPE
filter_out[87] <= output_register[87].DB_MAX_OUTPUT_PORT_TYPE
filter_out[88] <= output_register[88].DB_MAX_OUTPUT_PORT_TYPE
filter_out[89] <= output_register[89].DB_MAX_OUTPUT_PORT_TYPE
filter_out[90] <= output_register[90].DB_MAX_OUTPUT_PORT_TYPE
filter_out[91] <= output_register[91].DB_MAX_OUTPUT_PORT_TYPE
filter_out[92] <= output_register[92].DB_MAX_OUTPUT_PORT_TYPE
filter_out[93] <= output_register[93].DB_MAX_OUTPUT_PORT_TYPE
filter_out[94] <= output_register[94].DB_MAX_OUTPUT_PORT_TYPE
filter_out[95] <= output_register[95].DB_MAX_OUTPUT_PORT_TYPE
ce_out <= ce_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|CIC6_520:f1_inst1_Q
clk => cur_count[8].CLK
clk => cur_count[7].CLK
clk => cur_count[6].CLK
clk => cur_count[5].CLK
clk => cur_count[4].CLK
clk => cur_count[3].CLK
clk => cur_count[2].CLK
clk => cur_count[1].CLK
clk => cur_count[0].CLK
clk => ce_out_reg.CLK
clk => input_register[19].CLK
clk => input_register[18].CLK
clk => input_register[17].CLK
clk => input_register[16].CLK
clk => input_register[15].CLK
clk => input_register[14].CLK
clk => input_register[13].CLK
clk => input_register[12].CLK
clk => input_register[11].CLK
clk => input_register[10].CLK
clk => input_register[9].CLK
clk => input_register[8].CLK
clk => input_register[7].CLK
clk => input_register[6].CLK
clk => input_register[5].CLK
clk => input_register[4].CLK
clk => input_register[3].CLK
clk => input_register[2].CLK
clk => input_register[1].CLK
clk => input_register[0].CLK
clk => section_out1[95].CLK
clk => section_out1[94].CLK
clk => section_out1[93].CLK
clk => section_out1[92].CLK
clk => section_out1[91].CLK
clk => section_out1[90].CLK
clk => section_out1[89].CLK
clk => section_out1[88].CLK
clk => section_out1[87].CLK
clk => section_out1[86].CLK
clk => section_out1[85].CLK
clk => section_out1[84].CLK
clk => section_out1[83].CLK
clk => section_out1[82].CLK
clk => section_out1[81].CLK
clk => section_out1[80].CLK
clk => section_out1[79].CLK
clk => section_out1[78].CLK
clk => section_out1[77].CLK
clk => section_out1[76].CLK
clk => section_out1[75].CLK
clk => section_out1[74].CLK
clk => section_out1[73].CLK
clk => section_out1[72].CLK
clk => section_out1[71].CLK
clk => section_out1[70].CLK
clk => section_out1[69].CLK
clk => section_out1[68].CLK
clk => section_out1[67].CLK
clk => section_out1[66].CLK
clk => section_out1[65].CLK
clk => section_out1[64].CLK
clk => section_out1[63].CLK
clk => section_out1[62].CLK
clk => section_out1[61].CLK
clk => section_out1[60].CLK
clk => section_out1[59].CLK
clk => section_out1[58].CLK
clk => section_out1[57].CLK
clk => section_out1[56].CLK
clk => section_out1[55].CLK
clk => section_out1[54].CLK
clk => section_out1[53].CLK
clk => section_out1[52].CLK
clk => section_out1[51].CLK
clk => section_out1[50].CLK
clk => section_out1[49].CLK
clk => section_out1[48].CLK
clk => section_out1[47].CLK
clk => section_out1[46].CLK
clk => section_out1[45].CLK
clk => section_out1[44].CLK
clk => section_out1[43].CLK
clk => section_out1[42].CLK
clk => section_out1[41].CLK
clk => section_out1[40].CLK
clk => section_out1[39].CLK
clk => section_out1[38].CLK
clk => section_out1[37].CLK
clk => section_out1[36].CLK
clk => section_out1[35].CLK
clk => section_out1[34].CLK
clk => section_out1[33].CLK
clk => section_out1[32].CLK
clk => section_out1[31].CLK
clk => section_out1[30].CLK
clk => section_out1[29].CLK
clk => section_out1[28].CLK
clk => section_out1[27].CLK
clk => section_out1[26].CLK
clk => section_out1[25].CLK
clk => section_out1[24].CLK
clk => section_out1[23].CLK
clk => section_out1[22].CLK
clk => section_out1[21].CLK
clk => section_out1[20].CLK
clk => section_out1[19].CLK
clk => section_out1[18].CLK
clk => section_out1[17].CLK
clk => section_out1[16].CLK
clk => section_out1[15].CLK
clk => section_out1[14].CLK
clk => section_out1[13].CLK
clk => section_out1[12].CLK
clk => section_out1[11].CLK
clk => section_out1[10].CLK
clk => section_out1[9].CLK
clk => section_out1[8].CLK
clk => section_out1[7].CLK
clk => section_out1[6].CLK
clk => section_out1[5].CLK
clk => section_out1[4].CLK
clk => section_out1[3].CLK
clk => section_out1[2].CLK
clk => section_out1[1].CLK
clk => section_out1[0].CLK
clk => section_out2[95].CLK
clk => section_out2[94].CLK
clk => section_out2[93].CLK
clk => section_out2[92].CLK
clk => section_out2[91].CLK
clk => section_out2[90].CLK
clk => section_out2[89].CLK
clk => section_out2[88].CLK
clk => section_out2[87].CLK
clk => section_out2[86].CLK
clk => section_out2[85].CLK
clk => section_out2[84].CLK
clk => section_out2[83].CLK
clk => section_out2[82].CLK
clk => section_out2[81].CLK
clk => section_out2[80].CLK
clk => section_out2[79].CLK
clk => section_out2[78].CLK
clk => section_out2[77].CLK
clk => section_out2[76].CLK
clk => section_out2[75].CLK
clk => section_out2[74].CLK
clk => section_out2[73].CLK
clk => section_out2[72].CLK
clk => section_out2[71].CLK
clk => section_out2[70].CLK
clk => section_out2[69].CLK
clk => section_out2[68].CLK
clk => section_out2[67].CLK
clk => section_out2[66].CLK
clk => section_out2[65].CLK
clk => section_out2[64].CLK
clk => section_out2[63].CLK
clk => section_out2[62].CLK
clk => section_out2[61].CLK
clk => section_out2[60].CLK
clk => section_out2[59].CLK
clk => section_out2[58].CLK
clk => section_out2[57].CLK
clk => section_out2[56].CLK
clk => section_out2[55].CLK
clk => section_out2[54].CLK
clk => section_out2[53].CLK
clk => section_out2[52].CLK
clk => section_out2[51].CLK
clk => section_out2[50].CLK
clk => section_out2[49].CLK
clk => section_out2[48].CLK
clk => section_out2[47].CLK
clk => section_out2[46].CLK
clk => section_out2[45].CLK
clk => section_out2[44].CLK
clk => section_out2[43].CLK
clk => section_out2[42].CLK
clk => section_out2[41].CLK
clk => section_out2[40].CLK
clk => section_out2[39].CLK
clk => section_out2[38].CLK
clk => section_out2[37].CLK
clk => section_out2[36].CLK
clk => section_out2[35].CLK
clk => section_out2[34].CLK
clk => section_out2[33].CLK
clk => section_out2[32].CLK
clk => section_out2[31].CLK
clk => section_out2[30].CLK
clk => section_out2[29].CLK
clk => section_out2[28].CLK
clk => section_out2[27].CLK
clk => section_out2[26].CLK
clk => section_out2[25].CLK
clk => section_out2[24].CLK
clk => section_out2[23].CLK
clk => section_out2[22].CLK
clk => section_out2[21].CLK
clk => section_out2[20].CLK
clk => section_out2[19].CLK
clk => section_out2[18].CLK
clk => section_out2[17].CLK
clk => section_out2[16].CLK
clk => section_out2[15].CLK
clk => section_out2[14].CLK
clk => section_out2[13].CLK
clk => section_out2[12].CLK
clk => section_out2[11].CLK
clk => section_out2[10].CLK
clk => section_out2[9].CLK
clk => section_out2[8].CLK
clk => section_out2[7].CLK
clk => section_out2[6].CLK
clk => section_out2[5].CLK
clk => section_out2[4].CLK
clk => section_out2[3].CLK
clk => section_out2[2].CLK
clk => section_out2[1].CLK
clk => section_out2[0].CLK
clk => section_out3[95].CLK
clk => section_out3[94].CLK
clk => section_out3[93].CLK
clk => section_out3[92].CLK
clk => section_out3[91].CLK
clk => section_out3[90].CLK
clk => section_out3[89].CLK
clk => section_out3[88].CLK
clk => section_out3[87].CLK
clk => section_out3[86].CLK
clk => section_out3[85].CLK
clk => section_out3[84].CLK
clk => section_out3[83].CLK
clk => section_out3[82].CLK
clk => section_out3[81].CLK
clk => section_out3[80].CLK
clk => section_out3[79].CLK
clk => section_out3[78].CLK
clk => section_out3[77].CLK
clk => section_out3[76].CLK
clk => section_out3[75].CLK
clk => section_out3[74].CLK
clk => section_out3[73].CLK
clk => section_out3[72].CLK
clk => section_out3[71].CLK
clk => section_out3[70].CLK
clk => section_out3[69].CLK
clk => section_out3[68].CLK
clk => section_out3[67].CLK
clk => section_out3[66].CLK
clk => section_out3[65].CLK
clk => section_out3[64].CLK
clk => section_out3[63].CLK
clk => section_out3[62].CLK
clk => section_out3[61].CLK
clk => section_out3[60].CLK
clk => section_out3[59].CLK
clk => section_out3[58].CLK
clk => section_out3[57].CLK
clk => section_out3[56].CLK
clk => section_out3[55].CLK
clk => section_out3[54].CLK
clk => section_out3[53].CLK
clk => section_out3[52].CLK
clk => section_out3[51].CLK
clk => section_out3[50].CLK
clk => section_out3[49].CLK
clk => section_out3[48].CLK
clk => section_out3[47].CLK
clk => section_out3[46].CLK
clk => section_out3[45].CLK
clk => section_out3[44].CLK
clk => section_out3[43].CLK
clk => section_out3[42].CLK
clk => section_out3[41].CLK
clk => section_out3[40].CLK
clk => section_out3[39].CLK
clk => section_out3[38].CLK
clk => section_out3[37].CLK
clk => section_out3[36].CLK
clk => section_out3[35].CLK
clk => section_out3[34].CLK
clk => section_out3[33].CLK
clk => section_out3[32].CLK
clk => section_out3[31].CLK
clk => section_out3[30].CLK
clk => section_out3[29].CLK
clk => section_out3[28].CLK
clk => section_out3[27].CLK
clk => section_out3[26].CLK
clk => section_out3[25].CLK
clk => section_out3[24].CLK
clk => section_out3[23].CLK
clk => section_out3[22].CLK
clk => section_out3[21].CLK
clk => section_out3[20].CLK
clk => section_out3[19].CLK
clk => section_out3[18].CLK
clk => section_out3[17].CLK
clk => section_out3[16].CLK
clk => section_out3[15].CLK
clk => section_out3[14].CLK
clk => section_out3[13].CLK
clk => section_out3[12].CLK
clk => section_out3[11].CLK
clk => section_out3[10].CLK
clk => section_out3[9].CLK
clk => section_out3[8].CLK
clk => section_out3[7].CLK
clk => section_out3[6].CLK
clk => section_out3[5].CLK
clk => section_out3[4].CLK
clk => section_out3[3].CLK
clk => section_out3[2].CLK
clk => section_out3[1].CLK
clk => section_out3[0].CLK
clk => section_out4[95].CLK
clk => section_out4[94].CLK
clk => section_out4[93].CLK
clk => section_out4[92].CLK
clk => section_out4[91].CLK
clk => section_out4[90].CLK
clk => section_out4[89].CLK
clk => section_out4[88].CLK
clk => section_out4[87].CLK
clk => section_out4[86].CLK
clk => section_out4[85].CLK
clk => section_out4[84].CLK
clk => section_out4[83].CLK
clk => section_out4[82].CLK
clk => section_out4[81].CLK
clk => section_out4[80].CLK
clk => section_out4[79].CLK
clk => section_out4[78].CLK
clk => section_out4[77].CLK
clk => section_out4[76].CLK
clk => section_out4[75].CLK
clk => section_out4[74].CLK
clk => section_out4[73].CLK
clk => section_out4[72].CLK
clk => section_out4[71].CLK
clk => section_out4[70].CLK
clk => section_out4[69].CLK
clk => section_out4[68].CLK
clk => section_out4[67].CLK
clk => section_out4[66].CLK
clk => section_out4[65].CLK
clk => section_out4[64].CLK
clk => section_out4[63].CLK
clk => section_out4[62].CLK
clk => section_out4[61].CLK
clk => section_out4[60].CLK
clk => section_out4[59].CLK
clk => section_out4[58].CLK
clk => section_out4[57].CLK
clk => section_out4[56].CLK
clk => section_out4[55].CLK
clk => section_out4[54].CLK
clk => section_out4[53].CLK
clk => section_out4[52].CLK
clk => section_out4[51].CLK
clk => section_out4[50].CLK
clk => section_out4[49].CLK
clk => section_out4[48].CLK
clk => section_out4[47].CLK
clk => section_out4[46].CLK
clk => section_out4[45].CLK
clk => section_out4[44].CLK
clk => section_out4[43].CLK
clk => section_out4[42].CLK
clk => section_out4[41].CLK
clk => section_out4[40].CLK
clk => section_out4[39].CLK
clk => section_out4[38].CLK
clk => section_out4[37].CLK
clk => section_out4[36].CLK
clk => section_out4[35].CLK
clk => section_out4[34].CLK
clk => section_out4[33].CLK
clk => section_out4[32].CLK
clk => section_out4[31].CLK
clk => section_out4[30].CLK
clk => section_out4[29].CLK
clk => section_out4[28].CLK
clk => section_out4[27].CLK
clk => section_out4[26].CLK
clk => section_out4[25].CLK
clk => section_out4[24].CLK
clk => section_out4[23].CLK
clk => section_out4[22].CLK
clk => section_out4[21].CLK
clk => section_out4[20].CLK
clk => section_out4[19].CLK
clk => section_out4[18].CLK
clk => section_out4[17].CLK
clk => section_out4[16].CLK
clk => section_out4[15].CLK
clk => section_out4[14].CLK
clk => section_out4[13].CLK
clk => section_out4[12].CLK
clk => section_out4[11].CLK
clk => section_out4[10].CLK
clk => section_out4[9].CLK
clk => section_out4[8].CLK
clk => section_out4[7].CLK
clk => section_out4[6].CLK
clk => section_out4[5].CLK
clk => section_out4[4].CLK
clk => section_out4[3].CLK
clk => section_out4[2].CLK
clk => section_out4[1].CLK
clk => section_out4[0].CLK
clk => section_out5[95].CLK
clk => section_out5[94].CLK
clk => section_out5[93].CLK
clk => section_out5[92].CLK
clk => section_out5[91].CLK
clk => section_out5[90].CLK
clk => section_out5[89].CLK
clk => section_out5[88].CLK
clk => section_out5[87].CLK
clk => section_out5[86].CLK
clk => section_out5[85].CLK
clk => section_out5[84].CLK
clk => section_out5[83].CLK
clk => section_out5[82].CLK
clk => section_out5[81].CLK
clk => section_out5[80].CLK
clk => section_out5[79].CLK
clk => section_out5[78].CLK
clk => section_out5[77].CLK
clk => section_out5[76].CLK
clk => section_out5[75].CLK
clk => section_out5[74].CLK
clk => section_out5[73].CLK
clk => section_out5[72].CLK
clk => section_out5[71].CLK
clk => section_out5[70].CLK
clk => section_out5[69].CLK
clk => section_out5[68].CLK
clk => section_out5[67].CLK
clk => section_out5[66].CLK
clk => section_out5[65].CLK
clk => section_out5[64].CLK
clk => section_out5[63].CLK
clk => section_out5[62].CLK
clk => section_out5[61].CLK
clk => section_out5[60].CLK
clk => section_out5[59].CLK
clk => section_out5[58].CLK
clk => section_out5[57].CLK
clk => section_out5[56].CLK
clk => section_out5[55].CLK
clk => section_out5[54].CLK
clk => section_out5[53].CLK
clk => section_out5[52].CLK
clk => section_out5[51].CLK
clk => section_out5[50].CLK
clk => section_out5[49].CLK
clk => section_out5[48].CLK
clk => section_out5[47].CLK
clk => section_out5[46].CLK
clk => section_out5[45].CLK
clk => section_out5[44].CLK
clk => section_out5[43].CLK
clk => section_out5[42].CLK
clk => section_out5[41].CLK
clk => section_out5[40].CLK
clk => section_out5[39].CLK
clk => section_out5[38].CLK
clk => section_out5[37].CLK
clk => section_out5[36].CLK
clk => section_out5[35].CLK
clk => section_out5[34].CLK
clk => section_out5[33].CLK
clk => section_out5[32].CLK
clk => section_out5[31].CLK
clk => section_out5[30].CLK
clk => section_out5[29].CLK
clk => section_out5[28].CLK
clk => section_out5[27].CLK
clk => section_out5[26].CLK
clk => section_out5[25].CLK
clk => section_out5[24].CLK
clk => section_out5[23].CLK
clk => section_out5[22].CLK
clk => section_out5[21].CLK
clk => section_out5[20].CLK
clk => section_out5[19].CLK
clk => section_out5[18].CLK
clk => section_out5[17].CLK
clk => section_out5[16].CLK
clk => section_out5[15].CLK
clk => section_out5[14].CLK
clk => section_out5[13].CLK
clk => section_out5[12].CLK
clk => section_out5[11].CLK
clk => section_out5[10].CLK
clk => section_out5[9].CLK
clk => section_out5[8].CLK
clk => section_out5[7].CLK
clk => section_out5[6].CLK
clk => section_out5[5].CLK
clk => section_out5[4].CLK
clk => section_out5[3].CLK
clk => section_out5[2].CLK
clk => section_out5[1].CLK
clk => section_out5[0].CLK
clk => section_out6[95].CLK
clk => section_out6[94].CLK
clk => section_out6[93].CLK
clk => section_out6[92].CLK
clk => section_out6[91].CLK
clk => section_out6[90].CLK
clk => section_out6[89].CLK
clk => section_out6[88].CLK
clk => section_out6[87].CLK
clk => section_out6[86].CLK
clk => section_out6[85].CLK
clk => section_out6[84].CLK
clk => section_out6[83].CLK
clk => section_out6[82].CLK
clk => section_out6[81].CLK
clk => section_out6[80].CLK
clk => section_out6[79].CLK
clk => section_out6[78].CLK
clk => section_out6[77].CLK
clk => section_out6[76].CLK
clk => section_out6[75].CLK
clk => section_out6[74].CLK
clk => section_out6[73].CLK
clk => section_out6[72].CLK
clk => section_out6[71].CLK
clk => section_out6[70].CLK
clk => section_out6[69].CLK
clk => section_out6[68].CLK
clk => section_out6[67].CLK
clk => section_out6[66].CLK
clk => section_out6[65].CLK
clk => section_out6[64].CLK
clk => section_out6[63].CLK
clk => section_out6[62].CLK
clk => section_out6[61].CLK
clk => section_out6[60].CLK
clk => section_out6[59].CLK
clk => section_out6[58].CLK
clk => section_out6[57].CLK
clk => section_out6[56].CLK
clk => section_out6[55].CLK
clk => section_out6[54].CLK
clk => section_out6[53].CLK
clk => section_out6[52].CLK
clk => section_out6[51].CLK
clk => section_out6[50].CLK
clk => section_out6[49].CLK
clk => section_out6[48].CLK
clk => section_out6[47].CLK
clk => section_out6[46].CLK
clk => section_out6[45].CLK
clk => section_out6[44].CLK
clk => section_out6[43].CLK
clk => section_out6[42].CLK
clk => section_out6[41].CLK
clk => section_out6[40].CLK
clk => section_out6[39].CLK
clk => section_out6[38].CLK
clk => section_out6[37].CLK
clk => section_out6[36].CLK
clk => section_out6[35].CLK
clk => section_out6[34].CLK
clk => section_out6[33].CLK
clk => section_out6[32].CLK
clk => section_out6[31].CLK
clk => section_out6[30].CLK
clk => section_out6[29].CLK
clk => section_out6[28].CLK
clk => section_out6[27].CLK
clk => section_out6[26].CLK
clk => section_out6[25].CLK
clk => section_out6[24].CLK
clk => section_out6[23].CLK
clk => section_out6[22].CLK
clk => section_out6[21].CLK
clk => section_out6[20].CLK
clk => section_out6[19].CLK
clk => section_out6[18].CLK
clk => section_out6[17].CLK
clk => section_out6[16].CLK
clk => section_out6[15].CLK
clk => section_out6[14].CLK
clk => section_out6[13].CLK
clk => section_out6[12].CLK
clk => section_out6[11].CLK
clk => section_out6[10].CLK
clk => section_out6[9].CLK
clk => section_out6[8].CLK
clk => section_out6[7].CLK
clk => section_out6[6].CLK
clk => section_out6[5].CLK
clk => section_out6[4].CLK
clk => section_out6[3].CLK
clk => section_out6[2].CLK
clk => section_out6[1].CLK
clk => section_out6[0].CLK
clk => diff1[95].CLK
clk => diff1[94].CLK
clk => diff1[93].CLK
clk => diff1[92].CLK
clk => diff1[91].CLK
clk => diff1[90].CLK
clk => diff1[89].CLK
clk => diff1[88].CLK
clk => diff1[87].CLK
clk => diff1[86].CLK
clk => diff1[85].CLK
clk => diff1[84].CLK
clk => diff1[83].CLK
clk => diff1[82].CLK
clk => diff1[81].CLK
clk => diff1[80].CLK
clk => diff1[79].CLK
clk => diff1[78].CLK
clk => diff1[77].CLK
clk => diff1[76].CLK
clk => diff1[75].CLK
clk => diff1[74].CLK
clk => diff1[73].CLK
clk => diff1[72].CLK
clk => diff1[71].CLK
clk => diff1[70].CLK
clk => diff1[69].CLK
clk => diff1[68].CLK
clk => diff1[67].CLK
clk => diff1[66].CLK
clk => diff1[65].CLK
clk => diff1[64].CLK
clk => diff1[63].CLK
clk => diff1[62].CLK
clk => diff1[61].CLK
clk => diff1[60].CLK
clk => diff1[59].CLK
clk => diff1[58].CLK
clk => diff1[57].CLK
clk => diff1[56].CLK
clk => diff1[55].CLK
clk => diff1[54].CLK
clk => diff1[53].CLK
clk => diff1[52].CLK
clk => diff1[51].CLK
clk => diff1[50].CLK
clk => diff1[49].CLK
clk => diff1[48].CLK
clk => diff1[47].CLK
clk => diff1[46].CLK
clk => diff1[45].CLK
clk => diff1[44].CLK
clk => diff1[43].CLK
clk => diff1[42].CLK
clk => diff1[41].CLK
clk => diff1[40].CLK
clk => diff1[39].CLK
clk => diff1[38].CLK
clk => diff1[37].CLK
clk => diff1[36].CLK
clk => diff1[35].CLK
clk => diff1[34].CLK
clk => diff1[33].CLK
clk => diff1[32].CLK
clk => diff1[31].CLK
clk => diff1[30].CLK
clk => diff1[29].CLK
clk => diff1[28].CLK
clk => diff1[27].CLK
clk => diff1[26].CLK
clk => diff1[25].CLK
clk => diff1[24].CLK
clk => diff1[23].CLK
clk => diff1[22].CLK
clk => diff1[21].CLK
clk => diff1[20].CLK
clk => diff1[19].CLK
clk => diff1[18].CLK
clk => diff1[17].CLK
clk => diff1[16].CLK
clk => diff1[15].CLK
clk => diff1[14].CLK
clk => diff1[13].CLK
clk => diff1[12].CLK
clk => diff1[11].CLK
clk => diff1[10].CLK
clk => diff1[9].CLK
clk => diff1[8].CLK
clk => diff1[7].CLK
clk => diff1[6].CLK
clk => diff1[5].CLK
clk => diff1[4].CLK
clk => diff1[3].CLK
clk => diff1[2].CLK
clk => diff1[1].CLK
clk => diff1[0].CLK
clk => diff2[95].CLK
clk => diff2[94].CLK
clk => diff2[93].CLK
clk => diff2[92].CLK
clk => diff2[91].CLK
clk => diff2[90].CLK
clk => diff2[89].CLK
clk => diff2[88].CLK
clk => diff2[87].CLK
clk => diff2[86].CLK
clk => diff2[85].CLK
clk => diff2[84].CLK
clk => diff2[83].CLK
clk => diff2[82].CLK
clk => diff2[81].CLK
clk => diff2[80].CLK
clk => diff2[79].CLK
clk => diff2[78].CLK
clk => diff2[77].CLK
clk => diff2[76].CLK
clk => diff2[75].CLK
clk => diff2[74].CLK
clk => diff2[73].CLK
clk => diff2[72].CLK
clk => diff2[71].CLK
clk => diff2[70].CLK
clk => diff2[69].CLK
clk => diff2[68].CLK
clk => diff2[67].CLK
clk => diff2[66].CLK
clk => diff2[65].CLK
clk => diff2[64].CLK
clk => diff2[63].CLK
clk => diff2[62].CLK
clk => diff2[61].CLK
clk => diff2[60].CLK
clk => diff2[59].CLK
clk => diff2[58].CLK
clk => diff2[57].CLK
clk => diff2[56].CLK
clk => diff2[55].CLK
clk => diff2[54].CLK
clk => diff2[53].CLK
clk => diff2[52].CLK
clk => diff2[51].CLK
clk => diff2[50].CLK
clk => diff2[49].CLK
clk => diff2[48].CLK
clk => diff2[47].CLK
clk => diff2[46].CLK
clk => diff2[45].CLK
clk => diff2[44].CLK
clk => diff2[43].CLK
clk => diff2[42].CLK
clk => diff2[41].CLK
clk => diff2[40].CLK
clk => diff2[39].CLK
clk => diff2[38].CLK
clk => diff2[37].CLK
clk => diff2[36].CLK
clk => diff2[35].CLK
clk => diff2[34].CLK
clk => diff2[33].CLK
clk => diff2[32].CLK
clk => diff2[31].CLK
clk => diff2[30].CLK
clk => diff2[29].CLK
clk => diff2[28].CLK
clk => diff2[27].CLK
clk => diff2[26].CLK
clk => diff2[25].CLK
clk => diff2[24].CLK
clk => diff2[23].CLK
clk => diff2[22].CLK
clk => diff2[21].CLK
clk => diff2[20].CLK
clk => diff2[19].CLK
clk => diff2[18].CLK
clk => diff2[17].CLK
clk => diff2[16].CLK
clk => diff2[15].CLK
clk => diff2[14].CLK
clk => diff2[13].CLK
clk => diff2[12].CLK
clk => diff2[11].CLK
clk => diff2[10].CLK
clk => diff2[9].CLK
clk => diff2[8].CLK
clk => diff2[7].CLK
clk => diff2[6].CLK
clk => diff2[5].CLK
clk => diff2[4].CLK
clk => diff2[3].CLK
clk => diff2[2].CLK
clk => diff2[1].CLK
clk => diff2[0].CLK
clk => diff3[95].CLK
clk => diff3[94].CLK
clk => diff3[93].CLK
clk => diff3[92].CLK
clk => diff3[91].CLK
clk => diff3[90].CLK
clk => diff3[89].CLK
clk => diff3[88].CLK
clk => diff3[87].CLK
clk => diff3[86].CLK
clk => diff3[85].CLK
clk => diff3[84].CLK
clk => diff3[83].CLK
clk => diff3[82].CLK
clk => diff3[81].CLK
clk => diff3[80].CLK
clk => diff3[79].CLK
clk => diff3[78].CLK
clk => diff3[77].CLK
clk => diff3[76].CLK
clk => diff3[75].CLK
clk => diff3[74].CLK
clk => diff3[73].CLK
clk => diff3[72].CLK
clk => diff3[71].CLK
clk => diff3[70].CLK
clk => diff3[69].CLK
clk => diff3[68].CLK
clk => diff3[67].CLK
clk => diff3[66].CLK
clk => diff3[65].CLK
clk => diff3[64].CLK
clk => diff3[63].CLK
clk => diff3[62].CLK
clk => diff3[61].CLK
clk => diff3[60].CLK
clk => diff3[59].CLK
clk => diff3[58].CLK
clk => diff3[57].CLK
clk => diff3[56].CLK
clk => diff3[55].CLK
clk => diff3[54].CLK
clk => diff3[53].CLK
clk => diff3[52].CLK
clk => diff3[51].CLK
clk => diff3[50].CLK
clk => diff3[49].CLK
clk => diff3[48].CLK
clk => diff3[47].CLK
clk => diff3[46].CLK
clk => diff3[45].CLK
clk => diff3[44].CLK
clk => diff3[43].CLK
clk => diff3[42].CLK
clk => diff3[41].CLK
clk => diff3[40].CLK
clk => diff3[39].CLK
clk => diff3[38].CLK
clk => diff3[37].CLK
clk => diff3[36].CLK
clk => diff3[35].CLK
clk => diff3[34].CLK
clk => diff3[33].CLK
clk => diff3[32].CLK
clk => diff3[31].CLK
clk => diff3[30].CLK
clk => diff3[29].CLK
clk => diff3[28].CLK
clk => diff3[27].CLK
clk => diff3[26].CLK
clk => diff3[25].CLK
clk => diff3[24].CLK
clk => diff3[23].CLK
clk => diff3[22].CLK
clk => diff3[21].CLK
clk => diff3[20].CLK
clk => diff3[19].CLK
clk => diff3[18].CLK
clk => diff3[17].CLK
clk => diff3[16].CLK
clk => diff3[15].CLK
clk => diff3[14].CLK
clk => diff3[13].CLK
clk => diff3[12].CLK
clk => diff3[11].CLK
clk => diff3[10].CLK
clk => diff3[9].CLK
clk => diff3[8].CLK
clk => diff3[7].CLK
clk => diff3[6].CLK
clk => diff3[5].CLK
clk => diff3[4].CLK
clk => diff3[3].CLK
clk => diff3[2].CLK
clk => diff3[1].CLK
clk => diff3[0].CLK
clk => diff4[95].CLK
clk => diff4[94].CLK
clk => diff4[93].CLK
clk => diff4[92].CLK
clk => diff4[91].CLK
clk => diff4[90].CLK
clk => diff4[89].CLK
clk => diff4[88].CLK
clk => diff4[87].CLK
clk => diff4[86].CLK
clk => diff4[85].CLK
clk => diff4[84].CLK
clk => diff4[83].CLK
clk => diff4[82].CLK
clk => diff4[81].CLK
clk => diff4[80].CLK
clk => diff4[79].CLK
clk => diff4[78].CLK
clk => diff4[77].CLK
clk => diff4[76].CLK
clk => diff4[75].CLK
clk => diff4[74].CLK
clk => diff4[73].CLK
clk => diff4[72].CLK
clk => diff4[71].CLK
clk => diff4[70].CLK
clk => diff4[69].CLK
clk => diff4[68].CLK
clk => diff4[67].CLK
clk => diff4[66].CLK
clk => diff4[65].CLK
clk => diff4[64].CLK
clk => diff4[63].CLK
clk => diff4[62].CLK
clk => diff4[61].CLK
clk => diff4[60].CLK
clk => diff4[59].CLK
clk => diff4[58].CLK
clk => diff4[57].CLK
clk => diff4[56].CLK
clk => diff4[55].CLK
clk => diff4[54].CLK
clk => diff4[53].CLK
clk => diff4[52].CLK
clk => diff4[51].CLK
clk => diff4[50].CLK
clk => diff4[49].CLK
clk => diff4[48].CLK
clk => diff4[47].CLK
clk => diff4[46].CLK
clk => diff4[45].CLK
clk => diff4[44].CLK
clk => diff4[43].CLK
clk => diff4[42].CLK
clk => diff4[41].CLK
clk => diff4[40].CLK
clk => diff4[39].CLK
clk => diff4[38].CLK
clk => diff4[37].CLK
clk => diff4[36].CLK
clk => diff4[35].CLK
clk => diff4[34].CLK
clk => diff4[33].CLK
clk => diff4[32].CLK
clk => diff4[31].CLK
clk => diff4[30].CLK
clk => diff4[29].CLK
clk => diff4[28].CLK
clk => diff4[27].CLK
clk => diff4[26].CLK
clk => diff4[25].CLK
clk => diff4[24].CLK
clk => diff4[23].CLK
clk => diff4[22].CLK
clk => diff4[21].CLK
clk => diff4[20].CLK
clk => diff4[19].CLK
clk => diff4[18].CLK
clk => diff4[17].CLK
clk => diff4[16].CLK
clk => diff4[15].CLK
clk => diff4[14].CLK
clk => diff4[13].CLK
clk => diff4[12].CLK
clk => diff4[11].CLK
clk => diff4[10].CLK
clk => diff4[9].CLK
clk => diff4[8].CLK
clk => diff4[7].CLK
clk => diff4[6].CLK
clk => diff4[5].CLK
clk => diff4[4].CLK
clk => diff4[3].CLK
clk => diff4[2].CLK
clk => diff4[1].CLK
clk => diff4[0].CLK
clk => diff5[95].CLK
clk => diff5[94].CLK
clk => diff5[93].CLK
clk => diff5[92].CLK
clk => diff5[91].CLK
clk => diff5[90].CLK
clk => diff5[89].CLK
clk => diff5[88].CLK
clk => diff5[87].CLK
clk => diff5[86].CLK
clk => diff5[85].CLK
clk => diff5[84].CLK
clk => diff5[83].CLK
clk => diff5[82].CLK
clk => diff5[81].CLK
clk => diff5[80].CLK
clk => diff5[79].CLK
clk => diff5[78].CLK
clk => diff5[77].CLK
clk => diff5[76].CLK
clk => diff5[75].CLK
clk => diff5[74].CLK
clk => diff5[73].CLK
clk => diff5[72].CLK
clk => diff5[71].CLK
clk => diff5[70].CLK
clk => diff5[69].CLK
clk => diff5[68].CLK
clk => diff5[67].CLK
clk => diff5[66].CLK
clk => diff5[65].CLK
clk => diff5[64].CLK
clk => diff5[63].CLK
clk => diff5[62].CLK
clk => diff5[61].CLK
clk => diff5[60].CLK
clk => diff5[59].CLK
clk => diff5[58].CLK
clk => diff5[57].CLK
clk => diff5[56].CLK
clk => diff5[55].CLK
clk => diff5[54].CLK
clk => diff5[53].CLK
clk => diff5[52].CLK
clk => diff5[51].CLK
clk => diff5[50].CLK
clk => diff5[49].CLK
clk => diff5[48].CLK
clk => diff5[47].CLK
clk => diff5[46].CLK
clk => diff5[45].CLK
clk => diff5[44].CLK
clk => diff5[43].CLK
clk => diff5[42].CLK
clk => diff5[41].CLK
clk => diff5[40].CLK
clk => diff5[39].CLK
clk => diff5[38].CLK
clk => diff5[37].CLK
clk => diff5[36].CLK
clk => diff5[35].CLK
clk => diff5[34].CLK
clk => diff5[33].CLK
clk => diff5[32].CLK
clk => diff5[31].CLK
clk => diff5[30].CLK
clk => diff5[29].CLK
clk => diff5[28].CLK
clk => diff5[27].CLK
clk => diff5[26].CLK
clk => diff5[25].CLK
clk => diff5[24].CLK
clk => diff5[23].CLK
clk => diff5[22].CLK
clk => diff5[21].CLK
clk => diff5[20].CLK
clk => diff5[19].CLK
clk => diff5[18].CLK
clk => diff5[17].CLK
clk => diff5[16].CLK
clk => diff5[15].CLK
clk => diff5[14].CLK
clk => diff5[13].CLK
clk => diff5[12].CLK
clk => diff5[11].CLK
clk => diff5[10].CLK
clk => diff5[9].CLK
clk => diff5[8].CLK
clk => diff5[7].CLK
clk => diff5[6].CLK
clk => diff5[5].CLK
clk => diff5[4].CLK
clk => diff5[3].CLK
clk => diff5[2].CLK
clk => diff5[1].CLK
clk => diff5[0].CLK
clk => diff6[95].CLK
clk => diff6[94].CLK
clk => diff6[93].CLK
clk => diff6[92].CLK
clk => diff6[91].CLK
clk => diff6[90].CLK
clk => diff6[89].CLK
clk => diff6[88].CLK
clk => diff6[87].CLK
clk => diff6[86].CLK
clk => diff6[85].CLK
clk => diff6[84].CLK
clk => diff6[83].CLK
clk => diff6[82].CLK
clk => diff6[81].CLK
clk => diff6[80].CLK
clk => diff6[79].CLK
clk => diff6[78].CLK
clk => diff6[77].CLK
clk => diff6[76].CLK
clk => diff6[75].CLK
clk => diff6[74].CLK
clk => diff6[73].CLK
clk => diff6[72].CLK
clk => diff6[71].CLK
clk => diff6[70].CLK
clk => diff6[69].CLK
clk => diff6[68].CLK
clk => diff6[67].CLK
clk => diff6[66].CLK
clk => diff6[65].CLK
clk => diff6[64].CLK
clk => diff6[63].CLK
clk => diff6[62].CLK
clk => diff6[61].CLK
clk => diff6[60].CLK
clk => diff6[59].CLK
clk => diff6[58].CLK
clk => diff6[57].CLK
clk => diff6[56].CLK
clk => diff6[55].CLK
clk => diff6[54].CLK
clk => diff6[53].CLK
clk => diff6[52].CLK
clk => diff6[51].CLK
clk => diff6[50].CLK
clk => diff6[49].CLK
clk => diff6[48].CLK
clk => diff6[47].CLK
clk => diff6[46].CLK
clk => diff6[45].CLK
clk => diff6[44].CLK
clk => diff6[43].CLK
clk => diff6[42].CLK
clk => diff6[41].CLK
clk => diff6[40].CLK
clk => diff6[39].CLK
clk => diff6[38].CLK
clk => diff6[37].CLK
clk => diff6[36].CLK
clk => diff6[35].CLK
clk => diff6[34].CLK
clk => diff6[33].CLK
clk => diff6[32].CLK
clk => diff6[31].CLK
clk => diff6[30].CLK
clk => diff6[29].CLK
clk => diff6[28].CLK
clk => diff6[27].CLK
clk => diff6[26].CLK
clk => diff6[25].CLK
clk => diff6[24].CLK
clk => diff6[23].CLK
clk => diff6[22].CLK
clk => diff6[21].CLK
clk => diff6[20].CLK
clk => diff6[19].CLK
clk => diff6[18].CLK
clk => diff6[17].CLK
clk => diff6[16].CLK
clk => diff6[15].CLK
clk => diff6[14].CLK
clk => diff6[13].CLK
clk => diff6[12].CLK
clk => diff6[11].CLK
clk => diff6[10].CLK
clk => diff6[9].CLK
clk => diff6[8].CLK
clk => diff6[7].CLK
clk => diff6[6].CLK
clk => diff6[5].CLK
clk => diff6[4].CLK
clk => diff6[3].CLK
clk => diff6[2].CLK
clk => diff6[1].CLK
clk => diff6[0].CLK
clk => output_register[95].CLK
clk => output_register[94].CLK
clk => output_register[93].CLK
clk => output_register[92].CLK
clk => output_register[91].CLK
clk => output_register[90].CLK
clk => output_register[89].CLK
clk => output_register[88].CLK
clk => output_register[87].CLK
clk => output_register[86].CLK
clk => output_register[85].CLK
clk => output_register[84].CLK
clk => output_register[83].CLK
clk => output_register[82].CLK
clk => output_register[81].CLK
clk => output_register[80].CLK
clk => output_register[79].CLK
clk => output_register[78].CLK
clk => output_register[77].CLK
clk => output_register[76].CLK
clk => output_register[75].CLK
clk => output_register[74].CLK
clk => output_register[73].CLK
clk => output_register[72].CLK
clk => output_register[71].CLK
clk => output_register[70].CLK
clk => output_register[69].CLK
clk => output_register[68].CLK
clk => output_register[67].CLK
clk => output_register[66].CLK
clk => output_register[65].CLK
clk => output_register[64].CLK
clk => output_register[63].CLK
clk => output_register[62].CLK
clk => output_register[61].CLK
clk => output_register[60].CLK
clk => output_register[59].CLK
clk => output_register[58].CLK
clk => output_register[57].CLK
clk => output_register[56].CLK
clk => output_register[55].CLK
clk => output_register[54].CLK
clk => output_register[53].CLK
clk => output_register[52].CLK
clk => output_register[51].CLK
clk => output_register[50].CLK
clk => output_register[49].CLK
clk => output_register[48].CLK
clk => output_register[47].CLK
clk => output_register[46].CLK
clk => output_register[45].CLK
clk => output_register[44].CLK
clk => output_register[43].CLK
clk => output_register[42].CLK
clk => output_register[41].CLK
clk => output_register[40].CLK
clk => output_register[39].CLK
clk => output_register[38].CLK
clk => output_register[37].CLK
clk => output_register[36].CLK
clk => output_register[35].CLK
clk => output_register[34].CLK
clk => output_register[33].CLK
clk => output_register[32].CLK
clk => output_register[31].CLK
clk => output_register[30].CLK
clk => output_register[29].CLK
clk => output_register[28].CLK
clk => output_register[27].CLK
clk => output_register[26].CLK
clk => output_register[25].CLK
clk => output_register[24].CLK
clk => output_register[23].CLK
clk => output_register[22].CLK
clk => output_register[21].CLK
clk => output_register[20].CLK
clk => output_register[19].CLK
clk => output_register[18].CLK
clk => output_register[17].CLK
clk => output_register[16].CLK
clk => output_register[15].CLK
clk => output_register[14].CLK
clk => output_register[13].CLK
clk => output_register[12].CLK
clk => output_register[11].CLK
clk => output_register[10].CLK
clk => output_register[9].CLK
clk => output_register[8].CLK
clk => output_register[7].CLK
clk => output_register[6].CLK
clk => output_register[5].CLK
clk => output_register[4].CLK
clk => output_register[3].CLK
clk => output_register[2].CLK
clk => output_register[1].CLK
clk => output_register[0].CLK
clk => cur_count[9].CLK
clk_enable => phase_1~0.IN0
clk_enable => cur_count[8].ENA
clk_enable => cur_count[7].ENA
clk_enable => cur_count[6].ENA
clk_enable => cur_count[5].ENA
clk_enable => cur_count[4].ENA
clk_enable => cur_count[3].ENA
clk_enable => cur_count[2].ENA
clk_enable => cur_count[1].ENA
clk_enable => cur_count[0].ENA
clk_enable => input_register[19].ENA
clk_enable => input_register[18].ENA
clk_enable => input_register[17].ENA
clk_enable => input_register[16].ENA
clk_enable => input_register[15].ENA
clk_enable => input_register[14].ENA
clk_enable => input_register[13].ENA
clk_enable => input_register[12].ENA
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => section_out1[95].ENA
clk_enable => section_out1[94].ENA
clk_enable => section_out1[93].ENA
clk_enable => section_out1[92].ENA
clk_enable => section_out1[91].ENA
clk_enable => section_out1[90].ENA
clk_enable => section_out1[89].ENA
clk_enable => section_out1[88].ENA
clk_enable => section_out1[87].ENA
clk_enable => section_out1[86].ENA
clk_enable => section_out1[85].ENA
clk_enable => section_out1[84].ENA
clk_enable => section_out1[83].ENA
clk_enable => section_out1[82].ENA
clk_enable => section_out1[81].ENA
clk_enable => section_out1[80].ENA
clk_enable => section_out1[79].ENA
clk_enable => section_out1[78].ENA
clk_enable => section_out1[77].ENA
clk_enable => section_out1[76].ENA
clk_enable => section_out1[75].ENA
clk_enable => section_out1[74].ENA
clk_enable => section_out1[73].ENA
clk_enable => section_out1[72].ENA
clk_enable => section_out1[71].ENA
clk_enable => section_out1[70].ENA
clk_enable => section_out1[69].ENA
clk_enable => section_out1[68].ENA
clk_enable => section_out1[67].ENA
clk_enable => section_out1[66].ENA
clk_enable => section_out1[65].ENA
clk_enable => section_out1[64].ENA
clk_enable => section_out1[63].ENA
clk_enable => section_out1[62].ENA
clk_enable => section_out1[61].ENA
clk_enable => section_out1[60].ENA
clk_enable => section_out1[59].ENA
clk_enable => section_out1[58].ENA
clk_enable => section_out1[57].ENA
clk_enable => section_out1[56].ENA
clk_enable => section_out1[55].ENA
clk_enable => section_out1[54].ENA
clk_enable => section_out1[53].ENA
clk_enable => section_out1[52].ENA
clk_enable => section_out1[51].ENA
clk_enable => section_out1[50].ENA
clk_enable => section_out1[49].ENA
clk_enable => section_out1[48].ENA
clk_enable => section_out1[47].ENA
clk_enable => section_out1[46].ENA
clk_enable => section_out1[45].ENA
clk_enable => section_out1[44].ENA
clk_enable => section_out1[43].ENA
clk_enable => section_out1[42].ENA
clk_enable => section_out1[41].ENA
clk_enable => section_out1[40].ENA
clk_enable => section_out1[39].ENA
clk_enable => section_out1[38].ENA
clk_enable => section_out1[37].ENA
clk_enable => section_out1[36].ENA
clk_enable => section_out1[35].ENA
clk_enable => section_out1[34].ENA
clk_enable => section_out1[33].ENA
clk_enable => section_out1[32].ENA
clk_enable => section_out1[31].ENA
clk_enable => section_out1[30].ENA
clk_enable => section_out1[29].ENA
clk_enable => section_out1[28].ENA
clk_enable => section_out1[27].ENA
clk_enable => section_out1[26].ENA
clk_enable => section_out1[25].ENA
clk_enable => section_out1[24].ENA
clk_enable => section_out1[23].ENA
clk_enable => section_out1[22].ENA
clk_enable => section_out1[21].ENA
clk_enable => section_out1[20].ENA
clk_enable => section_out1[19].ENA
clk_enable => section_out1[18].ENA
clk_enable => section_out1[17].ENA
clk_enable => section_out1[16].ENA
clk_enable => section_out1[15].ENA
clk_enable => section_out1[14].ENA
clk_enable => section_out1[13].ENA
clk_enable => section_out1[12].ENA
clk_enable => section_out1[11].ENA
clk_enable => section_out1[10].ENA
clk_enable => section_out1[9].ENA
clk_enable => section_out1[8].ENA
clk_enable => section_out1[7].ENA
clk_enable => section_out1[6].ENA
clk_enable => section_out1[5].ENA
clk_enable => section_out1[4].ENA
clk_enable => section_out1[3].ENA
clk_enable => section_out1[2].ENA
clk_enable => section_out1[1].ENA
clk_enable => section_out1[0].ENA
clk_enable => section_out2[95].ENA
clk_enable => section_out2[94].ENA
clk_enable => section_out2[93].ENA
clk_enable => section_out2[92].ENA
clk_enable => section_out2[91].ENA
clk_enable => section_out2[90].ENA
clk_enable => section_out2[89].ENA
clk_enable => section_out2[88].ENA
clk_enable => section_out2[87].ENA
clk_enable => section_out2[86].ENA
clk_enable => section_out2[85].ENA
clk_enable => section_out2[84].ENA
clk_enable => section_out2[83].ENA
clk_enable => section_out2[82].ENA
clk_enable => section_out2[81].ENA
clk_enable => section_out2[80].ENA
clk_enable => section_out2[79].ENA
clk_enable => section_out2[78].ENA
clk_enable => section_out2[77].ENA
clk_enable => section_out2[76].ENA
clk_enable => section_out2[75].ENA
clk_enable => section_out2[74].ENA
clk_enable => section_out2[73].ENA
clk_enable => section_out2[72].ENA
clk_enable => section_out2[71].ENA
clk_enable => section_out2[70].ENA
clk_enable => section_out2[69].ENA
clk_enable => section_out2[68].ENA
clk_enable => section_out2[67].ENA
clk_enable => section_out2[66].ENA
clk_enable => section_out2[65].ENA
clk_enable => section_out2[64].ENA
clk_enable => section_out2[63].ENA
clk_enable => section_out2[62].ENA
clk_enable => section_out2[61].ENA
clk_enable => section_out2[60].ENA
clk_enable => section_out2[59].ENA
clk_enable => section_out2[58].ENA
clk_enable => section_out2[57].ENA
clk_enable => section_out2[56].ENA
clk_enable => section_out2[55].ENA
clk_enable => section_out2[54].ENA
clk_enable => section_out2[53].ENA
clk_enable => section_out2[52].ENA
clk_enable => section_out2[51].ENA
clk_enable => section_out2[50].ENA
clk_enable => section_out2[49].ENA
clk_enable => section_out2[48].ENA
clk_enable => section_out2[47].ENA
clk_enable => section_out2[46].ENA
clk_enable => section_out2[45].ENA
clk_enable => section_out2[44].ENA
clk_enable => section_out2[43].ENA
clk_enable => section_out2[42].ENA
clk_enable => section_out2[41].ENA
clk_enable => section_out2[40].ENA
clk_enable => section_out2[39].ENA
clk_enable => section_out2[38].ENA
clk_enable => section_out2[37].ENA
clk_enable => section_out2[36].ENA
clk_enable => section_out2[35].ENA
clk_enable => section_out2[34].ENA
clk_enable => section_out2[33].ENA
clk_enable => section_out2[32].ENA
clk_enable => section_out2[31].ENA
clk_enable => section_out2[30].ENA
clk_enable => section_out2[29].ENA
clk_enable => section_out2[28].ENA
clk_enable => section_out2[27].ENA
clk_enable => section_out2[26].ENA
clk_enable => section_out2[25].ENA
clk_enable => section_out2[24].ENA
clk_enable => section_out2[23].ENA
clk_enable => section_out2[22].ENA
clk_enable => section_out2[21].ENA
clk_enable => section_out2[20].ENA
clk_enable => section_out2[19].ENA
clk_enable => section_out2[18].ENA
clk_enable => section_out2[17].ENA
clk_enable => section_out2[16].ENA
clk_enable => section_out2[15].ENA
clk_enable => section_out2[14].ENA
clk_enable => section_out2[13].ENA
clk_enable => section_out2[12].ENA
clk_enable => section_out2[11].ENA
clk_enable => section_out2[10].ENA
clk_enable => section_out2[9].ENA
clk_enable => section_out2[8].ENA
clk_enable => section_out2[7].ENA
clk_enable => section_out2[6].ENA
clk_enable => section_out2[5].ENA
clk_enable => section_out2[4].ENA
clk_enable => section_out2[3].ENA
clk_enable => section_out2[2].ENA
clk_enable => section_out2[1].ENA
clk_enable => section_out2[0].ENA
clk_enable => section_out3[95].ENA
clk_enable => section_out3[94].ENA
clk_enable => section_out3[93].ENA
clk_enable => section_out3[92].ENA
clk_enable => section_out3[91].ENA
clk_enable => section_out3[90].ENA
clk_enable => section_out3[89].ENA
clk_enable => section_out3[88].ENA
clk_enable => section_out3[87].ENA
clk_enable => section_out3[86].ENA
clk_enable => section_out3[85].ENA
clk_enable => section_out3[84].ENA
clk_enable => section_out3[83].ENA
clk_enable => section_out3[82].ENA
clk_enable => section_out3[81].ENA
clk_enable => section_out3[80].ENA
clk_enable => section_out3[79].ENA
clk_enable => section_out3[78].ENA
clk_enable => section_out3[77].ENA
clk_enable => section_out3[76].ENA
clk_enable => section_out3[75].ENA
clk_enable => section_out3[74].ENA
clk_enable => section_out3[73].ENA
clk_enable => section_out3[72].ENA
clk_enable => section_out3[71].ENA
clk_enable => section_out3[70].ENA
clk_enable => section_out3[69].ENA
clk_enable => section_out3[68].ENA
clk_enable => section_out3[67].ENA
clk_enable => section_out3[66].ENA
clk_enable => section_out3[65].ENA
clk_enable => section_out3[64].ENA
clk_enable => section_out3[63].ENA
clk_enable => section_out3[62].ENA
clk_enable => section_out3[61].ENA
clk_enable => section_out3[60].ENA
clk_enable => section_out3[59].ENA
clk_enable => section_out3[58].ENA
clk_enable => section_out3[57].ENA
clk_enable => section_out3[56].ENA
clk_enable => section_out3[55].ENA
clk_enable => section_out3[54].ENA
clk_enable => section_out3[53].ENA
clk_enable => section_out3[52].ENA
clk_enable => section_out3[51].ENA
clk_enable => section_out3[50].ENA
clk_enable => section_out3[49].ENA
clk_enable => section_out3[48].ENA
clk_enable => section_out3[47].ENA
clk_enable => section_out3[46].ENA
clk_enable => section_out3[45].ENA
clk_enable => section_out3[44].ENA
clk_enable => section_out3[43].ENA
clk_enable => section_out3[42].ENA
clk_enable => section_out3[41].ENA
clk_enable => section_out3[40].ENA
clk_enable => section_out3[39].ENA
clk_enable => section_out3[38].ENA
clk_enable => section_out3[37].ENA
clk_enable => section_out3[36].ENA
clk_enable => section_out3[35].ENA
clk_enable => section_out3[34].ENA
clk_enable => section_out3[33].ENA
clk_enable => section_out3[32].ENA
clk_enable => section_out3[31].ENA
clk_enable => section_out3[30].ENA
clk_enable => section_out3[29].ENA
clk_enable => section_out3[28].ENA
clk_enable => section_out3[27].ENA
clk_enable => section_out3[26].ENA
clk_enable => section_out3[25].ENA
clk_enable => section_out3[24].ENA
clk_enable => section_out3[23].ENA
clk_enable => section_out3[22].ENA
clk_enable => section_out3[21].ENA
clk_enable => section_out3[20].ENA
clk_enable => section_out3[19].ENA
clk_enable => section_out3[18].ENA
clk_enable => section_out3[17].ENA
clk_enable => section_out3[16].ENA
clk_enable => section_out3[15].ENA
clk_enable => section_out3[14].ENA
clk_enable => section_out3[13].ENA
clk_enable => section_out3[12].ENA
clk_enable => section_out3[11].ENA
clk_enable => section_out3[10].ENA
clk_enable => section_out3[9].ENA
clk_enable => section_out3[8].ENA
clk_enable => section_out3[7].ENA
clk_enable => section_out3[6].ENA
clk_enable => section_out3[5].ENA
clk_enable => section_out3[4].ENA
clk_enable => section_out3[3].ENA
clk_enable => section_out3[2].ENA
clk_enable => section_out3[1].ENA
clk_enable => section_out3[0].ENA
clk_enable => section_out4[95].ENA
clk_enable => section_out4[94].ENA
clk_enable => section_out4[93].ENA
clk_enable => section_out4[92].ENA
clk_enable => section_out4[91].ENA
clk_enable => section_out4[90].ENA
clk_enable => section_out4[89].ENA
clk_enable => section_out4[88].ENA
clk_enable => section_out4[87].ENA
clk_enable => section_out4[86].ENA
clk_enable => section_out4[85].ENA
clk_enable => section_out4[84].ENA
clk_enable => section_out4[83].ENA
clk_enable => section_out4[82].ENA
clk_enable => section_out4[81].ENA
clk_enable => section_out4[80].ENA
clk_enable => section_out4[79].ENA
clk_enable => section_out4[78].ENA
clk_enable => section_out4[77].ENA
clk_enable => section_out4[76].ENA
clk_enable => section_out4[75].ENA
clk_enable => section_out4[74].ENA
clk_enable => section_out4[73].ENA
clk_enable => section_out4[72].ENA
clk_enable => section_out4[71].ENA
clk_enable => section_out4[70].ENA
clk_enable => section_out4[69].ENA
clk_enable => section_out4[68].ENA
clk_enable => section_out4[67].ENA
clk_enable => section_out4[66].ENA
clk_enable => section_out4[65].ENA
clk_enable => section_out4[64].ENA
clk_enable => section_out4[63].ENA
clk_enable => section_out4[62].ENA
clk_enable => section_out4[61].ENA
clk_enable => section_out4[60].ENA
clk_enable => section_out4[59].ENA
clk_enable => section_out4[58].ENA
clk_enable => section_out4[57].ENA
clk_enable => section_out4[56].ENA
clk_enable => section_out4[55].ENA
clk_enable => section_out4[54].ENA
clk_enable => section_out4[53].ENA
clk_enable => section_out4[52].ENA
clk_enable => section_out4[51].ENA
clk_enable => section_out4[50].ENA
clk_enable => section_out4[49].ENA
clk_enable => section_out4[48].ENA
clk_enable => section_out4[47].ENA
clk_enable => section_out4[46].ENA
clk_enable => section_out4[45].ENA
clk_enable => section_out4[44].ENA
clk_enable => section_out4[43].ENA
clk_enable => section_out4[42].ENA
clk_enable => section_out4[41].ENA
clk_enable => section_out4[40].ENA
clk_enable => section_out4[39].ENA
clk_enable => section_out4[38].ENA
clk_enable => section_out4[37].ENA
clk_enable => section_out4[36].ENA
clk_enable => section_out4[35].ENA
clk_enable => section_out4[34].ENA
clk_enable => section_out4[33].ENA
clk_enable => section_out4[32].ENA
clk_enable => section_out4[31].ENA
clk_enable => section_out4[30].ENA
clk_enable => section_out4[29].ENA
clk_enable => section_out4[28].ENA
clk_enable => section_out4[27].ENA
clk_enable => section_out4[26].ENA
clk_enable => section_out4[25].ENA
clk_enable => section_out4[24].ENA
clk_enable => section_out4[23].ENA
clk_enable => section_out4[22].ENA
clk_enable => section_out4[21].ENA
clk_enable => section_out4[20].ENA
clk_enable => section_out4[19].ENA
clk_enable => section_out4[18].ENA
clk_enable => section_out4[17].ENA
clk_enable => section_out4[16].ENA
clk_enable => section_out4[15].ENA
clk_enable => section_out4[14].ENA
clk_enable => section_out4[13].ENA
clk_enable => section_out4[12].ENA
clk_enable => section_out4[11].ENA
clk_enable => section_out4[10].ENA
clk_enable => section_out4[9].ENA
clk_enable => section_out4[8].ENA
clk_enable => section_out4[7].ENA
clk_enable => section_out4[6].ENA
clk_enable => section_out4[5].ENA
clk_enable => section_out4[4].ENA
clk_enable => section_out4[3].ENA
clk_enable => section_out4[2].ENA
clk_enable => section_out4[1].ENA
clk_enable => section_out4[0].ENA
clk_enable => section_out5[95].ENA
clk_enable => section_out5[94].ENA
clk_enable => section_out5[93].ENA
clk_enable => section_out5[92].ENA
clk_enable => section_out5[91].ENA
clk_enable => section_out5[90].ENA
clk_enable => section_out5[89].ENA
clk_enable => section_out5[88].ENA
clk_enable => section_out5[87].ENA
clk_enable => section_out5[86].ENA
clk_enable => section_out5[85].ENA
clk_enable => section_out5[84].ENA
clk_enable => section_out5[83].ENA
clk_enable => section_out5[82].ENA
clk_enable => section_out5[81].ENA
clk_enable => section_out5[80].ENA
clk_enable => section_out5[79].ENA
clk_enable => section_out5[78].ENA
clk_enable => section_out5[77].ENA
clk_enable => section_out5[76].ENA
clk_enable => section_out5[75].ENA
clk_enable => section_out5[74].ENA
clk_enable => section_out5[73].ENA
clk_enable => section_out5[72].ENA
clk_enable => section_out5[71].ENA
clk_enable => section_out5[70].ENA
clk_enable => section_out5[69].ENA
clk_enable => section_out5[68].ENA
clk_enable => section_out5[67].ENA
clk_enable => section_out5[66].ENA
clk_enable => section_out5[65].ENA
clk_enable => section_out5[64].ENA
clk_enable => section_out5[63].ENA
clk_enable => section_out5[62].ENA
clk_enable => section_out5[61].ENA
clk_enable => section_out5[60].ENA
clk_enable => section_out5[59].ENA
clk_enable => section_out5[58].ENA
clk_enable => section_out5[57].ENA
clk_enable => section_out5[56].ENA
clk_enable => section_out5[55].ENA
clk_enable => section_out5[54].ENA
clk_enable => section_out5[53].ENA
clk_enable => section_out5[52].ENA
clk_enable => section_out5[51].ENA
clk_enable => section_out5[50].ENA
clk_enable => section_out5[49].ENA
clk_enable => section_out5[48].ENA
clk_enable => section_out5[47].ENA
clk_enable => section_out5[46].ENA
clk_enable => section_out5[45].ENA
clk_enable => section_out5[44].ENA
clk_enable => section_out5[43].ENA
clk_enable => section_out5[42].ENA
clk_enable => section_out5[41].ENA
clk_enable => section_out5[40].ENA
clk_enable => section_out5[39].ENA
clk_enable => section_out5[38].ENA
clk_enable => section_out5[37].ENA
clk_enable => section_out5[36].ENA
clk_enable => section_out5[35].ENA
clk_enable => section_out5[34].ENA
clk_enable => section_out5[33].ENA
clk_enable => section_out5[32].ENA
clk_enable => section_out5[31].ENA
clk_enable => section_out5[30].ENA
clk_enable => section_out5[29].ENA
clk_enable => section_out5[28].ENA
clk_enable => section_out5[27].ENA
clk_enable => section_out5[26].ENA
clk_enable => section_out5[25].ENA
clk_enable => section_out5[24].ENA
clk_enable => section_out5[23].ENA
clk_enable => section_out5[22].ENA
clk_enable => section_out5[21].ENA
clk_enable => section_out5[20].ENA
clk_enable => section_out5[19].ENA
clk_enable => section_out5[18].ENA
clk_enable => section_out5[17].ENA
clk_enable => section_out5[16].ENA
clk_enable => section_out5[15].ENA
clk_enable => section_out5[14].ENA
clk_enable => section_out5[13].ENA
clk_enable => section_out5[12].ENA
clk_enable => section_out5[11].ENA
clk_enable => section_out5[10].ENA
clk_enable => section_out5[9].ENA
clk_enable => section_out5[8].ENA
clk_enable => section_out5[7].ENA
clk_enable => section_out5[6].ENA
clk_enable => section_out5[5].ENA
clk_enable => section_out5[4].ENA
clk_enable => section_out5[3].ENA
clk_enable => section_out5[2].ENA
clk_enable => section_out5[1].ENA
clk_enable => section_out5[0].ENA
clk_enable => section_out6[95].ENA
clk_enable => section_out6[94].ENA
clk_enable => section_out6[93].ENA
clk_enable => section_out6[92].ENA
clk_enable => section_out6[91].ENA
clk_enable => section_out6[90].ENA
clk_enable => section_out6[89].ENA
clk_enable => section_out6[88].ENA
clk_enable => section_out6[87].ENA
clk_enable => section_out6[86].ENA
clk_enable => section_out6[85].ENA
clk_enable => section_out6[84].ENA
clk_enable => section_out6[83].ENA
clk_enable => section_out6[82].ENA
clk_enable => section_out6[81].ENA
clk_enable => section_out6[80].ENA
clk_enable => section_out6[79].ENA
clk_enable => section_out6[78].ENA
clk_enable => section_out6[77].ENA
clk_enable => section_out6[76].ENA
clk_enable => section_out6[75].ENA
clk_enable => section_out6[74].ENA
clk_enable => section_out6[73].ENA
clk_enable => section_out6[72].ENA
clk_enable => section_out6[71].ENA
clk_enable => section_out6[70].ENA
clk_enable => section_out6[69].ENA
clk_enable => section_out6[68].ENA
clk_enable => section_out6[67].ENA
clk_enable => section_out6[66].ENA
clk_enable => section_out6[65].ENA
clk_enable => section_out6[64].ENA
clk_enable => section_out6[63].ENA
clk_enable => section_out6[62].ENA
clk_enable => section_out6[61].ENA
clk_enable => section_out6[60].ENA
clk_enable => section_out6[59].ENA
clk_enable => section_out6[58].ENA
clk_enable => section_out6[57].ENA
clk_enable => section_out6[56].ENA
clk_enable => section_out6[55].ENA
clk_enable => section_out6[54].ENA
clk_enable => section_out6[53].ENA
clk_enable => section_out6[52].ENA
clk_enable => section_out6[51].ENA
clk_enable => section_out6[50].ENA
clk_enable => section_out6[49].ENA
clk_enable => section_out6[48].ENA
clk_enable => section_out6[47].ENA
clk_enable => section_out6[46].ENA
clk_enable => section_out6[45].ENA
clk_enable => section_out6[44].ENA
clk_enable => section_out6[43].ENA
clk_enable => section_out6[42].ENA
clk_enable => section_out6[41].ENA
clk_enable => section_out6[40].ENA
clk_enable => section_out6[39].ENA
clk_enable => section_out6[38].ENA
clk_enable => section_out6[37].ENA
clk_enable => section_out6[36].ENA
clk_enable => section_out6[35].ENA
clk_enable => section_out6[34].ENA
clk_enable => section_out6[33].ENA
clk_enable => section_out6[32].ENA
clk_enable => section_out6[31].ENA
clk_enable => section_out6[30].ENA
clk_enable => section_out6[29].ENA
clk_enable => section_out6[28].ENA
clk_enable => section_out6[27].ENA
clk_enable => section_out6[26].ENA
clk_enable => section_out6[25].ENA
clk_enable => section_out6[24].ENA
clk_enable => section_out6[23].ENA
clk_enable => section_out6[22].ENA
clk_enable => section_out6[21].ENA
clk_enable => section_out6[20].ENA
clk_enable => section_out6[19].ENA
clk_enable => section_out6[18].ENA
clk_enable => section_out6[17].ENA
clk_enable => section_out6[16].ENA
clk_enable => section_out6[15].ENA
clk_enable => section_out6[14].ENA
clk_enable => section_out6[13].ENA
clk_enable => section_out6[12].ENA
clk_enable => section_out6[11].ENA
clk_enable => section_out6[10].ENA
clk_enable => section_out6[9].ENA
clk_enable => section_out6[8].ENA
clk_enable => section_out6[7].ENA
clk_enable => section_out6[6].ENA
clk_enable => section_out6[5].ENA
clk_enable => section_out6[4].ENA
clk_enable => section_out6[3].ENA
clk_enable => section_out6[2].ENA
clk_enable => section_out6[1].ENA
clk_enable => section_out6[0].ENA
clk_enable => cur_count[9].ENA
reset => cur_count[8].ACLR
reset => cur_count[7].ACLR
reset => cur_count[6].ACLR
reset => cur_count[5].ACLR
reset => cur_count[4].ACLR
reset => cur_count[3].ACLR
reset => cur_count[2].ACLR
reset => cur_count[1].ACLR
reset => cur_count[0].ACLR
reset => ce_out_reg.ACLR
reset => input_register[19].ACLR
reset => input_register[18].ACLR
reset => input_register[17].ACLR
reset => input_register[16].ACLR
reset => input_register[15].ACLR
reset => input_register[14].ACLR
reset => input_register[13].ACLR
reset => input_register[12].ACLR
reset => input_register[11].ACLR
reset => input_register[10].ACLR
reset => input_register[9].ACLR
reset => input_register[8].ACLR
reset => input_register[7].ACLR
reset => input_register[6].ACLR
reset => input_register[5].ACLR
reset => input_register[4].ACLR
reset => input_register[3].ACLR
reset => input_register[2].ACLR
reset => input_register[1].ACLR
reset => input_register[0].ACLR
reset => section_out1[95].ACLR
reset => section_out1[94].ACLR
reset => section_out1[93].ACLR
reset => section_out1[92].ACLR
reset => section_out1[91].ACLR
reset => section_out1[90].ACLR
reset => section_out1[89].ACLR
reset => section_out1[88].ACLR
reset => section_out1[87].ACLR
reset => section_out1[86].ACLR
reset => section_out1[85].ACLR
reset => section_out1[84].ACLR
reset => section_out1[83].ACLR
reset => section_out1[82].ACLR
reset => section_out1[81].ACLR
reset => section_out1[80].ACLR
reset => section_out1[79].ACLR
reset => section_out1[78].ACLR
reset => section_out1[77].ACLR
reset => section_out1[76].ACLR
reset => section_out1[75].ACLR
reset => section_out1[74].ACLR
reset => section_out1[73].ACLR
reset => section_out1[72].ACLR
reset => section_out1[71].ACLR
reset => section_out1[70].ACLR
reset => section_out1[69].ACLR
reset => section_out1[68].ACLR
reset => section_out1[67].ACLR
reset => section_out1[66].ACLR
reset => section_out1[65].ACLR
reset => section_out1[64].ACLR
reset => section_out1[63].ACLR
reset => section_out1[62].ACLR
reset => section_out1[61].ACLR
reset => section_out1[60].ACLR
reset => section_out1[59].ACLR
reset => section_out1[58].ACLR
reset => section_out1[57].ACLR
reset => section_out1[56].ACLR
reset => section_out1[55].ACLR
reset => section_out1[54].ACLR
reset => section_out1[53].ACLR
reset => section_out1[52].ACLR
reset => section_out1[51].ACLR
reset => section_out1[50].ACLR
reset => section_out1[49].ACLR
reset => section_out1[48].ACLR
reset => section_out1[47].ACLR
reset => section_out1[46].ACLR
reset => section_out1[45].ACLR
reset => section_out1[44].ACLR
reset => section_out1[43].ACLR
reset => section_out1[42].ACLR
reset => section_out1[41].ACLR
reset => section_out1[40].ACLR
reset => section_out1[39].ACLR
reset => section_out1[38].ACLR
reset => section_out1[37].ACLR
reset => section_out1[36].ACLR
reset => section_out1[35].ACLR
reset => section_out1[34].ACLR
reset => section_out1[33].ACLR
reset => section_out1[32].ACLR
reset => section_out1[31].ACLR
reset => section_out1[30].ACLR
reset => section_out1[29].ACLR
reset => section_out1[28].ACLR
reset => section_out1[27].ACLR
reset => section_out1[26].ACLR
reset => section_out1[25].ACLR
reset => section_out1[24].ACLR
reset => section_out1[23].ACLR
reset => section_out1[22].ACLR
reset => section_out1[21].ACLR
reset => section_out1[20].ACLR
reset => section_out1[19].ACLR
reset => section_out1[18].ACLR
reset => section_out1[17].ACLR
reset => section_out1[16].ACLR
reset => section_out1[15].ACLR
reset => section_out1[14].ACLR
reset => section_out1[13].ACLR
reset => section_out1[12].ACLR
reset => section_out1[11].ACLR
reset => section_out1[10].ACLR
reset => section_out1[9].ACLR
reset => section_out1[8].ACLR
reset => section_out1[7].ACLR
reset => section_out1[6].ACLR
reset => section_out1[5].ACLR
reset => section_out1[4].ACLR
reset => section_out1[3].ACLR
reset => section_out1[2].ACLR
reset => section_out1[1].ACLR
reset => section_out1[0].ACLR
reset => section_out2[95].ACLR
reset => section_out2[94].ACLR
reset => section_out2[93].ACLR
reset => section_out2[92].ACLR
reset => section_out2[91].ACLR
reset => section_out2[90].ACLR
reset => section_out2[89].ACLR
reset => section_out2[88].ACLR
reset => section_out2[87].ACLR
reset => section_out2[86].ACLR
reset => section_out2[85].ACLR
reset => section_out2[84].ACLR
reset => section_out2[83].ACLR
reset => section_out2[82].ACLR
reset => section_out2[81].ACLR
reset => section_out2[80].ACLR
reset => section_out2[79].ACLR
reset => section_out2[78].ACLR
reset => section_out2[77].ACLR
reset => section_out2[76].ACLR
reset => section_out2[75].ACLR
reset => section_out2[74].ACLR
reset => section_out2[73].ACLR
reset => section_out2[72].ACLR
reset => section_out2[71].ACLR
reset => section_out2[70].ACLR
reset => section_out2[69].ACLR
reset => section_out2[68].ACLR
reset => section_out2[67].ACLR
reset => section_out2[66].ACLR
reset => section_out2[65].ACLR
reset => section_out2[64].ACLR
reset => section_out2[63].ACLR
reset => section_out2[62].ACLR
reset => section_out2[61].ACLR
reset => section_out2[60].ACLR
reset => section_out2[59].ACLR
reset => section_out2[58].ACLR
reset => section_out2[57].ACLR
reset => section_out2[56].ACLR
reset => section_out2[55].ACLR
reset => section_out2[54].ACLR
reset => section_out2[53].ACLR
reset => section_out2[52].ACLR
reset => section_out2[51].ACLR
reset => section_out2[50].ACLR
reset => section_out2[49].ACLR
reset => section_out2[48].ACLR
reset => section_out2[47].ACLR
reset => section_out2[46].ACLR
reset => section_out2[45].ACLR
reset => section_out2[44].ACLR
reset => section_out2[43].ACLR
reset => section_out2[42].ACLR
reset => section_out2[41].ACLR
reset => section_out2[40].ACLR
reset => section_out2[39].ACLR
reset => section_out2[38].ACLR
reset => section_out2[37].ACLR
reset => section_out2[36].ACLR
reset => section_out2[35].ACLR
reset => section_out2[34].ACLR
reset => section_out2[33].ACLR
reset => section_out2[32].ACLR
reset => section_out2[31].ACLR
reset => section_out2[30].ACLR
reset => section_out2[29].ACLR
reset => section_out2[28].ACLR
reset => section_out2[27].ACLR
reset => section_out2[26].ACLR
reset => section_out2[25].ACLR
reset => section_out2[24].ACLR
reset => section_out2[23].ACLR
reset => section_out2[22].ACLR
reset => section_out2[21].ACLR
reset => section_out2[20].ACLR
reset => section_out2[19].ACLR
reset => section_out2[18].ACLR
reset => section_out2[17].ACLR
reset => section_out2[16].ACLR
reset => section_out2[15].ACLR
reset => section_out2[14].ACLR
reset => section_out2[13].ACLR
reset => section_out2[12].ACLR
reset => section_out2[11].ACLR
reset => section_out2[10].ACLR
reset => section_out2[9].ACLR
reset => section_out2[8].ACLR
reset => section_out2[7].ACLR
reset => section_out2[6].ACLR
reset => section_out2[5].ACLR
reset => section_out2[4].ACLR
reset => section_out2[3].ACLR
reset => section_out2[2].ACLR
reset => section_out2[1].ACLR
reset => section_out2[0].ACLR
reset => section_out3[95].ACLR
reset => section_out3[94].ACLR
reset => section_out3[93].ACLR
reset => section_out3[92].ACLR
reset => section_out3[91].ACLR
reset => section_out3[90].ACLR
reset => section_out3[89].ACLR
reset => section_out3[88].ACLR
reset => section_out3[87].ACLR
reset => section_out3[86].ACLR
reset => section_out3[85].ACLR
reset => section_out3[84].ACLR
reset => section_out3[83].ACLR
reset => section_out3[82].ACLR
reset => section_out3[81].ACLR
reset => section_out3[80].ACLR
reset => section_out3[79].ACLR
reset => section_out3[78].ACLR
reset => section_out3[77].ACLR
reset => section_out3[76].ACLR
reset => section_out3[75].ACLR
reset => section_out3[74].ACLR
reset => section_out3[73].ACLR
reset => section_out3[72].ACLR
reset => section_out3[71].ACLR
reset => section_out3[70].ACLR
reset => section_out3[69].ACLR
reset => section_out3[68].ACLR
reset => section_out3[67].ACLR
reset => section_out3[66].ACLR
reset => section_out3[65].ACLR
reset => section_out3[64].ACLR
reset => section_out3[63].ACLR
reset => section_out3[62].ACLR
reset => section_out3[61].ACLR
reset => section_out3[60].ACLR
reset => section_out3[59].ACLR
reset => section_out3[58].ACLR
reset => section_out3[57].ACLR
reset => section_out3[56].ACLR
reset => section_out3[55].ACLR
reset => section_out3[54].ACLR
reset => section_out3[53].ACLR
reset => section_out3[52].ACLR
reset => section_out3[51].ACLR
reset => section_out3[50].ACLR
reset => section_out3[49].ACLR
reset => section_out3[48].ACLR
reset => section_out3[47].ACLR
reset => section_out3[46].ACLR
reset => section_out3[45].ACLR
reset => section_out3[44].ACLR
reset => section_out3[43].ACLR
reset => section_out3[42].ACLR
reset => section_out3[41].ACLR
reset => section_out3[40].ACLR
reset => section_out3[39].ACLR
reset => section_out3[38].ACLR
reset => section_out3[37].ACLR
reset => section_out3[36].ACLR
reset => section_out3[35].ACLR
reset => section_out3[34].ACLR
reset => section_out3[33].ACLR
reset => section_out3[32].ACLR
reset => section_out3[31].ACLR
reset => section_out3[30].ACLR
reset => section_out3[29].ACLR
reset => section_out3[28].ACLR
reset => section_out3[27].ACLR
reset => section_out3[26].ACLR
reset => section_out3[25].ACLR
reset => section_out3[24].ACLR
reset => section_out3[23].ACLR
reset => section_out3[22].ACLR
reset => section_out3[21].ACLR
reset => section_out3[20].ACLR
reset => section_out3[19].ACLR
reset => section_out3[18].ACLR
reset => section_out3[17].ACLR
reset => section_out3[16].ACLR
reset => section_out3[15].ACLR
reset => section_out3[14].ACLR
reset => section_out3[13].ACLR
reset => section_out3[12].ACLR
reset => section_out3[11].ACLR
reset => section_out3[10].ACLR
reset => section_out3[9].ACLR
reset => section_out3[8].ACLR
reset => section_out3[7].ACLR
reset => section_out3[6].ACLR
reset => section_out3[5].ACLR
reset => section_out3[4].ACLR
reset => section_out3[3].ACLR
reset => section_out3[2].ACLR
reset => section_out3[1].ACLR
reset => section_out3[0].ACLR
reset => section_out4[95].ACLR
reset => section_out4[94].ACLR
reset => section_out4[93].ACLR
reset => section_out4[92].ACLR
reset => section_out4[91].ACLR
reset => section_out4[90].ACLR
reset => section_out4[89].ACLR
reset => section_out4[88].ACLR
reset => section_out4[87].ACLR
reset => section_out4[86].ACLR
reset => section_out4[85].ACLR
reset => section_out4[84].ACLR
reset => section_out4[83].ACLR
reset => section_out4[82].ACLR
reset => section_out4[81].ACLR
reset => section_out4[80].ACLR
reset => section_out4[79].ACLR
reset => section_out4[78].ACLR
reset => section_out4[77].ACLR
reset => section_out4[76].ACLR
reset => section_out4[75].ACLR
reset => section_out4[74].ACLR
reset => section_out4[73].ACLR
reset => section_out4[72].ACLR
reset => section_out4[71].ACLR
reset => section_out4[70].ACLR
reset => section_out4[69].ACLR
reset => section_out4[68].ACLR
reset => section_out4[67].ACLR
reset => section_out4[66].ACLR
reset => section_out4[65].ACLR
reset => section_out4[64].ACLR
reset => section_out4[63].ACLR
reset => section_out4[62].ACLR
reset => section_out4[61].ACLR
reset => section_out4[60].ACLR
reset => section_out4[59].ACLR
reset => section_out4[58].ACLR
reset => section_out4[57].ACLR
reset => section_out4[56].ACLR
reset => section_out4[55].ACLR
reset => section_out4[54].ACLR
reset => section_out4[53].ACLR
reset => section_out4[52].ACLR
reset => section_out4[51].ACLR
reset => section_out4[50].ACLR
reset => section_out4[49].ACLR
reset => section_out4[48].ACLR
reset => section_out4[47].ACLR
reset => section_out4[46].ACLR
reset => section_out4[45].ACLR
reset => section_out4[44].ACLR
reset => section_out4[43].ACLR
reset => section_out4[42].ACLR
reset => section_out4[41].ACLR
reset => section_out4[40].ACLR
reset => section_out4[39].ACLR
reset => section_out4[38].ACLR
reset => section_out4[37].ACLR
reset => section_out4[36].ACLR
reset => section_out4[35].ACLR
reset => section_out4[34].ACLR
reset => section_out4[33].ACLR
reset => section_out4[32].ACLR
reset => section_out4[31].ACLR
reset => section_out4[30].ACLR
reset => section_out4[29].ACLR
reset => section_out4[28].ACLR
reset => section_out4[27].ACLR
reset => section_out4[26].ACLR
reset => section_out4[25].ACLR
reset => section_out4[24].ACLR
reset => section_out4[23].ACLR
reset => section_out4[22].ACLR
reset => section_out4[21].ACLR
reset => section_out4[20].ACLR
reset => section_out4[19].ACLR
reset => section_out4[18].ACLR
reset => section_out4[17].ACLR
reset => section_out4[16].ACLR
reset => section_out4[15].ACLR
reset => section_out4[14].ACLR
reset => section_out4[13].ACLR
reset => section_out4[12].ACLR
reset => section_out4[11].ACLR
reset => section_out4[10].ACLR
reset => section_out4[9].ACLR
reset => section_out4[8].ACLR
reset => section_out4[7].ACLR
reset => section_out4[6].ACLR
reset => section_out4[5].ACLR
reset => section_out4[4].ACLR
reset => section_out4[3].ACLR
reset => section_out4[2].ACLR
reset => section_out4[1].ACLR
reset => section_out4[0].ACLR
reset => section_out5[95].ACLR
reset => section_out5[94].ACLR
reset => section_out5[93].ACLR
reset => section_out5[92].ACLR
reset => section_out5[91].ACLR
reset => section_out5[90].ACLR
reset => section_out5[89].ACLR
reset => section_out5[88].ACLR
reset => section_out5[87].ACLR
reset => section_out5[86].ACLR
reset => section_out5[85].ACLR
reset => section_out5[84].ACLR
reset => section_out5[83].ACLR
reset => section_out5[82].ACLR
reset => section_out5[81].ACLR
reset => section_out5[80].ACLR
reset => section_out5[79].ACLR
reset => section_out5[78].ACLR
reset => section_out5[77].ACLR
reset => section_out5[76].ACLR
reset => section_out5[75].ACLR
reset => section_out5[74].ACLR
reset => section_out5[73].ACLR
reset => section_out5[72].ACLR
reset => section_out5[71].ACLR
reset => section_out5[70].ACLR
reset => section_out5[69].ACLR
reset => section_out5[68].ACLR
reset => section_out5[67].ACLR
reset => section_out5[66].ACLR
reset => section_out5[65].ACLR
reset => section_out5[64].ACLR
reset => section_out5[63].ACLR
reset => section_out5[62].ACLR
reset => section_out5[61].ACLR
reset => section_out5[60].ACLR
reset => section_out5[59].ACLR
reset => section_out5[58].ACLR
reset => section_out5[57].ACLR
reset => section_out5[56].ACLR
reset => section_out5[55].ACLR
reset => section_out5[54].ACLR
reset => section_out5[53].ACLR
reset => section_out5[52].ACLR
reset => section_out5[51].ACLR
reset => section_out5[50].ACLR
reset => section_out5[49].ACLR
reset => section_out5[48].ACLR
reset => section_out5[47].ACLR
reset => section_out5[46].ACLR
reset => section_out5[45].ACLR
reset => section_out5[44].ACLR
reset => section_out5[43].ACLR
reset => section_out5[42].ACLR
reset => section_out5[41].ACLR
reset => section_out5[40].ACLR
reset => section_out5[39].ACLR
reset => section_out5[38].ACLR
reset => section_out5[37].ACLR
reset => section_out5[36].ACLR
reset => section_out5[35].ACLR
reset => section_out5[34].ACLR
reset => section_out5[33].ACLR
reset => section_out5[32].ACLR
reset => section_out5[31].ACLR
reset => section_out5[30].ACLR
reset => section_out5[29].ACLR
reset => section_out5[28].ACLR
reset => section_out5[27].ACLR
reset => section_out5[26].ACLR
reset => section_out5[25].ACLR
reset => section_out5[24].ACLR
reset => section_out5[23].ACLR
reset => section_out5[22].ACLR
reset => section_out5[21].ACLR
reset => section_out5[20].ACLR
reset => section_out5[19].ACLR
reset => section_out5[18].ACLR
reset => section_out5[17].ACLR
reset => section_out5[16].ACLR
reset => section_out5[15].ACLR
reset => section_out5[14].ACLR
reset => section_out5[13].ACLR
reset => section_out5[12].ACLR
reset => section_out5[11].ACLR
reset => section_out5[10].ACLR
reset => section_out5[9].ACLR
reset => section_out5[8].ACLR
reset => section_out5[7].ACLR
reset => section_out5[6].ACLR
reset => section_out5[5].ACLR
reset => section_out5[4].ACLR
reset => section_out5[3].ACLR
reset => section_out5[2].ACLR
reset => section_out5[1].ACLR
reset => section_out5[0].ACLR
reset => section_out6[95].ACLR
reset => section_out6[94].ACLR
reset => section_out6[93].ACLR
reset => section_out6[92].ACLR
reset => section_out6[91].ACLR
reset => section_out6[90].ACLR
reset => section_out6[89].ACLR
reset => section_out6[88].ACLR
reset => section_out6[87].ACLR
reset => section_out6[86].ACLR
reset => section_out6[85].ACLR
reset => section_out6[84].ACLR
reset => section_out6[83].ACLR
reset => section_out6[82].ACLR
reset => section_out6[81].ACLR
reset => section_out6[80].ACLR
reset => section_out6[79].ACLR
reset => section_out6[78].ACLR
reset => section_out6[77].ACLR
reset => section_out6[76].ACLR
reset => section_out6[75].ACLR
reset => section_out6[74].ACLR
reset => section_out6[73].ACLR
reset => section_out6[72].ACLR
reset => section_out6[71].ACLR
reset => section_out6[70].ACLR
reset => section_out6[69].ACLR
reset => section_out6[68].ACLR
reset => section_out6[67].ACLR
reset => section_out6[66].ACLR
reset => section_out6[65].ACLR
reset => section_out6[64].ACLR
reset => section_out6[63].ACLR
reset => section_out6[62].ACLR
reset => section_out6[61].ACLR
reset => section_out6[60].ACLR
reset => section_out6[59].ACLR
reset => section_out6[58].ACLR
reset => section_out6[57].ACLR
reset => section_out6[56].ACLR
reset => section_out6[55].ACLR
reset => section_out6[54].ACLR
reset => section_out6[53].ACLR
reset => section_out6[52].ACLR
reset => section_out6[51].ACLR
reset => section_out6[50].ACLR
reset => section_out6[49].ACLR
reset => section_out6[48].ACLR
reset => section_out6[47].ACLR
reset => section_out6[46].ACLR
reset => section_out6[45].ACLR
reset => section_out6[44].ACLR
reset => section_out6[43].ACLR
reset => section_out6[42].ACLR
reset => section_out6[41].ACLR
reset => section_out6[40].ACLR
reset => section_out6[39].ACLR
reset => section_out6[38].ACLR
reset => section_out6[37].ACLR
reset => section_out6[36].ACLR
reset => section_out6[35].ACLR
reset => section_out6[34].ACLR
reset => section_out6[33].ACLR
reset => section_out6[32].ACLR
reset => section_out6[31].ACLR
reset => section_out6[30].ACLR
reset => section_out6[29].ACLR
reset => section_out6[28].ACLR
reset => section_out6[27].ACLR
reset => section_out6[26].ACLR
reset => section_out6[25].ACLR
reset => section_out6[24].ACLR
reset => section_out6[23].ACLR
reset => section_out6[22].ACLR
reset => section_out6[21].ACLR
reset => section_out6[20].ACLR
reset => section_out6[19].ACLR
reset => section_out6[18].ACLR
reset => section_out6[17].ACLR
reset => section_out6[16].ACLR
reset => section_out6[15].ACLR
reset => section_out6[14].ACLR
reset => section_out6[13].ACLR
reset => section_out6[12].ACLR
reset => section_out6[11].ACLR
reset => section_out6[10].ACLR
reset => section_out6[9].ACLR
reset => section_out6[8].ACLR
reset => section_out6[7].ACLR
reset => section_out6[6].ACLR
reset => section_out6[5].ACLR
reset => section_out6[4].ACLR
reset => section_out6[3].ACLR
reset => section_out6[2].ACLR
reset => section_out6[1].ACLR
reset => section_out6[0].ACLR
reset => diff1[95].ACLR
reset => diff1[94].ACLR
reset => diff1[93].ACLR
reset => diff1[92].ACLR
reset => diff1[91].ACLR
reset => diff1[90].ACLR
reset => diff1[89].ACLR
reset => diff1[88].ACLR
reset => diff1[87].ACLR
reset => diff1[86].ACLR
reset => diff1[85].ACLR
reset => diff1[84].ACLR
reset => diff1[83].ACLR
reset => diff1[82].ACLR
reset => diff1[81].ACLR
reset => diff1[80].ACLR
reset => diff1[79].ACLR
reset => diff1[78].ACLR
reset => diff1[77].ACLR
reset => diff1[76].ACLR
reset => diff1[75].ACLR
reset => diff1[74].ACLR
reset => diff1[73].ACLR
reset => diff1[72].ACLR
reset => diff1[71].ACLR
reset => diff1[70].ACLR
reset => diff1[69].ACLR
reset => diff1[68].ACLR
reset => diff1[67].ACLR
reset => diff1[66].ACLR
reset => diff1[65].ACLR
reset => diff1[64].ACLR
reset => diff1[63].ACLR
reset => diff1[62].ACLR
reset => diff1[61].ACLR
reset => diff1[60].ACLR
reset => diff1[59].ACLR
reset => diff1[58].ACLR
reset => diff1[57].ACLR
reset => diff1[56].ACLR
reset => diff1[55].ACLR
reset => diff1[54].ACLR
reset => diff1[53].ACLR
reset => diff1[52].ACLR
reset => diff1[51].ACLR
reset => diff1[50].ACLR
reset => diff1[49].ACLR
reset => diff1[48].ACLR
reset => diff1[47].ACLR
reset => diff1[46].ACLR
reset => diff1[45].ACLR
reset => diff1[44].ACLR
reset => diff1[43].ACLR
reset => diff1[42].ACLR
reset => diff1[41].ACLR
reset => diff1[40].ACLR
reset => diff1[39].ACLR
reset => diff1[38].ACLR
reset => diff1[37].ACLR
reset => diff1[36].ACLR
reset => diff1[35].ACLR
reset => diff1[34].ACLR
reset => diff1[33].ACLR
reset => diff1[32].ACLR
reset => diff1[31].ACLR
reset => diff1[30].ACLR
reset => diff1[29].ACLR
reset => diff1[28].ACLR
reset => diff1[27].ACLR
reset => diff1[26].ACLR
reset => diff1[25].ACLR
reset => diff1[24].ACLR
reset => diff1[23].ACLR
reset => diff1[22].ACLR
reset => diff1[21].ACLR
reset => diff1[20].ACLR
reset => diff1[19].ACLR
reset => diff1[18].ACLR
reset => diff1[17].ACLR
reset => diff1[16].ACLR
reset => diff1[15].ACLR
reset => diff1[14].ACLR
reset => diff1[13].ACLR
reset => diff1[12].ACLR
reset => diff1[11].ACLR
reset => diff1[10].ACLR
reset => diff1[9].ACLR
reset => diff1[8].ACLR
reset => diff1[7].ACLR
reset => diff1[6].ACLR
reset => diff1[5].ACLR
reset => diff1[4].ACLR
reset => diff1[3].ACLR
reset => diff1[2].ACLR
reset => diff1[1].ACLR
reset => diff1[0].ACLR
reset => diff2[95].ACLR
reset => diff2[94].ACLR
reset => diff2[93].ACLR
reset => diff2[92].ACLR
reset => diff2[91].ACLR
reset => diff2[90].ACLR
reset => diff2[89].ACLR
reset => diff2[88].ACLR
reset => diff2[87].ACLR
reset => diff2[86].ACLR
reset => diff2[85].ACLR
reset => diff2[84].ACLR
reset => diff2[83].ACLR
reset => diff2[82].ACLR
reset => diff2[81].ACLR
reset => diff2[80].ACLR
reset => diff2[79].ACLR
reset => diff2[78].ACLR
reset => diff2[77].ACLR
reset => diff2[76].ACLR
reset => diff2[75].ACLR
reset => diff2[74].ACLR
reset => diff2[73].ACLR
reset => diff2[72].ACLR
reset => diff2[71].ACLR
reset => diff2[70].ACLR
reset => diff2[69].ACLR
reset => diff2[68].ACLR
reset => diff2[67].ACLR
reset => diff2[66].ACLR
reset => diff2[65].ACLR
reset => diff2[64].ACLR
reset => diff2[63].ACLR
reset => diff2[62].ACLR
reset => diff2[61].ACLR
reset => diff2[60].ACLR
reset => diff2[59].ACLR
reset => diff2[58].ACLR
reset => diff2[57].ACLR
reset => diff2[56].ACLR
reset => diff2[55].ACLR
reset => diff2[54].ACLR
reset => diff2[53].ACLR
reset => diff2[52].ACLR
reset => diff2[51].ACLR
reset => diff2[50].ACLR
reset => diff2[49].ACLR
reset => diff2[48].ACLR
reset => diff2[47].ACLR
reset => diff2[46].ACLR
reset => diff2[45].ACLR
reset => diff2[44].ACLR
reset => diff2[43].ACLR
reset => diff2[42].ACLR
reset => diff2[41].ACLR
reset => diff2[40].ACLR
reset => diff2[39].ACLR
reset => diff2[38].ACLR
reset => diff2[37].ACLR
reset => diff2[36].ACLR
reset => diff2[35].ACLR
reset => diff2[34].ACLR
reset => diff2[33].ACLR
reset => diff2[32].ACLR
reset => diff2[31].ACLR
reset => diff2[30].ACLR
reset => diff2[29].ACLR
reset => diff2[28].ACLR
reset => diff2[27].ACLR
reset => diff2[26].ACLR
reset => diff2[25].ACLR
reset => diff2[24].ACLR
reset => diff2[23].ACLR
reset => diff2[22].ACLR
reset => diff2[21].ACLR
reset => diff2[20].ACLR
reset => diff2[19].ACLR
reset => diff2[18].ACLR
reset => diff2[17].ACLR
reset => diff2[16].ACLR
reset => diff2[15].ACLR
reset => diff2[14].ACLR
reset => diff2[13].ACLR
reset => diff2[12].ACLR
reset => diff2[11].ACLR
reset => diff2[10].ACLR
reset => diff2[9].ACLR
reset => diff2[8].ACLR
reset => diff2[7].ACLR
reset => diff2[6].ACLR
reset => diff2[5].ACLR
reset => diff2[4].ACLR
reset => diff2[3].ACLR
reset => diff2[2].ACLR
reset => diff2[1].ACLR
reset => diff2[0].ACLR
reset => diff3[95].ACLR
reset => diff3[94].ACLR
reset => diff3[93].ACLR
reset => diff3[92].ACLR
reset => diff3[91].ACLR
reset => diff3[90].ACLR
reset => diff3[89].ACLR
reset => diff3[88].ACLR
reset => diff3[87].ACLR
reset => diff3[86].ACLR
reset => diff3[85].ACLR
reset => diff3[84].ACLR
reset => diff3[83].ACLR
reset => diff3[82].ACLR
reset => diff3[81].ACLR
reset => diff3[80].ACLR
reset => diff3[79].ACLR
reset => diff3[78].ACLR
reset => diff3[77].ACLR
reset => diff3[76].ACLR
reset => diff3[75].ACLR
reset => diff3[74].ACLR
reset => diff3[73].ACLR
reset => diff3[72].ACLR
reset => diff3[71].ACLR
reset => diff3[70].ACLR
reset => diff3[69].ACLR
reset => diff3[68].ACLR
reset => diff3[67].ACLR
reset => diff3[66].ACLR
reset => diff3[65].ACLR
reset => diff3[64].ACLR
reset => diff3[63].ACLR
reset => diff3[62].ACLR
reset => diff3[61].ACLR
reset => diff3[60].ACLR
reset => diff3[59].ACLR
reset => diff3[58].ACLR
reset => diff3[57].ACLR
reset => diff3[56].ACLR
reset => diff3[55].ACLR
reset => diff3[54].ACLR
reset => diff3[53].ACLR
reset => diff3[52].ACLR
reset => diff3[51].ACLR
reset => diff3[50].ACLR
reset => diff3[49].ACLR
reset => diff3[48].ACLR
reset => diff3[47].ACLR
reset => diff3[46].ACLR
reset => diff3[45].ACLR
reset => diff3[44].ACLR
reset => diff3[43].ACLR
reset => diff3[42].ACLR
reset => diff3[41].ACLR
reset => diff3[40].ACLR
reset => diff3[39].ACLR
reset => diff3[38].ACLR
reset => diff3[37].ACLR
reset => diff3[36].ACLR
reset => diff3[35].ACLR
reset => diff3[34].ACLR
reset => diff3[33].ACLR
reset => diff3[32].ACLR
reset => diff3[31].ACLR
reset => diff3[30].ACLR
reset => diff3[29].ACLR
reset => diff3[28].ACLR
reset => diff3[27].ACLR
reset => diff3[26].ACLR
reset => diff3[25].ACLR
reset => diff3[24].ACLR
reset => diff3[23].ACLR
reset => diff3[22].ACLR
reset => diff3[21].ACLR
reset => diff3[20].ACLR
reset => diff3[19].ACLR
reset => diff3[18].ACLR
reset => diff3[17].ACLR
reset => diff3[16].ACLR
reset => diff3[15].ACLR
reset => diff3[14].ACLR
reset => diff3[13].ACLR
reset => diff3[12].ACLR
reset => diff3[11].ACLR
reset => diff3[10].ACLR
reset => diff3[9].ACLR
reset => diff3[8].ACLR
reset => diff3[7].ACLR
reset => diff3[6].ACLR
reset => diff3[5].ACLR
reset => diff3[4].ACLR
reset => diff3[3].ACLR
reset => diff3[2].ACLR
reset => diff3[1].ACLR
reset => diff3[0].ACLR
reset => diff4[95].ACLR
reset => diff4[94].ACLR
reset => diff4[93].ACLR
reset => diff4[92].ACLR
reset => diff4[91].ACLR
reset => diff4[90].ACLR
reset => diff4[89].ACLR
reset => diff4[88].ACLR
reset => diff4[87].ACLR
reset => diff4[86].ACLR
reset => diff4[85].ACLR
reset => diff4[84].ACLR
reset => diff4[83].ACLR
reset => diff4[82].ACLR
reset => diff4[81].ACLR
reset => diff4[80].ACLR
reset => diff4[79].ACLR
reset => diff4[78].ACLR
reset => diff4[77].ACLR
reset => diff4[76].ACLR
reset => diff4[75].ACLR
reset => diff4[74].ACLR
reset => diff4[73].ACLR
reset => diff4[72].ACLR
reset => diff4[71].ACLR
reset => diff4[70].ACLR
reset => diff4[69].ACLR
reset => diff4[68].ACLR
reset => diff4[67].ACLR
reset => diff4[66].ACLR
reset => diff4[65].ACLR
reset => diff4[64].ACLR
reset => diff4[63].ACLR
reset => diff4[62].ACLR
reset => diff4[61].ACLR
reset => diff4[60].ACLR
reset => diff4[59].ACLR
reset => diff4[58].ACLR
reset => diff4[57].ACLR
reset => diff4[56].ACLR
reset => diff4[55].ACLR
reset => diff4[54].ACLR
reset => diff4[53].ACLR
reset => diff4[52].ACLR
reset => diff4[51].ACLR
reset => diff4[50].ACLR
reset => diff4[49].ACLR
reset => diff4[48].ACLR
reset => diff4[47].ACLR
reset => diff4[46].ACLR
reset => diff4[45].ACLR
reset => diff4[44].ACLR
reset => diff4[43].ACLR
reset => diff4[42].ACLR
reset => diff4[41].ACLR
reset => diff4[40].ACLR
reset => diff4[39].ACLR
reset => diff4[38].ACLR
reset => diff4[37].ACLR
reset => diff4[36].ACLR
reset => diff4[35].ACLR
reset => diff4[34].ACLR
reset => diff4[33].ACLR
reset => diff4[32].ACLR
reset => diff4[31].ACLR
reset => diff4[30].ACLR
reset => diff4[29].ACLR
reset => diff4[28].ACLR
reset => diff4[27].ACLR
reset => diff4[26].ACLR
reset => diff4[25].ACLR
reset => diff4[24].ACLR
reset => diff4[23].ACLR
reset => diff4[22].ACLR
reset => diff4[21].ACLR
reset => diff4[20].ACLR
reset => diff4[19].ACLR
reset => diff4[18].ACLR
reset => diff4[17].ACLR
reset => diff4[16].ACLR
reset => diff4[15].ACLR
reset => diff4[14].ACLR
reset => diff4[13].ACLR
reset => diff4[12].ACLR
reset => diff4[11].ACLR
reset => diff4[10].ACLR
reset => diff4[9].ACLR
reset => diff4[8].ACLR
reset => diff4[7].ACLR
reset => diff4[6].ACLR
reset => diff4[5].ACLR
reset => diff4[4].ACLR
reset => diff4[3].ACLR
reset => diff4[2].ACLR
reset => diff4[1].ACLR
reset => diff4[0].ACLR
reset => diff5[95].ACLR
reset => diff5[94].ACLR
reset => diff5[93].ACLR
reset => diff5[92].ACLR
reset => diff5[91].ACLR
reset => diff5[90].ACLR
reset => diff5[89].ACLR
reset => diff5[88].ACLR
reset => diff5[87].ACLR
reset => diff5[86].ACLR
reset => diff5[85].ACLR
reset => diff5[84].ACLR
reset => diff5[83].ACLR
reset => diff5[82].ACLR
reset => diff5[81].ACLR
reset => diff5[80].ACLR
reset => diff5[79].ACLR
reset => diff5[78].ACLR
reset => diff5[77].ACLR
reset => diff5[76].ACLR
reset => diff5[75].ACLR
reset => diff5[74].ACLR
reset => diff5[73].ACLR
reset => diff5[72].ACLR
reset => diff5[71].ACLR
reset => diff5[70].ACLR
reset => diff5[69].ACLR
reset => diff5[68].ACLR
reset => diff5[67].ACLR
reset => diff5[66].ACLR
reset => diff5[65].ACLR
reset => diff5[64].ACLR
reset => diff5[63].ACLR
reset => diff5[62].ACLR
reset => diff5[61].ACLR
reset => diff5[60].ACLR
reset => diff5[59].ACLR
reset => diff5[58].ACLR
reset => diff5[57].ACLR
reset => diff5[56].ACLR
reset => diff5[55].ACLR
reset => diff5[54].ACLR
reset => diff5[53].ACLR
reset => diff5[52].ACLR
reset => diff5[51].ACLR
reset => diff5[50].ACLR
reset => diff5[49].ACLR
reset => diff5[48].ACLR
reset => diff5[47].ACLR
reset => diff5[46].ACLR
reset => diff5[45].ACLR
reset => diff5[44].ACLR
reset => diff5[43].ACLR
reset => diff5[42].ACLR
reset => diff5[41].ACLR
reset => diff5[40].ACLR
reset => diff5[39].ACLR
reset => diff5[38].ACLR
reset => diff5[37].ACLR
reset => diff5[36].ACLR
reset => diff5[35].ACLR
reset => diff5[34].ACLR
reset => diff5[33].ACLR
reset => diff5[32].ACLR
reset => diff5[31].ACLR
reset => diff5[30].ACLR
reset => diff5[29].ACLR
reset => diff5[28].ACLR
reset => diff5[27].ACLR
reset => diff5[26].ACLR
reset => diff5[25].ACLR
reset => diff5[24].ACLR
reset => diff5[23].ACLR
reset => diff5[22].ACLR
reset => diff5[21].ACLR
reset => diff5[20].ACLR
reset => diff5[19].ACLR
reset => diff5[18].ACLR
reset => diff5[17].ACLR
reset => diff5[16].ACLR
reset => diff5[15].ACLR
reset => diff5[14].ACLR
reset => diff5[13].ACLR
reset => diff5[12].ACLR
reset => diff5[11].ACLR
reset => diff5[10].ACLR
reset => diff5[9].ACLR
reset => diff5[8].ACLR
reset => diff5[7].ACLR
reset => diff5[6].ACLR
reset => diff5[5].ACLR
reset => diff5[4].ACLR
reset => diff5[3].ACLR
reset => diff5[2].ACLR
reset => diff5[1].ACLR
reset => diff5[0].ACLR
reset => diff6[95].ACLR
reset => diff6[94].ACLR
reset => diff6[93].ACLR
reset => diff6[92].ACLR
reset => diff6[91].ACLR
reset => diff6[90].ACLR
reset => diff6[89].ACLR
reset => diff6[88].ACLR
reset => diff6[87].ACLR
reset => diff6[86].ACLR
reset => diff6[85].ACLR
reset => diff6[84].ACLR
reset => diff6[83].ACLR
reset => diff6[82].ACLR
reset => diff6[81].ACLR
reset => diff6[80].ACLR
reset => diff6[79].ACLR
reset => diff6[78].ACLR
reset => diff6[77].ACLR
reset => diff6[76].ACLR
reset => diff6[75].ACLR
reset => diff6[74].ACLR
reset => diff6[73].ACLR
reset => diff6[72].ACLR
reset => diff6[71].ACLR
reset => diff6[70].ACLR
reset => diff6[69].ACLR
reset => diff6[68].ACLR
reset => diff6[67].ACLR
reset => diff6[66].ACLR
reset => diff6[65].ACLR
reset => diff6[64].ACLR
reset => diff6[63].ACLR
reset => diff6[62].ACLR
reset => diff6[61].ACLR
reset => diff6[60].ACLR
reset => diff6[59].ACLR
reset => diff6[58].ACLR
reset => diff6[57].ACLR
reset => diff6[56].ACLR
reset => diff6[55].ACLR
reset => diff6[54].ACLR
reset => diff6[53].ACLR
reset => diff6[52].ACLR
reset => diff6[51].ACLR
reset => diff6[50].ACLR
reset => diff6[49].ACLR
reset => diff6[48].ACLR
reset => diff6[47].ACLR
reset => diff6[46].ACLR
reset => diff6[45].ACLR
reset => diff6[44].ACLR
reset => diff6[43].ACLR
reset => diff6[42].ACLR
reset => diff6[41].ACLR
reset => diff6[40].ACLR
reset => diff6[39].ACLR
reset => diff6[38].ACLR
reset => diff6[37].ACLR
reset => diff6[36].ACLR
reset => diff6[35].ACLR
reset => diff6[34].ACLR
reset => diff6[33].ACLR
reset => diff6[32].ACLR
reset => diff6[31].ACLR
reset => diff6[30].ACLR
reset => diff6[29].ACLR
reset => diff6[28].ACLR
reset => diff6[27].ACLR
reset => diff6[26].ACLR
reset => diff6[25].ACLR
reset => diff6[24].ACLR
reset => diff6[23].ACLR
reset => diff6[22].ACLR
reset => diff6[21].ACLR
reset => diff6[20].ACLR
reset => diff6[19].ACLR
reset => diff6[18].ACLR
reset => diff6[17].ACLR
reset => diff6[16].ACLR
reset => diff6[15].ACLR
reset => diff6[14].ACLR
reset => diff6[13].ACLR
reset => diff6[12].ACLR
reset => diff6[11].ACLR
reset => diff6[10].ACLR
reset => diff6[9].ACLR
reset => diff6[8].ACLR
reset => diff6[7].ACLR
reset => diff6[6].ACLR
reset => diff6[5].ACLR
reset => diff6[4].ACLR
reset => diff6[3].ACLR
reset => diff6[2].ACLR
reset => diff6[1].ACLR
reset => diff6[0].ACLR
reset => output_register[95].ACLR
reset => output_register[94].ACLR
reset => output_register[93].ACLR
reset => output_register[92].ACLR
reset => output_register[91].ACLR
reset => output_register[90].ACLR
reset => output_register[89].ACLR
reset => output_register[88].ACLR
reset => output_register[87].ACLR
reset => output_register[86].ACLR
reset => output_register[85].ACLR
reset => output_register[84].ACLR
reset => output_register[83].ACLR
reset => output_register[82].ACLR
reset => output_register[81].ACLR
reset => output_register[80].ACLR
reset => output_register[79].ACLR
reset => output_register[78].ACLR
reset => output_register[77].ACLR
reset => output_register[76].ACLR
reset => output_register[75].ACLR
reset => output_register[74].ACLR
reset => output_register[73].ACLR
reset => output_register[72].ACLR
reset => output_register[71].ACLR
reset => output_register[70].ACLR
reset => output_register[69].ACLR
reset => output_register[68].ACLR
reset => output_register[67].ACLR
reset => output_register[66].ACLR
reset => output_register[65].ACLR
reset => output_register[64].ACLR
reset => output_register[63].ACLR
reset => output_register[62].ACLR
reset => output_register[61].ACLR
reset => output_register[60].ACLR
reset => output_register[59].ACLR
reset => output_register[58].ACLR
reset => output_register[57].ACLR
reset => output_register[56].ACLR
reset => output_register[55].ACLR
reset => output_register[54].ACLR
reset => output_register[53].ACLR
reset => output_register[52].ACLR
reset => output_register[51].ACLR
reset => output_register[50].ACLR
reset => output_register[49].ACLR
reset => output_register[48].ACLR
reset => output_register[47].ACLR
reset => output_register[46].ACLR
reset => output_register[45].ACLR
reset => output_register[44].ACLR
reset => output_register[43].ACLR
reset => output_register[42].ACLR
reset => output_register[41].ACLR
reset => output_register[40].ACLR
reset => output_register[39].ACLR
reset => output_register[38].ACLR
reset => output_register[37].ACLR
reset => output_register[36].ACLR
reset => output_register[35].ACLR
reset => output_register[34].ACLR
reset => output_register[33].ACLR
reset => output_register[32].ACLR
reset => output_register[31].ACLR
reset => output_register[30].ACLR
reset => output_register[29].ACLR
reset => output_register[28].ACLR
reset => output_register[27].ACLR
reset => output_register[26].ACLR
reset => output_register[25].ACLR
reset => output_register[24].ACLR
reset => output_register[23].ACLR
reset => output_register[22].ACLR
reset => output_register[21].ACLR
reset => output_register[20].ACLR
reset => output_register[19].ACLR
reset => output_register[18].ACLR
reset => output_register[17].ACLR
reset => output_register[16].ACLR
reset => output_register[15].ACLR
reset => output_register[14].ACLR
reset => output_register[13].ACLR
reset => output_register[12].ACLR
reset => output_register[11].ACLR
reset => output_register[10].ACLR
reset => output_register[9].ACLR
reset => output_register[8].ACLR
reset => output_register[7].ACLR
reset => output_register[6].ACLR
reset => output_register[5].ACLR
reset => output_register[4].ACLR
reset => output_register[3].ACLR
reset => output_register[2].ACLR
reset => output_register[1].ACLR
reset => output_register[0].ACLR
reset => cur_count[9].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_in[12] => input_register[12].DATAIN
filter_in[13] => input_register[13].DATAIN
filter_in[14] => input_register[14].DATAIN
filter_in[15] => input_register[15].DATAIN
filter_in[16] => input_register[16].DATAIN
filter_in[17] => input_register[17].DATAIN
filter_in[18] => input_register[18].DATAIN
filter_in[19] => input_register[19].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= output_register[12].DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= output_register[13].DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= output_register[14].DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= output_register[15].DB_MAX_OUTPUT_PORT_TYPE
filter_out[16] <= output_register[16].DB_MAX_OUTPUT_PORT_TYPE
filter_out[17] <= output_register[17].DB_MAX_OUTPUT_PORT_TYPE
filter_out[18] <= output_register[18].DB_MAX_OUTPUT_PORT_TYPE
filter_out[19] <= output_register[19].DB_MAX_OUTPUT_PORT_TYPE
filter_out[20] <= output_register[20].DB_MAX_OUTPUT_PORT_TYPE
filter_out[21] <= output_register[21].DB_MAX_OUTPUT_PORT_TYPE
filter_out[22] <= output_register[22].DB_MAX_OUTPUT_PORT_TYPE
filter_out[23] <= output_register[23].DB_MAX_OUTPUT_PORT_TYPE
filter_out[24] <= output_register[24].DB_MAX_OUTPUT_PORT_TYPE
filter_out[25] <= output_register[25].DB_MAX_OUTPUT_PORT_TYPE
filter_out[26] <= output_register[26].DB_MAX_OUTPUT_PORT_TYPE
filter_out[27] <= output_register[27].DB_MAX_OUTPUT_PORT_TYPE
filter_out[28] <= output_register[28].DB_MAX_OUTPUT_PORT_TYPE
filter_out[29] <= output_register[29].DB_MAX_OUTPUT_PORT_TYPE
filter_out[30] <= output_register[30].DB_MAX_OUTPUT_PORT_TYPE
filter_out[31] <= output_register[31].DB_MAX_OUTPUT_PORT_TYPE
filter_out[32] <= output_register[32].DB_MAX_OUTPUT_PORT_TYPE
filter_out[33] <= output_register[33].DB_MAX_OUTPUT_PORT_TYPE
filter_out[34] <= output_register[34].DB_MAX_OUTPUT_PORT_TYPE
filter_out[35] <= output_register[35].DB_MAX_OUTPUT_PORT_TYPE
filter_out[36] <= output_register[36].DB_MAX_OUTPUT_PORT_TYPE
filter_out[37] <= output_register[37].DB_MAX_OUTPUT_PORT_TYPE
filter_out[38] <= output_register[38].DB_MAX_OUTPUT_PORT_TYPE
filter_out[39] <= output_register[39].DB_MAX_OUTPUT_PORT_TYPE
filter_out[40] <= output_register[40].DB_MAX_OUTPUT_PORT_TYPE
filter_out[41] <= output_register[41].DB_MAX_OUTPUT_PORT_TYPE
filter_out[42] <= output_register[42].DB_MAX_OUTPUT_PORT_TYPE
filter_out[43] <= output_register[43].DB_MAX_OUTPUT_PORT_TYPE
filter_out[44] <= output_register[44].DB_MAX_OUTPUT_PORT_TYPE
filter_out[45] <= output_register[45].DB_MAX_OUTPUT_PORT_TYPE
filter_out[46] <= output_register[46].DB_MAX_OUTPUT_PORT_TYPE
filter_out[47] <= output_register[47].DB_MAX_OUTPUT_PORT_TYPE
filter_out[48] <= output_register[48].DB_MAX_OUTPUT_PORT_TYPE
filter_out[49] <= output_register[49].DB_MAX_OUTPUT_PORT_TYPE
filter_out[50] <= output_register[50].DB_MAX_OUTPUT_PORT_TYPE
filter_out[51] <= output_register[51].DB_MAX_OUTPUT_PORT_TYPE
filter_out[52] <= output_register[52].DB_MAX_OUTPUT_PORT_TYPE
filter_out[53] <= output_register[53].DB_MAX_OUTPUT_PORT_TYPE
filter_out[54] <= output_register[54].DB_MAX_OUTPUT_PORT_TYPE
filter_out[55] <= output_register[55].DB_MAX_OUTPUT_PORT_TYPE
filter_out[56] <= output_register[56].DB_MAX_OUTPUT_PORT_TYPE
filter_out[57] <= output_register[57].DB_MAX_OUTPUT_PORT_TYPE
filter_out[58] <= output_register[58].DB_MAX_OUTPUT_PORT_TYPE
filter_out[59] <= output_register[59].DB_MAX_OUTPUT_PORT_TYPE
filter_out[60] <= output_register[60].DB_MAX_OUTPUT_PORT_TYPE
filter_out[61] <= output_register[61].DB_MAX_OUTPUT_PORT_TYPE
filter_out[62] <= output_register[62].DB_MAX_OUTPUT_PORT_TYPE
filter_out[63] <= output_register[63].DB_MAX_OUTPUT_PORT_TYPE
filter_out[64] <= output_register[64].DB_MAX_OUTPUT_PORT_TYPE
filter_out[65] <= output_register[65].DB_MAX_OUTPUT_PORT_TYPE
filter_out[66] <= output_register[66].DB_MAX_OUTPUT_PORT_TYPE
filter_out[67] <= output_register[67].DB_MAX_OUTPUT_PORT_TYPE
filter_out[68] <= output_register[68].DB_MAX_OUTPUT_PORT_TYPE
filter_out[69] <= output_register[69].DB_MAX_OUTPUT_PORT_TYPE
filter_out[70] <= output_register[70].DB_MAX_OUTPUT_PORT_TYPE
filter_out[71] <= output_register[71].DB_MAX_OUTPUT_PORT_TYPE
filter_out[72] <= output_register[72].DB_MAX_OUTPUT_PORT_TYPE
filter_out[73] <= output_register[73].DB_MAX_OUTPUT_PORT_TYPE
filter_out[74] <= output_register[74].DB_MAX_OUTPUT_PORT_TYPE
filter_out[75] <= output_register[75].DB_MAX_OUTPUT_PORT_TYPE
filter_out[76] <= output_register[76].DB_MAX_OUTPUT_PORT_TYPE
filter_out[77] <= output_register[77].DB_MAX_OUTPUT_PORT_TYPE
filter_out[78] <= output_register[78].DB_MAX_OUTPUT_PORT_TYPE
filter_out[79] <= output_register[79].DB_MAX_OUTPUT_PORT_TYPE
filter_out[80] <= output_register[80].DB_MAX_OUTPUT_PORT_TYPE
filter_out[81] <= output_register[81].DB_MAX_OUTPUT_PORT_TYPE
filter_out[82] <= output_register[82].DB_MAX_OUTPUT_PORT_TYPE
filter_out[83] <= output_register[83].DB_MAX_OUTPUT_PORT_TYPE
filter_out[84] <= output_register[84].DB_MAX_OUTPUT_PORT_TYPE
filter_out[85] <= output_register[85].DB_MAX_OUTPUT_PORT_TYPE
filter_out[86] <= output_register[86].DB_MAX_OUTPUT_PORT_TYPE
filter_out[87] <= output_register[87].DB_MAX_OUTPUT_PORT_TYPE
filter_out[88] <= output_register[88].DB_MAX_OUTPUT_PORT_TYPE
filter_out[89] <= output_register[89].DB_MAX_OUTPUT_PORT_TYPE
filter_out[90] <= output_register[90].DB_MAX_OUTPUT_PORT_TYPE
filter_out[91] <= output_register[91].DB_MAX_OUTPUT_PORT_TYPE
filter_out[92] <= output_register[92].DB_MAX_OUTPUT_PORT_TYPE
filter_out[93] <= output_register[93].DB_MAX_OUTPUT_PORT_TYPE
filter_out[94] <= output_register[94].DB_MAX_OUTPUT_PORT_TYPE
filter_out[95] <= output_register[95].DB_MAX_OUTPUT_PORT_TYPE
ce_out <= ce_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_8bi1:auto_generated.data[0]
data[1] => dcfifo_8bi1:auto_generated.data[1]
data[2] => dcfifo_8bi1:auto_generated.data[2]
data[3] => dcfifo_8bi1:auto_generated.data[3]
data[4] => dcfifo_8bi1:auto_generated.data[4]
data[5] => dcfifo_8bi1:auto_generated.data[5]
data[6] => dcfifo_8bi1:auto_generated.data[6]
data[7] => dcfifo_8bi1:auto_generated.data[7]
data[8] => dcfifo_8bi1:auto_generated.data[8]
data[9] => dcfifo_8bi1:auto_generated.data[9]
data[10] => dcfifo_8bi1:auto_generated.data[10]
data[11] => dcfifo_8bi1:auto_generated.data[11]
data[12] => dcfifo_8bi1:auto_generated.data[12]
data[13] => dcfifo_8bi1:auto_generated.data[13]
data[14] => dcfifo_8bi1:auto_generated.data[14]
data[15] => dcfifo_8bi1:auto_generated.data[15]
data[16] => dcfifo_8bi1:auto_generated.data[16]
data[17] => dcfifo_8bi1:auto_generated.data[17]
data[18] => dcfifo_8bi1:auto_generated.data[18]
data[19] => dcfifo_8bi1:auto_generated.data[19]
data[20] => dcfifo_8bi1:auto_generated.data[20]
data[21] => dcfifo_8bi1:auto_generated.data[21]
data[22] => dcfifo_8bi1:auto_generated.data[22]
data[23] => dcfifo_8bi1:auto_generated.data[23]
data[24] => dcfifo_8bi1:auto_generated.data[24]
data[25] => dcfifo_8bi1:auto_generated.data[25]
data[26] => dcfifo_8bi1:auto_generated.data[26]
data[27] => dcfifo_8bi1:auto_generated.data[27]
data[28] => dcfifo_8bi1:auto_generated.data[28]
data[29] => dcfifo_8bi1:auto_generated.data[29]
data[30] => dcfifo_8bi1:auto_generated.data[30]
data[31] => dcfifo_8bi1:auto_generated.data[31]
q[0] <= dcfifo_8bi1:auto_generated.q[0]
q[1] <= dcfifo_8bi1:auto_generated.q[1]
q[2] <= dcfifo_8bi1:auto_generated.q[2]
q[3] <= dcfifo_8bi1:auto_generated.q[3]
q[4] <= dcfifo_8bi1:auto_generated.q[4]
q[5] <= dcfifo_8bi1:auto_generated.q[5]
q[6] <= dcfifo_8bi1:auto_generated.q[6]
q[7] <= dcfifo_8bi1:auto_generated.q[7]
q[8] <= dcfifo_8bi1:auto_generated.q[8]
q[9] <= dcfifo_8bi1:auto_generated.q[9]
q[10] <= dcfifo_8bi1:auto_generated.q[10]
q[11] <= dcfifo_8bi1:auto_generated.q[11]
q[12] <= dcfifo_8bi1:auto_generated.q[12]
q[13] <= dcfifo_8bi1:auto_generated.q[13]
q[14] <= dcfifo_8bi1:auto_generated.q[14]
q[15] <= dcfifo_8bi1:auto_generated.q[15]
q[16] <= dcfifo_8bi1:auto_generated.q[16]
q[17] <= dcfifo_8bi1:auto_generated.q[17]
q[18] <= dcfifo_8bi1:auto_generated.q[18]
q[19] <= dcfifo_8bi1:auto_generated.q[19]
q[20] <= dcfifo_8bi1:auto_generated.q[20]
q[21] <= dcfifo_8bi1:auto_generated.q[21]
q[22] <= dcfifo_8bi1:auto_generated.q[22]
q[23] <= dcfifo_8bi1:auto_generated.q[23]
q[24] <= dcfifo_8bi1:auto_generated.q[24]
q[25] <= dcfifo_8bi1:auto_generated.q[25]
q[26] <= dcfifo_8bi1:auto_generated.q[26]
q[27] <= dcfifo_8bi1:auto_generated.q[27]
q[28] <= dcfifo_8bi1:auto_generated.q[28]
q[29] <= dcfifo_8bi1:auto_generated.q[29]
q[30] <= dcfifo_8bi1:auto_generated.q[30]
q[31] <= dcfifo_8bi1:auto_generated.q[31]
rdclk => dcfifo_8bi1:auto_generated.rdclk
rdreq => dcfifo_8bi1:auto_generated.rdreq
wrclk => dcfifo_8bi1:auto_generated.wrclk
wrreq => dcfifo_8bi1:auto_generated.wrreq
aclr => dcfifo_8bi1:auto_generated.aclr
rdempty <= dcfifo_8bi1:auto_generated.rdempty
rdfull <= dcfifo_8bi1:auto_generated.rdfull
wrempty <= dcfifo_8bi1:auto_generated.wrempty
wrfull <= dcfifo_8bi1:auto_generated.wrfull
rdusedw[0] <= dcfifo_8bi1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_8bi1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_8bi1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_8bi1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_8bi1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_8bi1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_8bi1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_8bi1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_8bi1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_8bi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_8bi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_8bi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_8bi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_8bi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_8bi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_8bi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_8bi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_8bi1:auto_generated.wrusedw[8]


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated
aclr => a_graycounter_j27:wrptr_g1p.aclr
aclr => a_graycounter_i27:wrptr_gp.aclr
aclr => altsyncram_7b11:fifo_ram.aclr1
data[0] => altsyncram_7b11:fifo_ram.data_a[0]
data[1] => altsyncram_7b11:fifo_ram.data_a[1]
data[2] => altsyncram_7b11:fifo_ram.data_a[2]
data[3] => altsyncram_7b11:fifo_ram.data_a[3]
data[4] => altsyncram_7b11:fifo_ram.data_a[4]
data[5] => altsyncram_7b11:fifo_ram.data_a[5]
data[6] => altsyncram_7b11:fifo_ram.data_a[6]
data[7] => altsyncram_7b11:fifo_ram.data_a[7]
data[8] => altsyncram_7b11:fifo_ram.data_a[8]
data[9] => altsyncram_7b11:fifo_ram.data_a[9]
data[10] => altsyncram_7b11:fifo_ram.data_a[10]
data[11] => altsyncram_7b11:fifo_ram.data_a[11]
data[12] => altsyncram_7b11:fifo_ram.data_a[12]
data[13] => altsyncram_7b11:fifo_ram.data_a[13]
data[14] => altsyncram_7b11:fifo_ram.data_a[14]
data[15] => altsyncram_7b11:fifo_ram.data_a[15]
data[16] => altsyncram_7b11:fifo_ram.data_a[16]
data[17] => altsyncram_7b11:fifo_ram.data_a[17]
data[18] => altsyncram_7b11:fifo_ram.data_a[18]
data[19] => altsyncram_7b11:fifo_ram.data_a[19]
data[20] => altsyncram_7b11:fifo_ram.data_a[20]
data[21] => altsyncram_7b11:fifo_ram.data_a[21]
data[22] => altsyncram_7b11:fifo_ram.data_a[22]
data[23] => altsyncram_7b11:fifo_ram.data_a[23]
data[24] => altsyncram_7b11:fifo_ram.data_a[24]
data[25] => altsyncram_7b11:fifo_ram.data_a[25]
data[26] => altsyncram_7b11:fifo_ram.data_a[26]
data[27] => altsyncram_7b11:fifo_ram.data_a[27]
data[28] => altsyncram_7b11:fifo_ram.data_a[28]
data[29] => altsyncram_7b11:fifo_ram.data_a[29]
data[30] => altsyncram_7b11:fifo_ram.data_a[30]
data[31] => altsyncram_7b11:fifo_ram.data_a[31]
q[0] <= altsyncram_7b11:fifo_ram.q_b[0]
q[1] <= altsyncram_7b11:fifo_ram.q_b[1]
q[2] <= altsyncram_7b11:fifo_ram.q_b[2]
q[3] <= altsyncram_7b11:fifo_ram.q_b[3]
q[4] <= altsyncram_7b11:fifo_ram.q_b[4]
q[5] <= altsyncram_7b11:fifo_ram.q_b[5]
q[6] <= altsyncram_7b11:fifo_ram.q_b[6]
q[7] <= altsyncram_7b11:fifo_ram.q_b[7]
q[8] <= altsyncram_7b11:fifo_ram.q_b[8]
q[9] <= altsyncram_7b11:fifo_ram.q_b[9]
q[10] <= altsyncram_7b11:fifo_ram.q_b[10]
q[11] <= altsyncram_7b11:fifo_ram.q_b[11]
q[12] <= altsyncram_7b11:fifo_ram.q_b[12]
q[13] <= altsyncram_7b11:fifo_ram.q_b[13]
q[14] <= altsyncram_7b11:fifo_ram.q_b[14]
q[15] <= altsyncram_7b11:fifo_ram.q_b[15]
q[16] <= altsyncram_7b11:fifo_ram.q_b[16]
q[17] <= altsyncram_7b11:fifo_ram.q_b[17]
q[18] <= altsyncram_7b11:fifo_ram.q_b[18]
q[19] <= altsyncram_7b11:fifo_ram.q_b[19]
q[20] <= altsyncram_7b11:fifo_ram.q_b[20]
q[21] <= altsyncram_7b11:fifo_ram.q_b[21]
q[22] <= altsyncram_7b11:fifo_ram.q_b[22]
q[23] <= altsyncram_7b11:fifo_ram.q_b[23]
q[24] <= altsyncram_7b11:fifo_ram.q_b[24]
q[25] <= altsyncram_7b11:fifo_ram.q_b[25]
q[26] <= altsyncram_7b11:fifo_ram.q_b[26]
q[27] <= altsyncram_7b11:fifo_ram.q_b[27]
q[28] <= altsyncram_7b11:fifo_ram.q_b[28]
q[29] <= altsyncram_7b11:fifo_ram.q_b[29]
q[30] <= altsyncram_7b11:fifo_ram.q_b[30]
q[31] <= altsyncram_7b11:fifo_ram.q_b[31]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_7b11:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_j27:wrptr_g1p.clock
wrclk => a_graycounter_i27:wrptr_gp.clock
wrclk => altsyncram_7b11:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrempty <= wrempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_j27:wrptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_i27:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram
aclr1 => altsyncram_hve1:altsyncram3.aclr1
address_a[0] => altsyncram_hve1:altsyncram3.address_b[0]
address_a[1] => altsyncram_hve1:altsyncram3.address_b[1]
address_a[2] => altsyncram_hve1:altsyncram3.address_b[2]
address_a[3] => altsyncram_hve1:altsyncram3.address_b[3]
address_a[4] => altsyncram_hve1:altsyncram3.address_b[4]
address_a[5] => altsyncram_hve1:altsyncram3.address_b[5]
address_a[6] => altsyncram_hve1:altsyncram3.address_b[6]
address_a[7] => altsyncram_hve1:altsyncram3.address_b[7]
address_a[8] => altsyncram_hve1:altsyncram3.address_b[8]
address_b[0] => altsyncram_hve1:altsyncram3.address_a[0]
address_b[1] => altsyncram_hve1:altsyncram3.address_a[1]
address_b[2] => altsyncram_hve1:altsyncram3.address_a[2]
address_b[3] => altsyncram_hve1:altsyncram3.address_a[3]
address_b[4] => altsyncram_hve1:altsyncram3.address_a[4]
address_b[5] => altsyncram_hve1:altsyncram3.address_a[5]
address_b[6] => altsyncram_hve1:altsyncram3.address_a[6]
address_b[7] => altsyncram_hve1:altsyncram3.address_a[7]
address_b[8] => altsyncram_hve1:altsyncram3.address_a[8]
addressstall_b => altsyncram_hve1:altsyncram3.addressstall_a
clock0 => altsyncram_hve1:altsyncram3.clock1
clock1 => altsyncram_hve1:altsyncram3.clock0
clocken1 => altsyncram_hve1:altsyncram3.clocken0
data_a[0] => altsyncram_hve1:altsyncram3.data_b[0]
data_a[1] => altsyncram_hve1:altsyncram3.data_b[1]
data_a[2] => altsyncram_hve1:altsyncram3.data_b[2]
data_a[3] => altsyncram_hve1:altsyncram3.data_b[3]
data_a[4] => altsyncram_hve1:altsyncram3.data_b[4]
data_a[5] => altsyncram_hve1:altsyncram3.data_b[5]
data_a[6] => altsyncram_hve1:altsyncram3.data_b[6]
data_a[7] => altsyncram_hve1:altsyncram3.data_b[7]
data_a[8] => altsyncram_hve1:altsyncram3.data_b[8]
data_a[9] => altsyncram_hve1:altsyncram3.data_b[9]
data_a[10] => altsyncram_hve1:altsyncram3.data_b[10]
data_a[11] => altsyncram_hve1:altsyncram3.data_b[11]
data_a[12] => altsyncram_hve1:altsyncram3.data_b[12]
data_a[13] => altsyncram_hve1:altsyncram3.data_b[13]
data_a[14] => altsyncram_hve1:altsyncram3.data_b[14]
data_a[15] => altsyncram_hve1:altsyncram3.data_b[15]
data_a[16] => altsyncram_hve1:altsyncram3.data_b[16]
data_a[17] => altsyncram_hve1:altsyncram3.data_b[17]
data_a[18] => altsyncram_hve1:altsyncram3.data_b[18]
data_a[19] => altsyncram_hve1:altsyncram3.data_b[19]
data_a[20] => altsyncram_hve1:altsyncram3.data_b[20]
data_a[21] => altsyncram_hve1:altsyncram3.data_b[21]
data_a[22] => altsyncram_hve1:altsyncram3.data_b[22]
data_a[23] => altsyncram_hve1:altsyncram3.data_b[23]
data_a[24] => altsyncram_hve1:altsyncram3.data_b[24]
data_a[25] => altsyncram_hve1:altsyncram3.data_b[25]
data_a[26] => altsyncram_hve1:altsyncram3.data_b[26]
data_a[27] => altsyncram_hve1:altsyncram3.data_b[27]
data_a[28] => altsyncram_hve1:altsyncram3.data_b[28]
data_a[29] => altsyncram_hve1:altsyncram3.data_b[29]
data_a[30] => altsyncram_hve1:altsyncram3.data_b[30]
data_a[31] => altsyncram_hve1:altsyncram3.data_b[31]
q_b[0] <= altsyncram_hve1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_hve1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_hve1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_hve1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_hve1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_hve1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_hve1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_hve1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_hve1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_hve1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_hve1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_hve1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_hve1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_hve1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_hve1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_hve1:altsyncram3.q_a[15]
q_b[16] <= altsyncram_hve1:altsyncram3.q_a[16]
q_b[17] <= altsyncram_hve1:altsyncram3.q_a[17]
q_b[18] <= altsyncram_hve1:altsyncram3.q_a[18]
q_b[19] <= altsyncram_hve1:altsyncram3.q_a[19]
q_b[20] <= altsyncram_hve1:altsyncram3.q_a[20]
q_b[21] <= altsyncram_hve1:altsyncram3.q_a[21]
q_b[22] <= altsyncram_hve1:altsyncram3.q_a[22]
q_b[23] <= altsyncram_hve1:altsyncram3.q_a[23]
q_b[24] <= altsyncram_hve1:altsyncram3.q_a[24]
q_b[25] <= altsyncram_hve1:altsyncram3.q_a[25]
q_b[26] <= altsyncram_hve1:altsyncram3.q_a[26]
q_b[27] <= altsyncram_hve1:altsyncram3.q_a[27]
q_b[28] <= altsyncram_hve1:altsyncram3.q_a[28]
q_b[29] <= altsyncram_hve1:altsyncram3.q_a[29]
q_b[30] <= altsyncram_hve1:altsyncram3.q_a[30]
q_b[31] <= altsyncram_hve1:altsyncram3.q_a[31]
wren_a => altsyncram_hve1:altsyncram3.clocken1
wren_a => altsyncram_hve1:altsyncram3.wren_b


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
aclr1 => ram_block4a16.CLR1
aclr1 => ram_block4a17.CLR1
aclr1 => ram_block4a18.CLR1
aclr1 => ram_block4a19.CLR1
aclr1 => ram_block4a20.CLR1
aclr1 => ram_block4a21.CLR1
aclr1 => ram_block4a22.CLR1
aclr1 => ram_block4a23.CLR1
aclr1 => ram_block4a24.CLR1
aclr1 => ram_block4a25.CLR1
aclr1 => ram_block4a26.CLR1
aclr1 => ram_block4a27.CLR1
aclr1 => ram_block4a28.CLR1
aclr1 => ram_block4a29.CLR1
aclr1 => ram_block4a30.CLR1
aclr1 => ram_block4a31.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[0] => ram_block4a31.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[1] => ram_block4a31.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[2] => ram_block4a31.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[3] => ram_block4a31.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[4] => ram_block4a31.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[5] => ram_block4a31.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[6] => ram_block4a31.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[7] => ram_block4a31.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[8] => ram_block4a18.PORTAADDR8
address_a[8] => ram_block4a19.PORTAADDR8
address_a[8] => ram_block4a20.PORTAADDR8
address_a[8] => ram_block4a21.PORTAADDR8
address_a[8] => ram_block4a22.PORTAADDR8
address_a[8] => ram_block4a23.PORTAADDR8
address_a[8] => ram_block4a24.PORTAADDR8
address_a[8] => ram_block4a25.PORTAADDR8
address_a[8] => ram_block4a26.PORTAADDR8
address_a[8] => ram_block4a27.PORTAADDR8
address_a[8] => ram_block4a28.PORTAADDR8
address_a[8] => ram_block4a29.PORTAADDR8
address_a[8] => ram_block4a30.PORTAADDR8
address_a[8] => ram_block4a31.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[0] => ram_block4a31.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[1] => ram_block4a31.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[2] => ram_block4a31.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[3] => ram_block4a31.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[4] => ram_block4a31.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[5] => ram_block4a31.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[6] => ram_block4a31.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[7] => ram_block4a31.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[8] => ram_block4a18.PORTBADDR8
address_b[8] => ram_block4a19.PORTBADDR8
address_b[8] => ram_block4a20.PORTBADDR8
address_b[8] => ram_block4a21.PORTBADDR8
address_b[8] => ram_block4a22.PORTBADDR8
address_b[8] => ram_block4a23.PORTBADDR8
address_b[8] => ram_block4a24.PORTBADDR8
address_b[8] => ram_block4a25.PORTBADDR8
address_b[8] => ram_block4a26.PORTBADDR8
address_b[8] => ram_block4a27.PORTBADDR8
address_b[8] => ram_block4a28.PORTBADDR8
address_b[8] => ram_block4a29.PORTBADDR8
address_b[8] => ram_block4a30.PORTBADDR8
address_b[8] => ram_block4a31.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
addressstall_a => ram_block4a16.PORTAADDRSTALL
addressstall_a => ram_block4a17.PORTAADDRSTALL
addressstall_a => ram_block4a18.PORTAADDRSTALL
addressstall_a => ram_block4a19.PORTAADDRSTALL
addressstall_a => ram_block4a20.PORTAADDRSTALL
addressstall_a => ram_block4a21.PORTAADDRSTALL
addressstall_a => ram_block4a22.PORTAADDRSTALL
addressstall_a => ram_block4a23.PORTAADDRSTALL
addressstall_a => ram_block4a24.PORTAADDRSTALL
addressstall_a => ram_block4a25.PORTAADDRSTALL
addressstall_a => ram_block4a26.PORTAADDRSTALL
addressstall_a => ram_block4a27.PORTAADDRSTALL
addressstall_a => ram_block4a28.PORTAADDRSTALL
addressstall_a => ram_block4a29.PORTAADDRSTALL
addressstall_a => ram_block4a30.PORTAADDRSTALL
addressstall_a => ram_block4a31.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock0 => ram_block4a31.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clock1 => ram_block4a31.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken0 => ram_block4a16.ENA0
clocken0 => ram_block4a17.ENA0
clocken0 => ram_block4a18.ENA0
clocken0 => ram_block4a19.ENA0
clocken0 => ram_block4a20.ENA0
clocken0 => ram_block4a21.ENA0
clocken0 => ram_block4a22.ENA0
clocken0 => ram_block4a23.ENA0
clocken0 => ram_block4a24.ENA0
clocken0 => ram_block4a25.ENA0
clocken0 => ram_block4a26.ENA0
clocken0 => ram_block4a27.ENA0
clocken0 => ram_block4a28.ENA0
clocken0 => ram_block4a29.ENA0
clocken0 => ram_block4a30.ENA0
clocken0 => ram_block4a31.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
clocken1 => ram_block4a16.ENA1
clocken1 => ram_block4a17.ENA1
clocken1 => ram_block4a18.ENA1
clocken1 => ram_block4a19.ENA1
clocken1 => ram_block4a20.ENA1
clocken1 => ram_block4a21.ENA1
clocken1 => ram_block4a22.ENA1
clocken1 => ram_block4a23.ENA1
clocken1 => ram_block4a24.ENA1
clocken1 => ram_block4a25.ENA1
clocken1 => ram_block4a26.ENA1
clocken1 => ram_block4a27.ENA1
clocken1 => ram_block4a28.ENA1
clocken1 => ram_block4a29.ENA1
clocken1 => ram_block4a30.ENA1
clocken1 => ram_block4a31.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_a[18] => ram_block4a18.PORTADATAIN
data_a[19] => ram_block4a19.PORTADATAIN
data_a[20] => ram_block4a20.PORTADATAIN
data_a[21] => ram_block4a21.PORTADATAIN
data_a[22] => ram_block4a22.PORTADATAIN
data_a[23] => ram_block4a23.PORTADATAIN
data_a[24] => ram_block4a24.PORTADATAIN
data_a[25] => ram_block4a25.PORTADATAIN
data_a[26] => ram_block4a26.PORTADATAIN
data_a[27] => ram_block4a27.PORTADATAIN
data_a[28] => ram_block4a28.PORTADATAIN
data_a[29] => ram_block4a29.PORTADATAIN
data_a[30] => ram_block4a30.PORTADATAIN
data_a[31] => ram_block4a31.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
data_b[18] => ram_block4a18.PORTBDATAIN
data_b[19] => ram_block4a19.PORTBDATAIN
data_b[20] => ram_block4a20.PORTBDATAIN
data_b[21] => ram_block4a21.PORTBDATAIN
data_b[22] => ram_block4a22.PORTBDATAIN
data_b[23] => ram_block4a23.PORTBDATAIN
data_b[24] => ram_block4a24.PORTBDATAIN
data_b[25] => ram_block4a25.PORTBDATAIN
data_b[26] => ram_block4a26.PORTBDATAIN
data_b[27] => ram_block4a27.PORTBDATAIN
data_b[28] => ram_block4a28.PORTBDATAIN
data_b[29] => ram_block4a29.PORTBDATAIN
data_b[30] => ram_block4a30.PORTBDATAIN
data_b[31] => ram_block4a31.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_a[16] <= ram_block4a16.PORTADATAOUT
q_a[17] <= ram_block4a17.PORTADATAOUT
q_a[18] <= ram_block4a18.PORTADATAOUT
q_a[19] <= ram_block4a19.PORTADATAOUT
q_a[20] <= ram_block4a20.PORTADATAOUT
q_a[21] <= ram_block4a21.PORTADATAOUT
q_a[22] <= ram_block4a22.PORTADATAOUT
q_a[23] <= ram_block4a23.PORTADATAOUT
q_a[24] <= ram_block4a24.PORTADATAOUT
q_a[25] <= ram_block4a25.PORTADATAOUT
q_a[26] <= ram_block4a26.PORTADATAOUT
q_a[27] <= ram_block4a27.PORTADATAOUT
q_a[28] <= ram_block4a28.PORTADATAOUT
q_a[29] <= ram_block4a29.PORTADATAOUT
q_a[30] <= ram_block4a30.PORTADATAOUT
q_a[31] <= ram_block4a31.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
q_b[16] <= ram_block4a16.PORTBDATAOUT
q_b[17] <= ram_block4a17.PORTBDATAOUT
q_b[18] <= ram_block4a18.PORTBDATAOUT
q_b[19] <= ram_block4a19.PORTBDATAOUT
q_b[20] <= ram_block4a20.PORTBDATAOUT
q_b[21] <= ram_block4a21.PORTBDATAOUT
q_b[22] <= ram_block4a22.PORTBDATAOUT
q_b[23] <= ram_block4a23.PORTBDATAOUT
q_b[24] <= ram_block4a24.PORTBDATAOUT
q_b[25] <= ram_block4a25.PORTBDATAOUT
q_b[26] <= ram_block4a26.PORTBDATAOUT
q_b[27] <= ram_block4a27.PORTBDATAOUT
q_b[28] <= ram_block4a28.PORTBDATAOUT
q_b[29] <= ram_block4a29.PORTBDATAOUT
q_b[30] <= ram_block4a30.PORTBDATAOUT
q_b[31] <= ram_block4a31.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_a => ram_block4a16.PORTAWE
wren_a => ram_block4a17.PORTAWE
wren_a => ram_block4a18.PORTAWE
wren_a => ram_block4a19.PORTAWE
wren_a => ram_block4a20.PORTAWE
wren_a => ram_block4a21.PORTAWE
wren_a => ram_block4a22.PORTAWE
wren_a => ram_block4a23.PORTAWE
wren_a => ram_block4a24.PORTAWE
wren_a => ram_block4a25.PORTAWE
wren_a => ram_block4a26.PORTAWE
wren_a => ram_block4a27.PORTAWE
wren_a => ram_block4a28.PORTAWE
wren_a => ram_block4a29.PORTAWE
wren_a => ram_block4a30.PORTAWE
wren_a => ram_block4a31.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE
wren_b => ram_block4a16.PORTBRE
wren_b => ram_block4a17.PORTBRE
wren_b => ram_block4a18.PORTBRE
wren_b => ram_block4a19.PORTBRE
wren_b => ram_block4a20.PORTBRE
wren_b => ram_block4a21.PORTBRE
wren_b => ram_block4a22.PORTBRE
wren_b => ram_block4a23.PORTBRE
wren_b => ram_block4a24.PORTBRE
wren_b => ram_block4a25.PORTBRE
wren_b => ram_block4a26.PORTBRE
wren_b => ram_block4a27.PORTBRE
wren_b => ram_block4a28.PORTBRE
wren_b => ram_block4a29.PORTBRE
wren_b => ram_block4a30.PORTBRE
wren_b => ram_block4a31.PORTBRE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe6.clock
clrn => dffpipe_pe9:dffpipe6.clrn
d[0] => dffpipe_pe9:dffpipe6.d[0]
d[1] => dffpipe_pe9:dffpipe6.d[1]
d[2] => dffpipe_pe9:dffpipe6.d[2]
d[3] => dffpipe_pe9:dffpipe6.d[3]
d[4] => dffpipe_pe9:dffpipe6.d[4]
d[5] => dffpipe_pe9:dffpipe6.d[5]
d[6] => dffpipe_pe9:dffpipe6.d[6]
d[7] => dffpipe_pe9:dffpipe6.d[7]
d[8] => dffpipe_pe9:dffpipe6.d[8]
d[9] => dffpipe_pe9:dffpipe6.d[9]
q[0] <= dffpipe_pe9:dffpipe6.q[0]
q[1] <= dffpipe_pe9:dffpipe6.q[1]
q[2] <= dffpipe_pe9:dffpipe6.q[2]
q[3] <= dffpipe_pe9:dffpipe6.q[3]
q[4] <= dffpipe_pe9:dffpipe6.q[4]
q[5] <= dffpipe_pe9:dffpipe6.q[5]
q[6] <= dffpipe_pe9:dffpipe6.q[6]
q[7] <= dffpipe_pe9:dffpipe6.q[7]
q[8] <= dffpipe_pe9:dffpipe6.q[8]
q[9] <= dffpipe_pe9:dffpipe6.q[9]


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component
data[0] => dcfifo_8bi1:auto_generated.data[0]
data[1] => dcfifo_8bi1:auto_generated.data[1]
data[2] => dcfifo_8bi1:auto_generated.data[2]
data[3] => dcfifo_8bi1:auto_generated.data[3]
data[4] => dcfifo_8bi1:auto_generated.data[4]
data[5] => dcfifo_8bi1:auto_generated.data[5]
data[6] => dcfifo_8bi1:auto_generated.data[6]
data[7] => dcfifo_8bi1:auto_generated.data[7]
data[8] => dcfifo_8bi1:auto_generated.data[8]
data[9] => dcfifo_8bi1:auto_generated.data[9]
data[10] => dcfifo_8bi1:auto_generated.data[10]
data[11] => dcfifo_8bi1:auto_generated.data[11]
data[12] => dcfifo_8bi1:auto_generated.data[12]
data[13] => dcfifo_8bi1:auto_generated.data[13]
data[14] => dcfifo_8bi1:auto_generated.data[14]
data[15] => dcfifo_8bi1:auto_generated.data[15]
data[16] => dcfifo_8bi1:auto_generated.data[16]
data[17] => dcfifo_8bi1:auto_generated.data[17]
data[18] => dcfifo_8bi1:auto_generated.data[18]
data[19] => dcfifo_8bi1:auto_generated.data[19]
data[20] => dcfifo_8bi1:auto_generated.data[20]
data[21] => dcfifo_8bi1:auto_generated.data[21]
data[22] => dcfifo_8bi1:auto_generated.data[22]
data[23] => dcfifo_8bi1:auto_generated.data[23]
data[24] => dcfifo_8bi1:auto_generated.data[24]
data[25] => dcfifo_8bi1:auto_generated.data[25]
data[26] => dcfifo_8bi1:auto_generated.data[26]
data[27] => dcfifo_8bi1:auto_generated.data[27]
data[28] => dcfifo_8bi1:auto_generated.data[28]
data[29] => dcfifo_8bi1:auto_generated.data[29]
data[30] => dcfifo_8bi1:auto_generated.data[30]
data[31] => dcfifo_8bi1:auto_generated.data[31]
q[0] <= dcfifo_8bi1:auto_generated.q[0]
q[1] <= dcfifo_8bi1:auto_generated.q[1]
q[2] <= dcfifo_8bi1:auto_generated.q[2]
q[3] <= dcfifo_8bi1:auto_generated.q[3]
q[4] <= dcfifo_8bi1:auto_generated.q[4]
q[5] <= dcfifo_8bi1:auto_generated.q[5]
q[6] <= dcfifo_8bi1:auto_generated.q[6]
q[7] <= dcfifo_8bi1:auto_generated.q[7]
q[8] <= dcfifo_8bi1:auto_generated.q[8]
q[9] <= dcfifo_8bi1:auto_generated.q[9]
q[10] <= dcfifo_8bi1:auto_generated.q[10]
q[11] <= dcfifo_8bi1:auto_generated.q[11]
q[12] <= dcfifo_8bi1:auto_generated.q[12]
q[13] <= dcfifo_8bi1:auto_generated.q[13]
q[14] <= dcfifo_8bi1:auto_generated.q[14]
q[15] <= dcfifo_8bi1:auto_generated.q[15]
q[16] <= dcfifo_8bi1:auto_generated.q[16]
q[17] <= dcfifo_8bi1:auto_generated.q[17]
q[18] <= dcfifo_8bi1:auto_generated.q[18]
q[19] <= dcfifo_8bi1:auto_generated.q[19]
q[20] <= dcfifo_8bi1:auto_generated.q[20]
q[21] <= dcfifo_8bi1:auto_generated.q[21]
q[22] <= dcfifo_8bi1:auto_generated.q[22]
q[23] <= dcfifo_8bi1:auto_generated.q[23]
q[24] <= dcfifo_8bi1:auto_generated.q[24]
q[25] <= dcfifo_8bi1:auto_generated.q[25]
q[26] <= dcfifo_8bi1:auto_generated.q[26]
q[27] <= dcfifo_8bi1:auto_generated.q[27]
q[28] <= dcfifo_8bi1:auto_generated.q[28]
q[29] <= dcfifo_8bi1:auto_generated.q[29]
q[30] <= dcfifo_8bi1:auto_generated.q[30]
q[31] <= dcfifo_8bi1:auto_generated.q[31]
rdclk => dcfifo_8bi1:auto_generated.rdclk
rdreq => dcfifo_8bi1:auto_generated.rdreq
wrclk => dcfifo_8bi1:auto_generated.wrclk
wrreq => dcfifo_8bi1:auto_generated.wrreq
aclr => dcfifo_8bi1:auto_generated.aclr
rdempty <= dcfifo_8bi1:auto_generated.rdempty
rdfull <= dcfifo_8bi1:auto_generated.rdfull
wrempty <= dcfifo_8bi1:auto_generated.wrempty
wrfull <= dcfifo_8bi1:auto_generated.wrfull
rdusedw[0] <= dcfifo_8bi1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_8bi1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_8bi1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_8bi1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_8bi1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_8bi1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_8bi1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_8bi1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_8bi1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_8bi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_8bi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_8bi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_8bi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_8bi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_8bi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_8bi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_8bi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_8bi1:auto_generated.wrusedw[8]


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated
aclr => a_graycounter_j27:wrptr_g1p.aclr
aclr => a_graycounter_i27:wrptr_gp.aclr
aclr => altsyncram_7b11:fifo_ram.aclr1
data[0] => altsyncram_7b11:fifo_ram.data_a[0]
data[1] => altsyncram_7b11:fifo_ram.data_a[1]
data[2] => altsyncram_7b11:fifo_ram.data_a[2]
data[3] => altsyncram_7b11:fifo_ram.data_a[3]
data[4] => altsyncram_7b11:fifo_ram.data_a[4]
data[5] => altsyncram_7b11:fifo_ram.data_a[5]
data[6] => altsyncram_7b11:fifo_ram.data_a[6]
data[7] => altsyncram_7b11:fifo_ram.data_a[7]
data[8] => altsyncram_7b11:fifo_ram.data_a[8]
data[9] => altsyncram_7b11:fifo_ram.data_a[9]
data[10] => altsyncram_7b11:fifo_ram.data_a[10]
data[11] => altsyncram_7b11:fifo_ram.data_a[11]
data[12] => altsyncram_7b11:fifo_ram.data_a[12]
data[13] => altsyncram_7b11:fifo_ram.data_a[13]
data[14] => altsyncram_7b11:fifo_ram.data_a[14]
data[15] => altsyncram_7b11:fifo_ram.data_a[15]
data[16] => altsyncram_7b11:fifo_ram.data_a[16]
data[17] => altsyncram_7b11:fifo_ram.data_a[17]
data[18] => altsyncram_7b11:fifo_ram.data_a[18]
data[19] => altsyncram_7b11:fifo_ram.data_a[19]
data[20] => altsyncram_7b11:fifo_ram.data_a[20]
data[21] => altsyncram_7b11:fifo_ram.data_a[21]
data[22] => altsyncram_7b11:fifo_ram.data_a[22]
data[23] => altsyncram_7b11:fifo_ram.data_a[23]
data[24] => altsyncram_7b11:fifo_ram.data_a[24]
data[25] => altsyncram_7b11:fifo_ram.data_a[25]
data[26] => altsyncram_7b11:fifo_ram.data_a[26]
data[27] => altsyncram_7b11:fifo_ram.data_a[27]
data[28] => altsyncram_7b11:fifo_ram.data_a[28]
data[29] => altsyncram_7b11:fifo_ram.data_a[29]
data[30] => altsyncram_7b11:fifo_ram.data_a[30]
data[31] => altsyncram_7b11:fifo_ram.data_a[31]
q[0] <= altsyncram_7b11:fifo_ram.q_b[0]
q[1] <= altsyncram_7b11:fifo_ram.q_b[1]
q[2] <= altsyncram_7b11:fifo_ram.q_b[2]
q[3] <= altsyncram_7b11:fifo_ram.q_b[3]
q[4] <= altsyncram_7b11:fifo_ram.q_b[4]
q[5] <= altsyncram_7b11:fifo_ram.q_b[5]
q[6] <= altsyncram_7b11:fifo_ram.q_b[6]
q[7] <= altsyncram_7b11:fifo_ram.q_b[7]
q[8] <= altsyncram_7b11:fifo_ram.q_b[8]
q[9] <= altsyncram_7b11:fifo_ram.q_b[9]
q[10] <= altsyncram_7b11:fifo_ram.q_b[10]
q[11] <= altsyncram_7b11:fifo_ram.q_b[11]
q[12] <= altsyncram_7b11:fifo_ram.q_b[12]
q[13] <= altsyncram_7b11:fifo_ram.q_b[13]
q[14] <= altsyncram_7b11:fifo_ram.q_b[14]
q[15] <= altsyncram_7b11:fifo_ram.q_b[15]
q[16] <= altsyncram_7b11:fifo_ram.q_b[16]
q[17] <= altsyncram_7b11:fifo_ram.q_b[17]
q[18] <= altsyncram_7b11:fifo_ram.q_b[18]
q[19] <= altsyncram_7b11:fifo_ram.q_b[19]
q[20] <= altsyncram_7b11:fifo_ram.q_b[20]
q[21] <= altsyncram_7b11:fifo_ram.q_b[21]
q[22] <= altsyncram_7b11:fifo_ram.q_b[22]
q[23] <= altsyncram_7b11:fifo_ram.q_b[23]
q[24] <= altsyncram_7b11:fifo_ram.q_b[24]
q[25] <= altsyncram_7b11:fifo_ram.q_b[25]
q[26] <= altsyncram_7b11:fifo_ram.q_b[26]
q[27] <= altsyncram_7b11:fifo_ram.q_b[27]
q[28] <= altsyncram_7b11:fifo_ram.q_b[28]
q[29] <= altsyncram_7b11:fifo_ram.q_b[29]
q[30] <= altsyncram_7b11:fifo_ram.q_b[30]
q[31] <= altsyncram_7b11:fifo_ram.q_b[31]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_7b11:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_j27:wrptr_g1p.clock
wrclk => a_graycounter_i27:wrptr_gp.clock
wrclk => altsyncram_7b11:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrempty <= wrempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_j27:wrptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_i27:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram
aclr1 => altsyncram_hve1:altsyncram3.aclr1
address_a[0] => altsyncram_hve1:altsyncram3.address_b[0]
address_a[1] => altsyncram_hve1:altsyncram3.address_b[1]
address_a[2] => altsyncram_hve1:altsyncram3.address_b[2]
address_a[3] => altsyncram_hve1:altsyncram3.address_b[3]
address_a[4] => altsyncram_hve1:altsyncram3.address_b[4]
address_a[5] => altsyncram_hve1:altsyncram3.address_b[5]
address_a[6] => altsyncram_hve1:altsyncram3.address_b[6]
address_a[7] => altsyncram_hve1:altsyncram3.address_b[7]
address_a[8] => altsyncram_hve1:altsyncram3.address_b[8]
address_b[0] => altsyncram_hve1:altsyncram3.address_a[0]
address_b[1] => altsyncram_hve1:altsyncram3.address_a[1]
address_b[2] => altsyncram_hve1:altsyncram3.address_a[2]
address_b[3] => altsyncram_hve1:altsyncram3.address_a[3]
address_b[4] => altsyncram_hve1:altsyncram3.address_a[4]
address_b[5] => altsyncram_hve1:altsyncram3.address_a[5]
address_b[6] => altsyncram_hve1:altsyncram3.address_a[6]
address_b[7] => altsyncram_hve1:altsyncram3.address_a[7]
address_b[8] => altsyncram_hve1:altsyncram3.address_a[8]
addressstall_b => altsyncram_hve1:altsyncram3.addressstall_a
clock0 => altsyncram_hve1:altsyncram3.clock1
clock1 => altsyncram_hve1:altsyncram3.clock0
clocken1 => altsyncram_hve1:altsyncram3.clocken0
data_a[0] => altsyncram_hve1:altsyncram3.data_b[0]
data_a[1] => altsyncram_hve1:altsyncram3.data_b[1]
data_a[2] => altsyncram_hve1:altsyncram3.data_b[2]
data_a[3] => altsyncram_hve1:altsyncram3.data_b[3]
data_a[4] => altsyncram_hve1:altsyncram3.data_b[4]
data_a[5] => altsyncram_hve1:altsyncram3.data_b[5]
data_a[6] => altsyncram_hve1:altsyncram3.data_b[6]
data_a[7] => altsyncram_hve1:altsyncram3.data_b[7]
data_a[8] => altsyncram_hve1:altsyncram3.data_b[8]
data_a[9] => altsyncram_hve1:altsyncram3.data_b[9]
data_a[10] => altsyncram_hve1:altsyncram3.data_b[10]
data_a[11] => altsyncram_hve1:altsyncram3.data_b[11]
data_a[12] => altsyncram_hve1:altsyncram3.data_b[12]
data_a[13] => altsyncram_hve1:altsyncram3.data_b[13]
data_a[14] => altsyncram_hve1:altsyncram3.data_b[14]
data_a[15] => altsyncram_hve1:altsyncram3.data_b[15]
data_a[16] => altsyncram_hve1:altsyncram3.data_b[16]
data_a[17] => altsyncram_hve1:altsyncram3.data_b[17]
data_a[18] => altsyncram_hve1:altsyncram3.data_b[18]
data_a[19] => altsyncram_hve1:altsyncram3.data_b[19]
data_a[20] => altsyncram_hve1:altsyncram3.data_b[20]
data_a[21] => altsyncram_hve1:altsyncram3.data_b[21]
data_a[22] => altsyncram_hve1:altsyncram3.data_b[22]
data_a[23] => altsyncram_hve1:altsyncram3.data_b[23]
data_a[24] => altsyncram_hve1:altsyncram3.data_b[24]
data_a[25] => altsyncram_hve1:altsyncram3.data_b[25]
data_a[26] => altsyncram_hve1:altsyncram3.data_b[26]
data_a[27] => altsyncram_hve1:altsyncram3.data_b[27]
data_a[28] => altsyncram_hve1:altsyncram3.data_b[28]
data_a[29] => altsyncram_hve1:altsyncram3.data_b[29]
data_a[30] => altsyncram_hve1:altsyncram3.data_b[30]
data_a[31] => altsyncram_hve1:altsyncram3.data_b[31]
q_b[0] <= altsyncram_hve1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_hve1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_hve1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_hve1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_hve1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_hve1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_hve1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_hve1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_hve1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_hve1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_hve1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_hve1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_hve1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_hve1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_hve1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_hve1:altsyncram3.q_a[15]
q_b[16] <= altsyncram_hve1:altsyncram3.q_a[16]
q_b[17] <= altsyncram_hve1:altsyncram3.q_a[17]
q_b[18] <= altsyncram_hve1:altsyncram3.q_a[18]
q_b[19] <= altsyncram_hve1:altsyncram3.q_a[19]
q_b[20] <= altsyncram_hve1:altsyncram3.q_a[20]
q_b[21] <= altsyncram_hve1:altsyncram3.q_a[21]
q_b[22] <= altsyncram_hve1:altsyncram3.q_a[22]
q_b[23] <= altsyncram_hve1:altsyncram3.q_a[23]
q_b[24] <= altsyncram_hve1:altsyncram3.q_a[24]
q_b[25] <= altsyncram_hve1:altsyncram3.q_a[25]
q_b[26] <= altsyncram_hve1:altsyncram3.q_a[26]
q_b[27] <= altsyncram_hve1:altsyncram3.q_a[27]
q_b[28] <= altsyncram_hve1:altsyncram3.q_a[28]
q_b[29] <= altsyncram_hve1:altsyncram3.q_a[29]
q_b[30] <= altsyncram_hve1:altsyncram3.q_a[30]
q_b[31] <= altsyncram_hve1:altsyncram3.q_a[31]
wren_a => altsyncram_hve1:altsyncram3.clocken1
wren_a => altsyncram_hve1:altsyncram3.wren_b


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
aclr1 => ram_block4a16.CLR1
aclr1 => ram_block4a17.CLR1
aclr1 => ram_block4a18.CLR1
aclr1 => ram_block4a19.CLR1
aclr1 => ram_block4a20.CLR1
aclr1 => ram_block4a21.CLR1
aclr1 => ram_block4a22.CLR1
aclr1 => ram_block4a23.CLR1
aclr1 => ram_block4a24.CLR1
aclr1 => ram_block4a25.CLR1
aclr1 => ram_block4a26.CLR1
aclr1 => ram_block4a27.CLR1
aclr1 => ram_block4a28.CLR1
aclr1 => ram_block4a29.CLR1
aclr1 => ram_block4a30.CLR1
aclr1 => ram_block4a31.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[0] => ram_block4a31.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[1] => ram_block4a31.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[2] => ram_block4a31.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[3] => ram_block4a31.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[4] => ram_block4a31.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[5] => ram_block4a31.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[6] => ram_block4a31.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[7] => ram_block4a31.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[8] => ram_block4a18.PORTAADDR8
address_a[8] => ram_block4a19.PORTAADDR8
address_a[8] => ram_block4a20.PORTAADDR8
address_a[8] => ram_block4a21.PORTAADDR8
address_a[8] => ram_block4a22.PORTAADDR8
address_a[8] => ram_block4a23.PORTAADDR8
address_a[8] => ram_block4a24.PORTAADDR8
address_a[8] => ram_block4a25.PORTAADDR8
address_a[8] => ram_block4a26.PORTAADDR8
address_a[8] => ram_block4a27.PORTAADDR8
address_a[8] => ram_block4a28.PORTAADDR8
address_a[8] => ram_block4a29.PORTAADDR8
address_a[8] => ram_block4a30.PORTAADDR8
address_a[8] => ram_block4a31.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[0] => ram_block4a31.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[1] => ram_block4a31.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[2] => ram_block4a31.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[3] => ram_block4a31.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[4] => ram_block4a31.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[5] => ram_block4a31.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[6] => ram_block4a31.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[7] => ram_block4a31.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[8] => ram_block4a18.PORTBADDR8
address_b[8] => ram_block4a19.PORTBADDR8
address_b[8] => ram_block4a20.PORTBADDR8
address_b[8] => ram_block4a21.PORTBADDR8
address_b[8] => ram_block4a22.PORTBADDR8
address_b[8] => ram_block4a23.PORTBADDR8
address_b[8] => ram_block4a24.PORTBADDR8
address_b[8] => ram_block4a25.PORTBADDR8
address_b[8] => ram_block4a26.PORTBADDR8
address_b[8] => ram_block4a27.PORTBADDR8
address_b[8] => ram_block4a28.PORTBADDR8
address_b[8] => ram_block4a29.PORTBADDR8
address_b[8] => ram_block4a30.PORTBADDR8
address_b[8] => ram_block4a31.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
addressstall_a => ram_block4a16.PORTAADDRSTALL
addressstall_a => ram_block4a17.PORTAADDRSTALL
addressstall_a => ram_block4a18.PORTAADDRSTALL
addressstall_a => ram_block4a19.PORTAADDRSTALL
addressstall_a => ram_block4a20.PORTAADDRSTALL
addressstall_a => ram_block4a21.PORTAADDRSTALL
addressstall_a => ram_block4a22.PORTAADDRSTALL
addressstall_a => ram_block4a23.PORTAADDRSTALL
addressstall_a => ram_block4a24.PORTAADDRSTALL
addressstall_a => ram_block4a25.PORTAADDRSTALL
addressstall_a => ram_block4a26.PORTAADDRSTALL
addressstall_a => ram_block4a27.PORTAADDRSTALL
addressstall_a => ram_block4a28.PORTAADDRSTALL
addressstall_a => ram_block4a29.PORTAADDRSTALL
addressstall_a => ram_block4a30.PORTAADDRSTALL
addressstall_a => ram_block4a31.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock0 => ram_block4a31.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clock1 => ram_block4a31.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken0 => ram_block4a16.ENA0
clocken0 => ram_block4a17.ENA0
clocken0 => ram_block4a18.ENA0
clocken0 => ram_block4a19.ENA0
clocken0 => ram_block4a20.ENA0
clocken0 => ram_block4a21.ENA0
clocken0 => ram_block4a22.ENA0
clocken0 => ram_block4a23.ENA0
clocken0 => ram_block4a24.ENA0
clocken0 => ram_block4a25.ENA0
clocken0 => ram_block4a26.ENA0
clocken0 => ram_block4a27.ENA0
clocken0 => ram_block4a28.ENA0
clocken0 => ram_block4a29.ENA0
clocken0 => ram_block4a30.ENA0
clocken0 => ram_block4a31.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
clocken1 => ram_block4a16.ENA1
clocken1 => ram_block4a17.ENA1
clocken1 => ram_block4a18.ENA1
clocken1 => ram_block4a19.ENA1
clocken1 => ram_block4a20.ENA1
clocken1 => ram_block4a21.ENA1
clocken1 => ram_block4a22.ENA1
clocken1 => ram_block4a23.ENA1
clocken1 => ram_block4a24.ENA1
clocken1 => ram_block4a25.ENA1
clocken1 => ram_block4a26.ENA1
clocken1 => ram_block4a27.ENA1
clocken1 => ram_block4a28.ENA1
clocken1 => ram_block4a29.ENA1
clocken1 => ram_block4a30.ENA1
clocken1 => ram_block4a31.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_a[18] => ram_block4a18.PORTADATAIN
data_a[19] => ram_block4a19.PORTADATAIN
data_a[20] => ram_block4a20.PORTADATAIN
data_a[21] => ram_block4a21.PORTADATAIN
data_a[22] => ram_block4a22.PORTADATAIN
data_a[23] => ram_block4a23.PORTADATAIN
data_a[24] => ram_block4a24.PORTADATAIN
data_a[25] => ram_block4a25.PORTADATAIN
data_a[26] => ram_block4a26.PORTADATAIN
data_a[27] => ram_block4a27.PORTADATAIN
data_a[28] => ram_block4a28.PORTADATAIN
data_a[29] => ram_block4a29.PORTADATAIN
data_a[30] => ram_block4a30.PORTADATAIN
data_a[31] => ram_block4a31.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
data_b[18] => ram_block4a18.PORTBDATAIN
data_b[19] => ram_block4a19.PORTBDATAIN
data_b[20] => ram_block4a20.PORTBDATAIN
data_b[21] => ram_block4a21.PORTBDATAIN
data_b[22] => ram_block4a22.PORTBDATAIN
data_b[23] => ram_block4a23.PORTBDATAIN
data_b[24] => ram_block4a24.PORTBDATAIN
data_b[25] => ram_block4a25.PORTBDATAIN
data_b[26] => ram_block4a26.PORTBDATAIN
data_b[27] => ram_block4a27.PORTBDATAIN
data_b[28] => ram_block4a28.PORTBDATAIN
data_b[29] => ram_block4a29.PORTBDATAIN
data_b[30] => ram_block4a30.PORTBDATAIN
data_b[31] => ram_block4a31.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_a[16] <= ram_block4a16.PORTADATAOUT
q_a[17] <= ram_block4a17.PORTADATAOUT
q_a[18] <= ram_block4a18.PORTADATAOUT
q_a[19] <= ram_block4a19.PORTADATAOUT
q_a[20] <= ram_block4a20.PORTADATAOUT
q_a[21] <= ram_block4a21.PORTADATAOUT
q_a[22] <= ram_block4a22.PORTADATAOUT
q_a[23] <= ram_block4a23.PORTADATAOUT
q_a[24] <= ram_block4a24.PORTADATAOUT
q_a[25] <= ram_block4a25.PORTADATAOUT
q_a[26] <= ram_block4a26.PORTADATAOUT
q_a[27] <= ram_block4a27.PORTADATAOUT
q_a[28] <= ram_block4a28.PORTADATAOUT
q_a[29] <= ram_block4a29.PORTADATAOUT
q_a[30] <= ram_block4a30.PORTADATAOUT
q_a[31] <= ram_block4a31.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
q_b[16] <= ram_block4a16.PORTBDATAOUT
q_b[17] <= ram_block4a17.PORTBDATAOUT
q_b[18] <= ram_block4a18.PORTBDATAOUT
q_b[19] <= ram_block4a19.PORTBDATAOUT
q_b[20] <= ram_block4a20.PORTBDATAOUT
q_b[21] <= ram_block4a21.PORTBDATAOUT
q_b[22] <= ram_block4a22.PORTBDATAOUT
q_b[23] <= ram_block4a23.PORTBDATAOUT
q_b[24] <= ram_block4a24.PORTBDATAOUT
q_b[25] <= ram_block4a25.PORTBDATAOUT
q_b[26] <= ram_block4a26.PORTBDATAOUT
q_b[27] <= ram_block4a27.PORTBDATAOUT
q_b[28] <= ram_block4a28.PORTBDATAOUT
q_b[29] <= ram_block4a29.PORTBDATAOUT
q_b[30] <= ram_block4a30.PORTBDATAOUT
q_b[31] <= ram_block4a31.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_a => ram_block4a16.PORTAWE
wren_a => ram_block4a17.PORTAWE
wren_a => ram_block4a18.PORTAWE
wren_a => ram_block4a19.PORTAWE
wren_a => ram_block4a20.PORTAWE
wren_a => ram_block4a21.PORTAWE
wren_a => ram_block4a22.PORTAWE
wren_a => ram_block4a23.PORTAWE
wren_a => ram_block4a24.PORTAWE
wren_a => ram_block4a25.PORTAWE
wren_a => ram_block4a26.PORTAWE
wren_a => ram_block4a27.PORTAWE
wren_a => ram_block4a28.PORTAWE
wren_a => ram_block4a29.PORTAWE
wren_a => ram_block4a30.PORTAWE
wren_a => ram_block4a31.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE
wren_b => ram_block4a16.PORTBRE
wren_b => ram_block4a17.PORTBRE
wren_b => ram_block4a18.PORTBRE
wren_b => ram_block4a19.PORTBRE
wren_b => ram_block4a20.PORTBRE
wren_b => ram_block4a21.PORTBRE
wren_b => ram_block4a22.PORTBRE
wren_b => ram_block4a23.PORTBRE
wren_b => ram_block4a24.PORTBRE
wren_b => ram_block4a25.PORTBRE
wren_b => ram_block4a26.PORTBRE
wren_b => ram_block4a27.PORTBRE
wren_b => ram_block4a28.PORTBRE
wren_b => ram_block4a29.PORTBRE
wren_b => ram_block4a30.PORTBRE
wren_b => ram_block4a31.PORTBRE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe6.clock
clrn => dffpipe_pe9:dffpipe6.clrn
d[0] => dffpipe_pe9:dffpipe6.d[0]
d[1] => dffpipe_pe9:dffpipe6.d[1]
d[2] => dffpipe_pe9:dffpipe6.d[2]
d[3] => dffpipe_pe9:dffpipe6.d[3]
d[4] => dffpipe_pe9:dffpipe6.d[4]
d[5] => dffpipe_pe9:dffpipe6.d[5]
d[6] => dffpipe_pe9:dffpipe6.d[6]
d[7] => dffpipe_pe9:dffpipe6.d[7]
d[8] => dffpipe_pe9:dffpipe6.d[8]
d[9] => dffpipe_pe9:dffpipe6.d[9]
q[0] <= dffpipe_pe9:dffpipe6.q[0]
q[1] <= dffpipe_pe9:dffpipe6.q[1]
q[2] <= dffpipe_pe9:dffpipe6.q[2]
q[3] <= dffpipe_pe9:dffpipe6.q[3]
q[4] <= dffpipe_pe9:dffpipe6.q[4]
q[5] <= dffpipe_pe9:dffpipe6.q[5]
q[6] <= dffpipe_pe9:dffpipe6.q[6]
q[7] <= dffpipe_pe9:dffpipe6.q[7]
q[8] <= dffpipe_pe9:dffpipe6.q[8]
q[9] <= dffpipe_pe9:dffpipe6.q[9]


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


