[{"DBLP title": "CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache.", "DBLP authors": ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2014, "MAG papers": [{"PaperId": 2013626513, "PaperTitle": "cameo a two level memory organization with capacity of main memory and flexibility of hardware managed cache", "Year": 2014, "CitationCount": 106, "EstimatedCitation": 163, "Affiliations": {"georgia institute of technology": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Transparent Hardware Management of Stacked DRAM as Part of Memory.", "DBLP authors": ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "year": 2014, "MAG papers": [{"PaperId": 1975698617, "PaperTitle": "transparent hardware management of stacked dram as part of memory", "Year": 2014, "CitationCount": 80, "EstimatedCitation": 127, "Affiliations": {"georgia institute of technology": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache.", "DBLP authors": ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "year": 2014, "MAG papers": [{"PaperId": 2169865228, "PaperTitle": "unison cache a scalable and effective die stacked dram cache", "Year": 2014, "CitationCount": 118, "EstimatedCitation": 182, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.", "DBLP authors": ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2014, "MAG papers": [{"PaperId": 2133066652, "PaperTitle": "citadel efficiently protecting stacked memory from large granularity failures", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"georgia institute of technology": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Locality-Aware Mapping of Nested Parallel Patterns on GPUs.", "DBLP authors": ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "year": 2014, "MAG papers": [{"PaperId": 2061313045, "PaperTitle": "locality aware mapping of nested parallel patterns on gpus", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"stanford university": 4.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists.", "DBLP authors": ["Ji Yun Kim", "Christopher Batten"], "year": 2014, "MAG papers": [{"PaperId": 1978155891, "PaperTitle": "accelerating irregular algorithms on gpgpus using fine grain hardware worklists", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "PORPLE: An Extensible Optimizer for Portable Data Placement on GPU.", "DBLP authors": ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "year": 2014, "MAG papers": [{"PaperId": 2091553595, "PaperTitle": "porple an extensible optimizer for portable data placement on gpu", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 72, "Affiliations": {"north carolina state university": 2.0, "colorado school of mines": 1.0, "oak ridge national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures.", "DBLP authors": ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "year": 2014, "MAG papers": [{"PaperId": 1972663160, "PaperTitle": "exploring the design space of spmd divergence management on data parallel architectures", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"nvidia": 3.0, "university of california berkeley": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Managing GPU Concurrency in Heterogeneous Architectures.", "DBLP authors": ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "year": 2014, "MAG papers": [{"PaperId": 2079248286, "PaperTitle": "managing gpu concurrency in heterogeneous architectures", "Year": 2014, "CitationCount": 103, "EstimatedCitation": 157, "Affiliations": {"pennsylvania state university": 5.0, "carnegie mellon university": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Load Value Approximation.", "DBLP authors": ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "year": 2014, "MAG papers": [{"PaperId": 2020517863, "PaperTitle": "load value approximation", "Year": 2014, "CitationCount": 114, "EstimatedCitation": 189, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Arbitrary Modulus Indexing.", "DBLP authors": ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "year": 2014, "MAG papers": [{"PaperId": 1988132189, "PaperTitle": "arbitrary modulus indexing", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems.", "DBLP authors": ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2008251984, "PaperTitle": "firm fair and high performance memory control for persistent memory systems", "Year": 2014, "CitationCount": 100, "EstimatedCitation": 127, "Affiliations": {"university of california santa barbara": 1.0, "carnegie mellon university": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Short-Circuiting Memory Traffic in Handheld Platforms.", "DBLP authors": ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2014, "MAG papers": [{"PaperId": 1977149250, "PaperTitle": "short circuiting memory traffic in handheld platforms", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"pennsylvania state university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.", "DBLP authors": ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "year": 2014, "MAG papers": [{"PaperId": 2061812855, "PaperTitle": "efficient memory virtualization reducing dimensionality of nested page walks", "Year": 2014, "CitationCount": 78, "EstimatedCitation": 96, "Affiliations": {"university of wisconsin madison": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution.", "DBLP authors": ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "year": 2014, "MAG papers": [{"PaperId": 2011491452, "PaperTitle": "iso x a flexible architecture for hardware managed isolated execution", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 95, "Affiliations": {"university of california riverside": 1.0, "binghamton university": 4.0, "qatar university": 1.0}}], "source": "ES"}, {"DBLP title": "Random Fill Cache Architecture.", "DBLP authors": ["Fangfei Liu", "Ruby B. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2137453738, "PaperTitle": "random fill cache architecture", "Year": 2014, "CitationCount": 142, "EstimatedCitation": 216, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware.", "DBLP authors": ["Jie Chen", "Guru Venkataramani"], "year": 2014, "MAG papers": [{"PaperId": 2014182302, "PaperTitle": "cc hunter uncovering covert timing channels on shared processor hardware", "Year": 2014, "CitationCount": 74, "EstimatedCitation": 106, "Affiliations": {"george washington university": 2.0}}], "source": "ES"}, {"DBLP title": "Continuous, Low Overhead, Run-Time Validation of Program Executions.", "DBLP authors": ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "year": 2014, "MAG papers": [{"PaperId": 2062102126, "PaperTitle": "continuous low overhead run time validation of program executions", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events.", "DBLP authors": ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2014, "MAG papers": [{"PaperId": 2117552728, "PaperTitle": "a practical methodology for measuring the side channel signal available to the attacker for instruction level events", "Year": 2014, "CitationCount": 94, "EstimatedCitation": 139, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks.", "DBLP authors": ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "year": 2014, "MAG papers": [{"PaperId": 2023716278, "PaperTitle": "rpstacks fast and accurate processor design space exploration using representative stall event stacks", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis.", "DBLP authors": ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2144264070, "PaperTitle": "gpumech gpu performance modeling technique based on interval analysis", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research.", "DBLP authors": ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "year": 2014, "MAG papers": [{"PaperId": 2079751107, "PaperTitle": "pymtl a unified framework for vertically integrated computer architecture research", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 101, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults.", "DBLP authors": ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "year": 2014, "MAG papers": [{"PaperId": 2053608561, "PaperTitle": "calculating architectural vulnerability factors for spatial multi bit transient faults", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"georgia institute of technology": 1.0, "northeastern university": 3.0, "advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors.", "DBLP authors": ["Anys Bacha", "Radu Teodorescu"], "year": 2014, "MAG papers": [{"PaperId": 1985918920, "PaperTitle": "using ecc feedback to guide voltage speculation in low voltage processors", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 64, "Affiliations": {"ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "Harnessing Soft Computations for Low-Budget Fault Tolerance.", "DBLP authors": ["Daya Shanker Khudia", "Scott A. Mahlke"], "year": 2014, "MAG papers": [{"PaperId": 2030260865, "PaperTitle": "harnessing soft computations for low budget fault tolerance", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 63, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Skewed Compressed Caches.", "DBLP authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 1976919080, "PaperTitle": "skewed compressed caches", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 69, "Affiliations": {"french institute for research in computer science and automation": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Cache Management for Energy-Efficient GPU Computing.", "DBLP authors": ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "year": 2014, "MAG papers": [{"PaperId": 2027806965, "PaperTitle": "adaptive cache management for energy efficient gpu computing", "Year": 2014, "CitationCount": 107, "EstimatedCitation": 177, "Affiliations": {"national university of defense technology": 1.0, "university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Futility Scaling: High-Associativity Cache Partitioning.", "DBLP authors": ["Ruisheng Wang", "Lizhong Chen"], "year": 2014, "MAG papers": [{"PaperId": 2091356762, "PaperTitle": "futility scaling high associativity cache partitioning", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 63, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.", "DBLP authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "year": 2014, "MAG papers": [{"PaperId": 1994805710, "PaperTitle": "voltage noise in multi core processors empirical characterization and optimization opportunities", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 90, "Affiliations": {"ibm": 8.0}}], "source": "ES"}, {"DBLP title": "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks.", "DBLP authors": ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "year": 2014, "MAG papers": [{"PaperId": 1982463304, "PaperTitle": "enabling realistic fine grain voltage scaling with reconfigurable power distribution networks", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems.", "DBLP authors": ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "year": 2014, "MAG papers": [{"PaperId": 2001753130, "PaperTitle": "micro sliced virtual processors to hide the effect of discontinuous cpu availability for consolidated systems", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers.", "DBLP authors": ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "year": 2014, "MAG papers": [{"PaperId": 2017004353, "PaperTitle": "smite precise qos prediction on real system smt processors to improve utilization in warehouse scale computers", "Year": 2014, "CitationCount": 104, "EstimatedCitation": 132, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "A Front-End Execution Architecture for High Energy Efficiency.", "DBLP authors": ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "year": 2014, "MAG papers": [{"PaperId": 2157128750, "PaperTitle": "a front end execution architecture for high energy efficiency", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national institute of informatics": 1.0, "nagoya university": 2.0}}], "source": "ES"}, {"DBLP title": "Execution Drafting: Energy Efficiency through Computation Deduplication.", "DBLP authors": ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "year": 2014, "MAG papers": [{"PaperId": 2094710396, "PaperTitle": "execution drafting energy efficiency through computation deduplication", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration.", "DBLP authors": ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "year": 2014, "MAG papers": [{"PaperId": 2028800864, "PaperTitle": "ppep online performance power and energy prediction framework and dvfs space exploration", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 100, "Affiliations": {"national university of defense technology": 3.0, "advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", "DBLP authors": ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "year": 2014, "MAG papers": [{"PaperId": 2034822545, "PaperTitle": "noc architectures for silicon interposer systems why pay for more wires when you can get them from your interposer for free", "Year": 2014, "CitationCount": 50, "EstimatedCitation": 75, "Affiliations": {"university of toronto": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration.", "DBLP authors": ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "year": 2014, "MAG papers": [{"PaperId": 2051069263, "PaperTitle": "hi rise a high radix switch for 3d integration with single cycle arbitration", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "Multi-GPU System Design with Memory Networks.", "DBLP authors": ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "year": 2014, "MAG papers": [{"PaperId": 2007511350, "PaperTitle": "multi gpu system design with memory networks", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 59, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Dodec: Random-Link, Low-Radix On-Chip Networks.", "DBLP authors": ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "year": 2014, "MAG papers": [{"PaperId": 2049343987, "PaperTitle": "dodec random link low radix on chip networks", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of toronto": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Wormhole: Wisely Predicting Multidimensional Branches.", "DBLP authors": ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2014, "MAG papers": [{"PaperId": 2071117912, "PaperTitle": "wormhole wisely predicting multidimensional branches", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "Bias-Free Branch Predictor.", "DBLP authors": ["Dibakar Gope", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 2092864686, "PaperTitle": "bias free branch predictor", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Loop-Aware Memory Prefetching Using Code Block Working Sets.", "DBLP authors": ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "year": 2014, "MAG papers": [{"PaperId": 2053464325, "PaperTitle": "loop aware memory prefetching using code block working sets", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"technion israel institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "BuMP: Bulk Memory Access Prediction and Streaming.", "DBLP authors": ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "year": 2014, "MAG papers": [{"PaperId": 2107277872, "PaperTitle": "bump bulk memory access prediction and streaming", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers.", "DBLP authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "year": 2014, "MAG papers": [{"PaperId": 1994790794, "PaperTitle": "protean code achieving near free online code transformations for warehouse scale computers", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Compiler Support for Optimizing Memory Bank-Level Parallelism.", "DBLP authors": ["Wei Ding", "Diana R. Guttman", "Mahmut T. Kandemir"], "year": 2014, "MAG papers": [{"PaperId": 2019656987, "PaperTitle": "compiler support for optimizing memory bank level parallelism", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Architectural Specialization for Inter-Iteration Loop Dependence Patterns.", "DBLP authors": ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "year": 2014, "MAG papers": [{"PaperId": 1979660638, "PaperTitle": "architectural specialization for inter iteration loop dependence patterns", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"cornell university": 6.0}}], "source": "ES"}, {"DBLP title": "Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations.", "DBLP authors": ["Qing Yi", "Qian Wang", "Huimin Cui"], "year": 2014, "MAG papers": [{"PaperId": 2067575922, "PaperTitle": "specializing compiler optimizations through programmable composition for dense matrix computations", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chinese academy of sciences": 2.0, "university of colorado colorado springs": 1.0}}], "source": "ES"}, {"DBLP title": "DaDianNao: A Machine-Learning Supercomputer.", "DBLP authors": ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "year": 2014, "MAG papers": [{"PaperId": 2048266589, "PaperTitle": "dadiannao a machine learning supercomputer", "Year": 2014, "CitationCount": 1096, "EstimatedCitation": 1379, "Affiliations": {"chinese academy of sciences": 9.0, "french institute for research in computer science and automation": 1.0, "inner mongolia university": 1.0}}], "source": "ES"}, {"DBLP title": "B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors.", "DBLP authors": ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jim\u00e9nez"], "year": 2014, "MAG papers": [{"PaperId": 2013395246, "PaperTitle": "b fetch branch prediction directed prefetching for chip multiprocessors", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of texas at austin": 2.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models.", "DBLP authors": ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "year": 2014, "MAG papers": [{"PaperId": 1968283843, "PaperTitle": "pipe check specifying and verifying microarchitectural enforcement of memory consistency models", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 65, "Affiliations": {"princeton university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution.", "DBLP authors": ["Ankit Sethia", "Scott A. Mahlke"], "year": 2014, "MAG papers": [{"PaperId": 1984993578, "PaperTitle": "equalizer dynamic tuning of gpu resources for efficient execution", "Year": 2014, "CitationCount": 58, "EstimatedCitation": 86, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "COMP: Compiler Optimizations for Manycore Processors.", "DBLP authors": ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "year": 2014, "MAG papers": [{"PaperId": 2042681472, "PaperTitle": "comp compiler optimizations for manycore processors", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 1.0, "cloudera": 1.0, "princeton university": 3.0}}], "source": "ES"}]