<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum" title="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2004\DATE-DF-2004.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum</em><br/>DATE DF, 2004.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2004">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Eighth+Conference+on+Design,+Automation+and+Test+in+Europe,+Designers’+Forum%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum':'DATE DF');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-DF-2004,
	address       = "Paris, France",
<span id="isbn">	isbn          = "0-7695-2085-5",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum</span>}",
	year          = 2004,
}</pre>
</div>
<hr/>
<h3>Contents (61 items)</h3><dl class="toc"><div class="rbox"><span class="tag">23 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">11 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">7 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">6 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">5 ×<a href="tag/implementation.html">#implementation</a></span><br/><span class="tag">5 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">5 ×<a href="tag/network.html">#network</a></span><br/><span class="tag">4 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">4 ×<a href="tag/framework.html">#framework</a></span><br/><span class="tag">4 ×<a href="tag/multi.html">#multi</a></span><br/></div><dt><a href="DATE-DF-2004-AitkenM.html">DATE-DF-2004-AitkenM</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>From Working Design Flow to Working Chips: Dependencies and Impacts of Methodology Decisions (<abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Fidel Muradali">FM</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-DF-2004-LoukusaPRRV.html">DATE-DF-2004-LoukusaPRRV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Systems on Chips Design: System Manufacturer Point of View (<abbr title="Veikko Loukusa">VL</abbr>, <abbr title="Helena Pohjonen">HP</abbr>, <abbr title="Antti Ruha">AR</abbr>, <abbr title="Tarmo Ruotsalainen">TR</abbr>, <abbr title="Olli Varkki">OV</abbr>), pp. 3–4.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-DF-2004-Dandia.html">DATE-DF-2004-Dandia</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Package Design for High Performance ICs (<abbr title="Sanjay Dandia">SD</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-DF-2004-Eklow.html">DATE-DF-2004-Eklow</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>IP Testing — The Future Differentiator? (<abbr title="Bill Eklow">BE</abbr>), pp. 6–9.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-DF-2004-JuniorC.html">DATE-DF-2004-JuniorC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Highly Digital, Low-Cost Design of Statistic Signal Acquisition in SoCs (<abbr title="Adão Antônio de Souza Jr.">AAdSJ</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 10–15.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Tissafi-DrissiOG.html">DATE-DF-2004-Tissafi-DrissiOG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>RUNE: Platform for Automated Design of Integrated Multi-Domain Systems. Application to High-Speed CMOS Photoreceiver Front-Ends (<abbr title="Faress Tissafi-Drissi">FTD</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Frédéric Gaffiot">FG</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-ChenYSMGH.html">DATE-DF-2004-ChenYSMGH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Demonstration of a SiGe RF LNA Design Using IBM Design Kits in 0.18um SiGe BiCMOS Technology (<abbr title="Yiming Chen">YC</abbr>, <abbr title="Xiaojuen Yuan">XY</abbr>, <abbr title="David Scagnelli">DS</abbr>, <abbr title="James Mecke">JM</abbr>, <abbr title="Jeff Gross">JG</abbr>, <abbr title="David L. Harame">DLH</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Saul.html">DATE-DF-2004-Saul</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low Power Analogue 90 Degree Phase Shifter (<abbr title="Peter H. Saul">PHS</abbr>), pp. 28–33.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Horsky.html">DATE-DF-2004-Horsky</a> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span></dt><dd>A 16 Bit + Sign Monotonic Precise Current DAC for Sensor Applications (<abbr title="Pavel Horsky">PH</abbr>), pp. 34–38.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2004-BantasKL.html">DATE-DF-2004-BantasKL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An Inductance Modeling Flow Seamlessly Integrated in the RF IC Design Chain (<abbr title="Sotiris Bantas">SB</abbr>, <abbr title="Yorgos Koutsoyannopoulos">YK</abbr>, <abbr title="Apostolos Liapis">AL</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-DF-2004-WortmannSM.html">DATE-DF-2004-WortmannSM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A High-Speed Transceiver Architecture Implementable as Synthesizable IP Core (<abbr title="Andreas Wortmann">AW</abbr>, <abbr title="Sven Simon">SS</abbr>, <abbr title="Matthias Müller">MM</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-PanatoSWJRB.html">DATE-DF-2004-PanatoSWJRB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Design of Very Deep Pipelined Multipliers for FPGAs (<abbr title="Alex Panato">AP</abbr>, <abbr title="Sandro V. Silva">SVS</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Marcelo O. Johann">MOJ</abbr>, <abbr title="Ricardo Reis">RR</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-PaulinPBLL.html">DATE-DF-2004-PaulinPBLL</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Chuck Pilkington">CP</abbr>, <abbr title="Essaid Bensoudane">EB</abbr>, <abbr title="Michel Langevin">ML</abbr>, <abbr title="Damien Lyonnard">DL</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-NiranjanW.html">DATE-DF-2004-NiranjanW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Islands of Synchronicity, a Design Methodology for SoC Design (<abbr title="A. P. Niranjan">APN</abbr>, <abbr title="Paul C. Wiscombe">PCW</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-DaddaMO.html">DATE-DF-2004-DaddaMO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Design of a High Speed ASIC Unit for the Hash Function SHA-256 (384, 512) (<abbr title="Luigi Dadda">LD</abbr>, <abbr title="Marco Macchetti">MM</abbr>, <abbr title="Jeff Owen">JO</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-LinXW.html">DATE-DF-2004-LinXW</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>LZW-Based Code Compression for VLIW Embedded Systems (<abbr title="Chang Hong Lin">CHL</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-MoignePC.html">DATE-DF-2004-MoignePC</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Generic RTOS Model for Real-time Systems Simulation with SystemC (<abbr title="Rocco Le Moigne">RLM</abbr>, <abbr title="Olivier Pasquier">OP</abbr>, <abbr title="Jean Paul Calvez">JPC</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-CoccoDHHH.html">DATE-DF-2004-CoccoDHHH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Architecture for LDPC Decodin (<abbr title="Mauro Cocco">MC</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Andries Hekstra">AH</abbr>, <abbr title="Jos Huisken">JH</abbr>), pp. 88–95.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-DF-2004-SchmittR.html">DATE-DF-2004-SchmittR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Microcontroller IP Core for System-on-a-Chip Designs Using Low-Cost Prototyping Environments (<abbr title="Stephen Schmitt">SS</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-KruppMO.html">DATE-DF-2004-KruppMO</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Formal Refinement and Model Checking of an Echo Cancellation Unit (<abbr title="Alexander Krupp">AK</abbr>, <abbr title="Wolfgang Müller">WM</abbr>, <abbr title="Ian Oliver">IO</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-GoelCMNO.html">DATE-DF-2004-GoelCMNO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>Test Infrastructure Design for the Nexperia? Home Platform PNX8550 System Chip (<abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Kuoshu Chiu">KC</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Toan Nguyen">TN</abbr>, <abbr title="Steven Oostdijk">SO</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Thiel.html">DATE-DF-2004-Thiel</a> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Have I Really Met Timing? — Validating PrimeTime Timing Reports with Spice (<abbr title="Tobias Thiel">TT</abbr>), pp. 114–119.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-VorisekKF.html">DATE-DF-2004-VorisekKF</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Testing of SOC ICs (<abbr title="Vlado Vorisek">VV</abbr>, <abbr title="Thomas Koch">TK</abbr>, <abbr title="Hermann Fischer">HF</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-ChenLHBB.html">DATE-DF-2004-ChenLHBB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Utilizing Formal Assertions for System Design of Network Processors (<abbr title="Xi Chen">XC</abbr>, <abbr title="Yan Luo">YL</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>, <abbr title="Felice Balarin">FB</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-DF-2004-DiazS.html">DATE-DF-2004-DiazS</a> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Clock Management in a Gigabit Ethernet Physical Layer Transceiver Circuit (<abbr title="Juan C. Diaz">JCD</abbr>, <abbr title="Marta Saburit">MS</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Auletta.html">DATE-DF-2004-Auletta</a></dt><dd>Expert System Perimeter Block Placement Floorplanning (<abbr title="Richard Auletta">RA</abbr>), pp. 140–143.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-DF-2004-ElfadelDKRS.html">DATE-DF-2004-ElfadelDKRS</a></dt><dd>A CAD Methodology and Tool for the Characterization of Wide On-Chip Buses (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Alina Deutsch">AD</abbr>, <abbr title="Gerard V. Kopcsay">GVK</abbr>, <abbr title="Bradley Rubin">BR</abbr>, <abbr title="Howard Smith">HS</abbr>), pp. 144–149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Ruiz-AmayaRMFRPR.html">DATE-DF-2004-Ruiz-AmayaRMFRPR</a> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MATLAB/SIMULINK-Based High-Level Synthesis of Discrete-Time and Continuous-Time [Sigma, Delta] Modulators (<abbr title="Jesús Ruiz-Amaya">JRA</abbr>, <abbr title="Josep Lluís de la Rosa">JLdlR</abbr>, <abbr title="F. Medeiro">FM</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Rocio del Río">RdR</abbr>, <abbr title="Maria Belen Pérez-Verdú">MBPV</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-SchliebuschCLAMSBN.html">DATE-DF-2004-SchliebuschCLAMSBN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RTL Processor Synthesis for Architecture Exploration and Implementation (<abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Mario Steinert">MS</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 156–160.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-DF-2004-VarmaB.html">DATE-DF-2004-VarmaB</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span></dt><dd>Java-through-C Compilation: An Enabling Technology for Java in Embedded Systems (<abbr title="Ankush Varma">AV</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 161–167.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-DF-2004-FummiMPPRT.html">DATE-DF-2004-FummiMPPRT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Heterogeneous Co-Simulation of Networked Embedded Systems (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Fabio Ricciato">FR</abbr>, <abbr title="Maura Turolla">MT</abbr>), pp. 168–173.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-CoppolaCGMP.html">DATE-DF-2004-CoppolaCGMP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>OCCN: A Network-On-Chip Modeling and Simulation Framework (<abbr title="Marcello Coppola">MC</abbr>, <abbr title="Stephane Curaba">SC</abbr>, <abbr title="Miltos D. Grammatikakis">MDG</abbr>, <abbr title="Giuseppe Maruccia">GM</abbr>, <abbr title="Francesco Papariello">FP</abbr>), pp. 174–179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BruschiB.html">DATE-DF-2004-BruschiB</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Design Methodology for the Exploitation of High Level Communication Synthesis (<abbr title="Francesco Bruschi">FB</abbr>, <abbr title="Massimo Bombana">MB</abbr>), pp. 180–185.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-PapaefstathiouKZ.html">DATE-DF-2004-PapaefstathiouKZ</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Software Processing Performance in Network Processors (<abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="George Kornaros">GK</abbr>, <abbr title="Nicholaos Zervos">NZ</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BerensKW.html">DATE-DF-2004-BerensKW</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Channel Decoder Architecture for 3G Mobile Wireless Terminals (<abbr title="Friedbert Berens">FB</abbr>, <abbr title="Gerd Kreiselmaier">GK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 192–197.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-ZeferinoKS.html">DATE-DF-2004-ZeferinoKS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>RASoC: A Router Soft-Core for Networks-on-Chip (<abbr title="Cesar Albenes Zeferino">CAZ</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 198–205.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-DF-2004-CilardoMRS.html">DATE-DF-2004-CilardoMRS</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Carry-Save Montgomery Modular Exponentiation on Reconfigurable Hardware (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>, <abbr title="Luigi Romano">LR</abbr>, <abbr title="Giacinto Paolo Saggese">GPS</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-FaroukS.html">DATE-DF-2004-FaroukS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and Implementation of a Secret Key Steganographic Micro-Architecture Employing FPGA (<abbr title="Hala A. Farouk">HAF</abbr>, <abbr title="Magdy Saeb">MS</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-FerrerGFAC.html">DATE-DF-2004-FerrerGFAC</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>NeuroFPGA — Implementing Artificial Neural Networks on Programmable Logic Devices (<abbr title="Daniel Ferrer">DF</abbr>, <abbr title="Ramiro González">RG</abbr>, <abbr title="Roberto Fleitas">RF</abbr>, <abbr title="Julio Pérez Acle">JPA</abbr>, <abbr title="Rafael Canetti">RC</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-PortoA.html">DATE-DF-2004-PortoA</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation (<abbr title="Roger Endrigo Carvalho Porto">RECP</abbr>, <abbr title="Luciano Volcan Agostini">LVA</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-QuaxHM.html">DATE-DF-2004-QuaxHM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Implementation of a Reconfigurable WCDMA Rake Receiver (<abbr title="Marc Quax">MQ</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-ChuDPSL.html">DATE-DF-2004-ChuDPSL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Customisable EPIC Processor: Architecture and Tools (<abbr title="W. W. S. Chu">WWSC</abbr>, <abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="S. Perrott">SP</abbr>, <abbr title="S. P. Seng">SPS</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BoschettiSB.html">DATE-DF-2004-BoschettiSB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A Run-Time Reconfigurable Datapath Architecture for Image Processing Applications (<abbr title="Marcos R. Boschetti">MRB</abbr>, <abbr title="Ivan Saraiva Silva">ISS</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-LettninBBGR.html">DATE-DF-2004-LettninBBGR</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Embedded SystemC Design: A Case Study of Digital Neural Networks (<abbr title="Djones Lettnin">DL</abbr>, <abbr title="Axel G. Braun">AGB</abbr>, <abbr title="Martin Bogdan">MB</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 248–255.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-DF-2004-BlancGG.html">DATE-DF-2004-BlancGG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Experiences during the Experimental Validation of the Time-Triggered Architecture (<abbr title="Sara Blanc">SB</abbr>, <abbr title="Joaquin Gracia">JG</abbr>, <abbr title="Pedro J. Gil">PJG</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-SchubertHGAN.html">DATE-DF-2004-SchubertHGAN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of a Refinement-Driven SystemC™-Based Design Flow (<abbr title="Thorsten Schubert">TS</abbr>, <abbr title="Jürgen Hanisch">JH</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Jens-E. Appell">JEA</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BannowH.html">DATE-DF-2004-BannowH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Evaluation of an Object-Oriented Hardware Design Methodology for Automotive Applications (<abbr title="Nico Bannow">NB</abbr>, <abbr title="Karsten Haug">KH</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BainbridgePF.html">DATE-DF-2004-BainbridgePF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip (<abbr title="W. J. Bainbridge">WJB</abbr>, <abbr title="Luis A. Plana">LAP</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-RenWBLLD.html">DATE-DF-2004-RenWBLLD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Domain-Specific Cell Based ASIC Design Methodology for Digital Signal Processing Applications (<abbr title="Beibei Ren">BR</abbr>, <abbr title="Anru Wang">AW</abbr>, <abbr title="Joyopriya Bakshi">JB</abbr>, <abbr title="Kai Liu">KL</abbr>, <abbr title="Wei Li">WL</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-AbrahamR.html">DATE-DF-2004-AbrahamR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Qualification and Integration of Complex I/O in SoC Design Flows (<abbr title="Jay Abraham">JA</abbr>, <abbr title="Guruprasad Rao">GR</abbr>), pp. 286–293.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-DF-2004-HollevoetDDCL.html">DATE-DF-2004-HollevoetDDCL</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Power Optimized Display Memory Organization for Handheld User Terminal (<abbr title="Lieven Hollevoet">LH</abbr>, <abbr title="Andy Dewilde">AD</abbr>, <abbr title="Kristof Denolf">KD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Filip Louagie">FL</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-NeffeRSWRM.html">DATE-DF-2004-NeffeRSWRM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Energy Estimation Based on Hierarchical Bus Models for Power-Aware Smart Cards (<abbr title="Ulrich Neffe">UN</abbr>, <abbr title="Klaus Rothbart">KR</abbr>, <abbr title="Christian Steger">CS</abbr>, <abbr title="Reinhold Weiß">RW</abbr>, <abbr title="Edgar Rieger">ER</abbr>, <abbr title="Andreas Mühlberger">AM</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BrandoleseFSS.html">DATE-DF-2004-BrandoleseFSS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/program%20transformation.html" title="program transformation">#program transformation</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Analysis and Modeling of Energy Reducing Source Code Transformations (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-MenichelliOBDB.html">DATE-DF-2004-MenichelliOBDB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Simulation-Based Power-Aware Architecture Exploration of a Multiprocessor System-on-Chip Design (<abbr title="Francesco Menichelli">FM</abbr>, <abbr title="Mauro Olivieri">MO</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Monica Donno">MD</abbr>, <abbr title="Labros Bisdounis">LB</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-BonaZZ.html">DATE-DF-2004-BonaZZ</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-FlautnerFRP.html">DATE-DF-2004-FlautnerFRP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>IEM926: An Energy Efficient SoC with Dynamic Voltage Scaling (<abbr title="Krisztián Flautner">KF</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="David Roberts">DR</abbr>, <abbr title="Dipesh I. Patel">DIP</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-DF-2004-Werner.html">DATE-DF-2004-Werner</a> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Can IP Quality be Objectively Measured? (<abbr title="Kathy Werner">KW</abbr>), pp. 330–331.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-DF-2004-BaileyMBLA.html">DATE-DF-2004-BaileyMBLA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Improving Design and Verification Productivity with VHDL-200x (<abbr title="Stephen Bailey">SB</abbr>, <abbr title="Erich Marschner">EM</abbr>, <abbr title="Jayaram Bhasker">JB</abbr>, <abbr title="Jim Lewis">JL</abbr>, <abbr title="Peter J. Ashenden">PJA</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-DF-2004-DaglioIRRS.html">DATE-DF-2004-DaglioIRRS</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Building the Hierarchy from a Flat Netlist for a Fast and Accurate Post-Layout Simulation with Parasitic Components (<abbr title="Pierluigi Daglio">PD</abbr>, <abbr title="David Iezzi">DI</abbr>, <abbr title="Danilo Rimondi">DR</abbr>, <abbr title="Carlo Roma">CR</abbr>, <abbr title="Salvatore Santapa">SS</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-DF-2004-HeckerCLBLO.html">DATE-DF-2004-HeckerCLBLO</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>VHDL-AMS Library Development for Pacemaker Applications (<abbr title="B. Hecker">BH</abbr>, <abbr title="M. Chavassieux">MC</abbr>, <abbr title="M. Laflutte">ML</abbr>, <abbr title="E. Beguin">EB</abbr>, <abbr title="L. Lagasse">LL</abbr>, <abbr title="Jean Oudinot">JO</abbr>), pp. 338–341.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-DF-2004-FummiMMPP.html">DATE-DF-2004-FummiMMPP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Modeling and Analysis of Heterogeneous Industrial Networks Architectures (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Marco Monguzzi">MM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 342–344.</dd> <div class="pagevis" style="width:2px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>