// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "max_pool2x2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic max_pool2x2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic max_pool2x2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> max_pool2x2::ap_ST_fsm_state1 = "1";
const sc_lv<4> max_pool2x2::ap_ST_fsm_state2 = "10";
const sc_lv<4> max_pool2x2::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<4> max_pool2x2::ap_ST_fsm_state7 = "1000";
const bool max_pool2x2::ap_const_boolean_1 = true;
const sc_lv<32> max_pool2x2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> max_pool2x2::ap_const_lv32_2 = "10";
const bool max_pool2x2::ap_const_boolean_0 = false;
const sc_lv<1> max_pool2x2::ap_const_lv1_0 = "0";
const sc_lv<1> max_pool2x2::ap_const_lv1_1 = "1";
const sc_lv<32> max_pool2x2::ap_const_lv32_1 = "1";
const sc_lv<42> max_pool2x2::ap_const_lv42_0 = "000000000000000000000000000000000000000000";
const sc_lv<11> max_pool2x2::ap_const_lv11_0 = "00000000000";
const sc_lv<4> max_pool2x2::ap_const_lv4_0 = "0000";
const sc_lv<7> max_pool2x2::ap_const_lv7_0 = "0000000";
const sc_lv<32> max_pool2x2::ap_const_lv32_6 = "110";
const sc_lv<32> max_pool2x2::ap_const_lv32_4 = "100";
const sc_lv<9> max_pool2x2::ap_const_lv9_0 = "000000000";
const sc_lv<42> max_pool2x2::ap_const_lv42_1 = "1";
const sc_lv<11> max_pool2x2::ap_const_lv11_280 = "1010000000";
const sc_lv<7> max_pool2x2::ap_const_lv7_50 = "1010000";
const sc_lv<4> max_pool2x2::ap_const_lv4_1 = "1";
const sc_lv<7> max_pool2x2::ap_const_lv7_1 = "1";
const sc_lv<11> max_pool2x2::ap_const_lv11_1 = "1";
const sc_lv<32> max_pool2x2::ap_const_lv32_10 = "10000";
const sc_lv<32> max_pool2x2::ap_const_lv32_13 = "10011";
const sc_lv<32> max_pool2x2::ap_const_lv32_7 = "111";
const sc_lv<32> max_pool2x2::ap_const_lv32_14 = "10100";
const sc_lv<32> max_pool2x2::ap_const_lv32_17 = "10111";
const sc_lv<32> max_pool2x2::ap_const_lv32_8 = "1000";
const sc_lv<32> max_pool2x2::ap_const_lv32_B = "1011";
const sc_lv<32> max_pool2x2::ap_const_lv32_18 = "11000";
const sc_lv<32> max_pool2x2::ap_const_lv32_1B = "11011";
const sc_lv<32> max_pool2x2::ap_const_lv32_C = "1100";
const sc_lv<32> max_pool2x2::ap_const_lv32_F = "1111";
const sc_lv<32> max_pool2x2::ap_const_lv32_1C = "11100";
const sc_lv<32> max_pool2x2::ap_const_lv32_1F = "11111";
const sc_lv<3> max_pool2x2::ap_const_lv3_0 = "000";
const sc_lv<32> max_pool2x2::ap_const_lv32_3 = "11";

max_pool2x2::max_pool2x2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    row_store_V_U = new max_pool2x2_row_sbMq("row_store_V_U");
    row_store_V_U->clk(ap_clk);
    row_store_V_U->reset(ap_rst);
    row_store_V_U->address0(row_store_V_address0);
    row_store_V_U->ce0(row_store_V_ce0);
    row_store_V_U->q0(row_store_V_q0);
    row_store_V_U->address1(row_store_V_addr_reg_762);
    row_store_V_U->ce1(row_store_V_ce1);
    row_store_V_U->we1(row_store_V_we1);
    row_store_V_U->d1(row_store_V_d1);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln35_7_fu_275_p2);
    sensitive << ( indvar_flatten17_reg_169 );

    SC_METHOD(thread_add_ln35_fu_234_p2);
    sensitive << ( shl_ln35_4_fu_229_p2 );
    sensitive << ( shl_ln35_fu_224_p2 );

    SC_METHOD(thread_add_ln36_3_fu_375_p2);
    sensitive << ( indvar_flatten_reg_191 );

    SC_METHOD(thread_addr_fu_529_p2);
    sensitive << ( zext_ln36_fu_389_p1 );
    sensitive << ( shl_ln3_fu_522_p3 );

    SC_METHOD(thread_and_ln35_fu_325_p2);
    sensitive << ( icmp_ln37_fu_319_p2 );
    sensitive << ( xor_ln35_fu_313_p2 );

    SC_METHOD(thread_and_ln51_fu_363_p2);
    sensitive << ( trunc_ln35_fu_309_p1 );
    sensitive << ( trunc_ln37_fu_359_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( vec_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( vec_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( vec_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( reps_empty_n );
    sensitive << ( reps_out_full_n );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);
    sensitive << ( vec_V_V_empty_n );
    sensitive << ( icmp_ln35_reg_691 );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln35_fu_270_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_h_0_i_phi_fu_184_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( h_0_i_reg_180 );
    sensitive << ( select_ln35_4_reg_700 );

    SC_METHOD(thread_ap_phi_mux_peIdx_0_i_phi_fu_206_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( peIdx_0_i_reg_202 );
    sensitive << ( select_ln36_5_reg_714 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_bound4_fu_264_p2);
    sensitive << ( p_shl22_fu_260_p1 );
    sensitive << ( p_shl_fu_248_p1 );

    SC_METHOD(thread_dataOut0_V_fu_631_p5);
    sensitive << ( select_ln18_7_fu_624_p3 );
    sensitive << ( select_ln18_6_fu_602_p3 );
    sensitive << ( select_ln18_5_fu_580_p3 );
    sensitive << ( select_ln18_4_fu_558_p3 );

    SC_METHOD(thread_h_fu_281_p2);
    sensitive << ( ap_phi_mux_h_0_i_phi_fu_184_p4 );

    SC_METHOD(thread_icmp_ln35_fu_270_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten17_reg_169 );
    sensitive << ( bound4_reg_686 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln36_fu_287_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_191 );
    sensitive << ( icmp_ln35_fu_270_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln37_fu_319_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( w_0_i_reg_213 );
    sensitive << ( icmp_ln35_fu_270_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln895_1_fu_440_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_113_1_i_i_fu_430_p4 );
    sensitive << ( p_Result_112_1_i_i_fu_420_p4 );

    SC_METHOD(thread_icmp_ln895_2_fu_474_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_113_2_i_i_fu_464_p4 );
    sensitive << ( p_Result_112_2_i_i_fu_454_p4 );

    SC_METHOD(thread_icmp_ln895_3_fu_508_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_113_3_i_i_fu_498_p4 );
    sensitive << ( p_Result_112_3_i_i_fu_488_p4 );

    SC_METHOD(thread_icmp_ln895_4_fu_553_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln35_reg_705_pp0_iter1_reg );
    sensitive << ( select_ln18_reg_734 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( trunc_ln647_11_fu_549_p1 );

    SC_METHOD(thread_icmp_ln895_5_fu_575_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln35_reg_705_pp0_iter1_reg );
    sensitive << ( select_ln18_1_reg_741 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_Result_113_1_i_fu_565_p4 );

    SC_METHOD(thread_icmp_ln895_6_fu_597_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln35_reg_705_pp0_iter1_reg );
    sensitive << ( select_ln18_2_reg_748 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_Result_113_2_i_fu_587_p4 );

    SC_METHOD(thread_icmp_ln895_7_fu_619_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln35_reg_705_pp0_iter1_reg );
    sensitive << ( select_ln18_3_reg_755 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_Result_113_3_i_fu_609_p4 );

    SC_METHOD(thread_icmp_ln895_fu_406_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_113_i_i_fu_396_p4 );
    sensitive << ( trunc_ln647_fu_392_p1 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_or_ln36_fu_337_p2);
    sensitive << ( icmp_ln36_fu_287_p2 );
    sensitive << ( and_ln35_fu_325_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );
    sensitive << ( p_Repl2_s_fu_114 );
    sensitive << ( p_Repl2_14_fu_118 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln51_reg_720_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_Result_112_1_i_i_fu_420_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_112_2_i_i_fu_454_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_112_3_i_i_fu_488_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_113_1_i_fu_565_p4);
    sensitive << ( row_store_V_q0 );

    SC_METHOD(thread_p_Result_113_1_i_i_fu_430_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_113_2_i_fu_587_p4);
    sensitive << ( row_store_V_q0 );

    SC_METHOD(thread_p_Result_113_2_i_i_fu_464_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_113_3_i_fu_609_p4);
    sensitive << ( row_store_V_q0 );

    SC_METHOD(thread_p_Result_113_3_i_i_fu_498_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_Result_113_i_i_fu_396_p4);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_p_shl22_fu_260_p1);
    sensitive << ( tmp_60_fu_252_p3 );

    SC_METHOD(thread_p_shl_fu_248_p1);
    sensitive << ( tmp_s_fu_240_p3 );

    SC_METHOD(thread_peIdx_fu_331_p2);
    sensitive << ( select_ln35_fu_293_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_reps_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );

    SC_METHOD(thread_reps_out_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_out_full_n );

    SC_METHOD(thread_reps_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_dout );
    sensitive << ( reps_empty_n );
    sensitive << ( reps_out_full_n );

    SC_METHOD(thread_reps_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );
    sensitive << ( reps_out_full_n );

    SC_METHOD(thread_reps_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );
    sensitive << ( reps_out_full_n );

    SC_METHOD(thread_row_store_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln49_fu_535_p1 );

    SC_METHOD(thread_row_store_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_row_store_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_row_store_V_d1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( select_ln18_reg_734 );
    sensitive << ( select_ln18_1_reg_741 );
    sensitive << ( select_ln18_2_reg_748 );
    sensitive << ( select_ln18_3_reg_755 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_row_store_V_we1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln35_reg_705_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln18_1_fu_446_p3);
    sensitive << ( p_Result_113_1_i_i_fu_430_p4 );
    sensitive << ( p_Result_112_1_i_i_fu_420_p4 );
    sensitive << ( icmp_ln895_1_fu_440_p2 );

    SC_METHOD(thread_select_ln18_2_fu_480_p3);
    sensitive << ( p_Result_113_2_i_i_fu_464_p4 );
    sensitive << ( p_Result_112_2_i_i_fu_454_p4 );
    sensitive << ( icmp_ln895_2_fu_474_p2 );

    SC_METHOD(thread_select_ln18_3_fu_514_p3);
    sensitive << ( p_Result_113_3_i_i_fu_498_p4 );
    sensitive << ( p_Result_112_3_i_i_fu_488_p4 );
    sensitive << ( icmp_ln895_3_fu_508_p2 );

    SC_METHOD(thread_select_ln18_4_fu_558_p3);
    sensitive << ( select_ln18_reg_734 );
    sensitive << ( trunc_ln647_11_fu_549_p1 );
    sensitive << ( icmp_ln895_4_fu_553_p2 );

    SC_METHOD(thread_select_ln18_5_fu_580_p3);
    sensitive << ( select_ln18_1_reg_741 );
    sensitive << ( p_Result_113_1_i_fu_565_p4 );
    sensitive << ( icmp_ln895_5_fu_575_p2 );

    SC_METHOD(thread_select_ln18_6_fu_602_p3);
    sensitive << ( select_ln18_2_reg_748 );
    sensitive << ( p_Result_113_2_i_fu_587_p4 );
    sensitive << ( icmp_ln895_6_fu_597_p2 );

    SC_METHOD(thread_select_ln18_7_fu_624_p3);
    sensitive << ( select_ln18_3_reg_755 );
    sensitive << ( p_Result_113_3_i_fu_609_p4 );
    sensitive << ( icmp_ln895_7_fu_619_p2 );

    SC_METHOD(thread_select_ln18_fu_412_p3);
    sensitive << ( p_Result_113_i_i_fu_396_p4 );
    sensitive << ( trunc_ln647_fu_392_p1 );
    sensitive << ( icmp_ln895_fu_406_p2 );

    SC_METHOD(thread_select_ln35_4_fu_301_p3);
    sensitive << ( ap_phi_mux_h_0_i_phi_fu_184_p4 );
    sensitive << ( icmp_ln36_fu_287_p2 );
    sensitive << ( h_fu_281_p2 );

    SC_METHOD(thread_select_ln35_fu_293_p3);
    sensitive << ( ap_phi_mux_peIdx_0_i_phi_fu_206_p4 );
    sensitive << ( icmp_ln36_fu_287_p2 );

    SC_METHOD(thread_select_ln36_5_fu_351_p3);
    sensitive << ( select_ln35_fu_293_p3 );
    sensitive << ( and_ln35_fu_325_p2 );
    sensitive << ( peIdx_fu_331_p2 );

    SC_METHOD(thread_select_ln36_6_fu_381_p3);
    sensitive << ( icmp_ln36_fu_287_p2 );
    sensitive << ( add_ln36_3_fu_375_p2 );

    SC_METHOD(thread_select_ln36_fu_343_p3);
    sensitive << ( w_0_i_reg_213 );
    sensitive << ( or_ln36_fu_337_p2 );

    SC_METHOD(thread_shl_ln35_4_fu_229_p2);
    sensitive << ( reps_read_reg_680 );

    SC_METHOD(thread_shl_ln35_fu_224_p2);
    sensitive << ( reps_read_reg_680 );

    SC_METHOD(thread_shl_ln3_fu_522_p3);
    sensitive << ( select_ln36_reg_709 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_60_fu_252_p3);
    sensitive << ( add_ln35_fu_234_p2 );

    SC_METHOD(thread_tmp_s_fu_240_p3);
    sensitive << ( add_ln35_fu_234_p2 );

    SC_METHOD(thread_trunc_ln35_fu_309_p1);
    sensitive << ( select_ln35_4_fu_301_p3 );

    SC_METHOD(thread_trunc_ln37_fu_359_p1);
    sensitive << ( select_ln36_fu_343_p3 );

    SC_METHOD(thread_trunc_ln647_11_fu_549_p1);
    sensitive << ( row_store_V_q0 );

    SC_METHOD(thread_trunc_ln647_fu_392_p1);
    sensitive << ( vec_V_V_dout );

    SC_METHOD(thread_vec_V_V_blk_n);
    sensitive << ( vec_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln35_reg_691 );

    SC_METHOD(thread_vec_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln35_reg_691 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_w_fu_369_p2);
    sensitive << ( select_ln36_fu_343_p3 );

    SC_METHOD(thread_xor_ln35_fu_313_p2);
    sensitive << ( icmp_ln36_fu_287_p2 );

    SC_METHOD(thread_zext_ln36_fu_389_p1);
    sensitive << ( select_ln36_5_reg_714 );

    SC_METHOD(thread_zext_ln49_fu_535_p1);
    sensitive << ( addr_fu_529_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );
    sensitive << ( reps_out_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln35_fu_270_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "max_pool2x2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, vec_V_V_dout, "(port)vec_V_V_dout");
    sc_trace(mVcdFile, vec_V_V_empty_n, "(port)vec_V_V_empty_n");
    sc_trace(mVcdFile, vec_V_V_read, "(port)vec_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
    sc_trace(mVcdFile, reps_dout, "(port)reps_dout");
    sc_trace(mVcdFile, reps_empty_n, "(port)reps_empty_n");
    sc_trace(mVcdFile, reps_read, "(port)reps_read");
    sc_trace(mVcdFile, reps_out_din, "(port)reps_out_din");
    sc_trace(mVcdFile, reps_out_full_n, "(port)reps_out_full_n");
    sc_trace(mVcdFile, reps_out_write, "(port)reps_out_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, vec_V_V_blk_n, "vec_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln35_reg_691, "icmp_ln35_reg_691");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, and_ln51_reg_720, "and_ln51_reg_720");
    sc_trace(mVcdFile, and_ln51_reg_720_pp0_iter2_reg, "and_ln51_reg_720_pp0_iter2_reg");
    sc_trace(mVcdFile, reps_blk_n, "reps_blk_n");
    sc_trace(mVcdFile, reps_out_blk_n, "reps_out_blk_n");
    sc_trace(mVcdFile, indvar_flatten17_reg_169, "indvar_flatten17_reg_169");
    sc_trace(mVcdFile, h_0_i_reg_180, "h_0_i_reg_180");
    sc_trace(mVcdFile, indvar_flatten_reg_191, "indvar_flatten_reg_191");
    sc_trace(mVcdFile, peIdx_0_i_reg_202, "peIdx_0_i_reg_202");
    sc_trace(mVcdFile, w_0_i_reg_213, "w_0_i_reg_213");
    sc_trace(mVcdFile, reps_read_reg_680, "reps_read_reg_680");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, bound4_fu_264_p2, "bound4_fu_264_p2");
    sc_trace(mVcdFile, bound4_reg_686, "bound4_reg_686");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln35_fu_270_p2, "icmp_ln35_fu_270_p2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter2, "ap_block_state5_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter3, "ap_block_state6_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln35_7_fu_275_p2, "add_ln35_7_fu_275_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln35_4_fu_301_p3, "select_ln35_4_fu_301_p3");
    sc_trace(mVcdFile, select_ln35_4_reg_700, "select_ln35_4_reg_700");
    sc_trace(mVcdFile, trunc_ln35_fu_309_p1, "trunc_ln35_fu_309_p1");
    sc_trace(mVcdFile, trunc_ln35_reg_705, "trunc_ln35_reg_705");
    sc_trace(mVcdFile, trunc_ln35_reg_705_pp0_iter1_reg, "trunc_ln35_reg_705_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln36_fu_343_p3, "select_ln36_fu_343_p3");
    sc_trace(mVcdFile, select_ln36_reg_709, "select_ln36_reg_709");
    sc_trace(mVcdFile, select_ln36_5_fu_351_p3, "select_ln36_5_fu_351_p3");
    sc_trace(mVcdFile, select_ln36_5_reg_714, "select_ln36_5_reg_714");
    sc_trace(mVcdFile, and_ln51_fu_363_p2, "and_ln51_fu_363_p2");
    sc_trace(mVcdFile, and_ln51_reg_720_pp0_iter1_reg, "and_ln51_reg_720_pp0_iter1_reg");
    sc_trace(mVcdFile, w_fu_369_p2, "w_fu_369_p2");
    sc_trace(mVcdFile, select_ln36_6_fu_381_p3, "select_ln36_6_fu_381_p3");
    sc_trace(mVcdFile, select_ln18_fu_412_p3, "select_ln18_fu_412_p3");
    sc_trace(mVcdFile, select_ln18_reg_734, "select_ln18_reg_734");
    sc_trace(mVcdFile, select_ln18_1_fu_446_p3, "select_ln18_1_fu_446_p3");
    sc_trace(mVcdFile, select_ln18_1_reg_741, "select_ln18_1_reg_741");
    sc_trace(mVcdFile, select_ln18_2_fu_480_p3, "select_ln18_2_fu_480_p3");
    sc_trace(mVcdFile, select_ln18_2_reg_748, "select_ln18_2_reg_748");
    sc_trace(mVcdFile, select_ln18_3_fu_514_p3, "select_ln18_3_fu_514_p3");
    sc_trace(mVcdFile, select_ln18_3_reg_755, "select_ln18_3_reg_755");
    sc_trace(mVcdFile, row_store_V_addr_reg_762, "row_store_V_addr_reg_762");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, row_store_V_address0, "row_store_V_address0");
    sc_trace(mVcdFile, row_store_V_ce0, "row_store_V_ce0");
    sc_trace(mVcdFile, row_store_V_q0, "row_store_V_q0");
    sc_trace(mVcdFile, row_store_V_ce1, "row_store_V_ce1");
    sc_trace(mVcdFile, row_store_V_we1, "row_store_V_we1");
    sc_trace(mVcdFile, row_store_V_d1, "row_store_V_d1");
    sc_trace(mVcdFile, ap_phi_mux_h_0_i_phi_fu_184_p4, "ap_phi_mux_h_0_i_phi_fu_184_p4");
    sc_trace(mVcdFile, ap_phi_mux_peIdx_0_i_phi_fu_206_p4, "ap_phi_mux_peIdx_0_i_phi_fu_206_p4");
    sc_trace(mVcdFile, zext_ln49_fu_535_p1, "zext_ln49_fu_535_p1");
    sc_trace(mVcdFile, p_Repl2_s_fu_114, "p_Repl2_s_fu_114");
    sc_trace(mVcdFile, dataOut0_V_fu_631_p5, "dataOut0_V_fu_631_p5");
    sc_trace(mVcdFile, p_Repl2_14_fu_118, "p_Repl2_14_fu_118");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, shl_ln35_4_fu_229_p2, "shl_ln35_4_fu_229_p2");
    sc_trace(mVcdFile, shl_ln35_fu_224_p2, "shl_ln35_fu_224_p2");
    sc_trace(mVcdFile, add_ln35_fu_234_p2, "add_ln35_fu_234_p2");
    sc_trace(mVcdFile, tmp_s_fu_240_p3, "tmp_s_fu_240_p3");
    sc_trace(mVcdFile, tmp_60_fu_252_p3, "tmp_60_fu_252_p3");
    sc_trace(mVcdFile, p_shl22_fu_260_p1, "p_shl22_fu_260_p1");
    sc_trace(mVcdFile, p_shl_fu_248_p1, "p_shl_fu_248_p1");
    sc_trace(mVcdFile, icmp_ln36_fu_287_p2, "icmp_ln36_fu_287_p2");
    sc_trace(mVcdFile, h_fu_281_p2, "h_fu_281_p2");
    sc_trace(mVcdFile, icmp_ln37_fu_319_p2, "icmp_ln37_fu_319_p2");
    sc_trace(mVcdFile, xor_ln35_fu_313_p2, "xor_ln35_fu_313_p2");
    sc_trace(mVcdFile, select_ln35_fu_293_p3, "select_ln35_fu_293_p3");
    sc_trace(mVcdFile, and_ln35_fu_325_p2, "and_ln35_fu_325_p2");
    sc_trace(mVcdFile, or_ln36_fu_337_p2, "or_ln36_fu_337_p2");
    sc_trace(mVcdFile, peIdx_fu_331_p2, "peIdx_fu_331_p2");
    sc_trace(mVcdFile, trunc_ln37_fu_359_p1, "trunc_ln37_fu_359_p1");
    sc_trace(mVcdFile, add_ln36_3_fu_375_p2, "add_ln36_3_fu_375_p2");
    sc_trace(mVcdFile, p_Result_113_i_i_fu_396_p4, "p_Result_113_i_i_fu_396_p4");
    sc_trace(mVcdFile, trunc_ln647_fu_392_p1, "trunc_ln647_fu_392_p1");
    sc_trace(mVcdFile, icmp_ln895_fu_406_p2, "icmp_ln895_fu_406_p2");
    sc_trace(mVcdFile, p_Result_113_1_i_i_fu_430_p4, "p_Result_113_1_i_i_fu_430_p4");
    sc_trace(mVcdFile, p_Result_112_1_i_i_fu_420_p4, "p_Result_112_1_i_i_fu_420_p4");
    sc_trace(mVcdFile, icmp_ln895_1_fu_440_p2, "icmp_ln895_1_fu_440_p2");
    sc_trace(mVcdFile, p_Result_113_2_i_i_fu_464_p4, "p_Result_113_2_i_i_fu_464_p4");
    sc_trace(mVcdFile, p_Result_112_2_i_i_fu_454_p4, "p_Result_112_2_i_i_fu_454_p4");
    sc_trace(mVcdFile, icmp_ln895_2_fu_474_p2, "icmp_ln895_2_fu_474_p2");
    sc_trace(mVcdFile, p_Result_113_3_i_i_fu_498_p4, "p_Result_113_3_i_i_fu_498_p4");
    sc_trace(mVcdFile, p_Result_112_3_i_i_fu_488_p4, "p_Result_112_3_i_i_fu_488_p4");
    sc_trace(mVcdFile, icmp_ln895_3_fu_508_p2, "icmp_ln895_3_fu_508_p2");
    sc_trace(mVcdFile, zext_ln36_fu_389_p1, "zext_ln36_fu_389_p1");
    sc_trace(mVcdFile, shl_ln3_fu_522_p3, "shl_ln3_fu_522_p3");
    sc_trace(mVcdFile, addr_fu_529_p2, "addr_fu_529_p2");
    sc_trace(mVcdFile, trunc_ln647_11_fu_549_p1, "trunc_ln647_11_fu_549_p1");
    sc_trace(mVcdFile, icmp_ln895_4_fu_553_p2, "icmp_ln895_4_fu_553_p2");
    sc_trace(mVcdFile, p_Result_113_1_i_fu_565_p4, "p_Result_113_1_i_fu_565_p4");
    sc_trace(mVcdFile, icmp_ln895_5_fu_575_p2, "icmp_ln895_5_fu_575_p2");
    sc_trace(mVcdFile, p_Result_113_2_i_fu_587_p4, "p_Result_113_2_i_fu_587_p4");
    sc_trace(mVcdFile, icmp_ln895_6_fu_597_p2, "icmp_ln895_6_fu_597_p2");
    sc_trace(mVcdFile, p_Result_113_3_i_fu_609_p4, "p_Result_113_3_i_fu_609_p4");
    sc_trace(mVcdFile, icmp_ln895_7_fu_619_p2, "icmp_ln895_7_fu_619_p2");
    sc_trace(mVcdFile, select_ln18_7_fu_624_p3, "select_ln18_7_fu_624_p3");
    sc_trace(mVcdFile, select_ln18_6_fu_602_p3, "select_ln18_6_fu_602_p3");
    sc_trace(mVcdFile, select_ln18_5_fu_580_p3, "select_ln18_5_fu_580_p3");
    sc_trace(mVcdFile, select_ln18_4_fu_558_p3, "select_ln18_4_fu_558_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

max_pool2x2::~max_pool2x2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete row_store_V_U;
}

void max_pool2x2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        h_0_i_reg_180 = select_ln35_4_reg_700.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        h_0_i_reg_180 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln35_fu_270_p2.read()))) {
        indvar_flatten17_reg_169 = add_ln35_7_fu_275_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        indvar_flatten17_reg_169 = ap_const_lv42_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln35_fu_270_p2.read()))) {
        indvar_flatten_reg_191 = select_ln36_6_fu_381_p3.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        indvar_flatten_reg_191 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        peIdx_0_i_reg_202 = select_ln36_5_reg_714.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        peIdx_0_i_reg_202 = ap_const_lv4_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln35_fu_270_p2.read()))) {
        w_0_i_reg_213 = w_fu_369_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_0_i_reg_213 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln35_fu_270_p2.read()))) {
        and_ln51_reg_720 = and_ln51_fu_363_p2.read();
        select_ln36_reg_709 = select_ln36_fu_343_p3.read();
        trunc_ln35_reg_705 = trunc_ln35_fu_309_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        and_ln51_reg_720_pp0_iter1_reg = and_ln51_reg_720.read();
        icmp_ln35_reg_691 = icmp_ln35_fu_270_p2.read();
        trunc_ln35_reg_705_pp0_iter1_reg = trunc_ln35_reg_705.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        and_ln51_reg_720_pp0_iter2_reg = and_ln51_reg_720_pp0_iter1_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        bound4_reg_686 = bound4_fu_264_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln51_reg_720_pp0_iter2_reg.read()))) {
        p_Repl2_14_fu_118 = p_Repl2_s_fu_114.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln35_reg_705_pp0_iter1_reg.read()))) {
        p_Repl2_s_fu_114 = dataOut0_V_fu_631_p5.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, reps_out_full_n.read())))) {
        reps_read_reg_680 = reps_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        row_store_V_addr_reg_762 =  (sc_lv<10>) (zext_ln49_fu_535_p1.read());
        select_ln18_1_reg_741 = select_ln18_1_fu_446_p3.read();
        select_ln18_2_reg_748 = select_ln18_2_fu_480_p3.read();
        select_ln18_3_reg_755 = select_ln18_3_fu_514_p3.read();
        select_ln18_reg_734 = select_ln18_fu_412_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln35_fu_270_p2.read()))) {
        select_ln35_4_reg_700 = select_ln35_4_fu_301_p3.read();
        select_ln36_5_reg_714 = select_ln36_5_fu_351_p3.read();
    }
}

void max_pool2x2::thread_add_ln35_7_fu_275_p2() {
    add_ln35_7_fu_275_p2 = (!indvar_flatten17_reg_169.read().is_01() || !ap_const_lv42_1.is_01())? sc_lv<42>(): (sc_biguint<42>(indvar_flatten17_reg_169.read()) + sc_biguint<42>(ap_const_lv42_1));
}

void max_pool2x2::thread_add_ln35_fu_234_p2() {
    add_ln35_fu_234_p2 = (!shl_ln35_4_fu_229_p2.read().is_01() || !shl_ln35_fu_224_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln35_4_fu_229_p2.read()) + sc_biguint<32>(shl_ln35_fu_224_p2.read()));
}

void max_pool2x2::thread_add_ln36_3_fu_375_p2() {
    add_ln36_3_fu_375_p2 = (!indvar_flatten_reg_191.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten_reg_191.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void max_pool2x2::thread_addr_fu_529_p2() {
    addr_fu_529_p2 = (!zext_ln36_fu_389_p1.read().is_01() || !shl_ln3_fu_522_p3.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln36_fu_389_p1.read()) + sc_biguint<10>(shl_ln3_fu_522_p3.read()));
}

void max_pool2x2::thread_and_ln35_fu_325_p2() {
    and_ln35_fu_325_p2 = (icmp_ln37_fu_319_p2.read() & xor_ln35_fu_313_p2.read());
}

void max_pool2x2::thread_and_ln51_fu_363_p2() {
    and_ln51_fu_363_p2 = (trunc_ln35_fu_309_p1.read() & trunc_ln37_fu_359_p1.read());
}

void max_pool2x2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void max_pool2x2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void max_pool2x2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void max_pool2x2::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[3];
}

void max_pool2x2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool2x2::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, vec_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void max_pool2x2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, vec_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void max_pool2x2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, vec_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void max_pool2x2::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, reps_out_full_n.read()));
}

void max_pool2x2::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool2x2::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, vec_V_V_empty_n.read()));
}

void max_pool2x2::thread_ap_block_state5_pp0_stage0_iter2() {
    ap_block_state5_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool2x2::thread_ap_block_state6_pp0_stage0_iter3() {
    ap_block_state6_pp0_stage0_iter3 = (esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void max_pool2x2::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln35_fu_270_p2.read())) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void max_pool2x2::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void max_pool2x2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void max_pool2x2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void max_pool2x2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void max_pool2x2::thread_ap_phi_mux_h_0_i_phi_fu_184_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0))) {
        ap_phi_mux_h_0_i_phi_fu_184_p4 = select_ln35_4_reg_700.read();
    } else {
        ap_phi_mux_h_0_i_phi_fu_184_p4 = h_0_i_reg_180.read();
    }
}

void max_pool2x2::thread_ap_phi_mux_peIdx_0_i_phi_fu_206_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0))) {
        ap_phi_mux_peIdx_0_i_phi_fu_206_p4 = select_ln36_5_reg_714.read();
    } else {
        ap_phi_mux_peIdx_0_i_phi_fu_206_p4 = peIdx_0_i_reg_202.read();
    }
}

void max_pool2x2::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void max_pool2x2::thread_bound4_fu_264_p2() {
    bound4_fu_264_p2 = (!p_shl22_fu_260_p1.read().is_01() || !p_shl_fu_248_p1.read().is_01())? sc_lv<42>(): (sc_biguint<42>(p_shl22_fu_260_p1.read()) + sc_biguint<42>(p_shl_fu_248_p1.read()));
}

void max_pool2x2::thread_dataOut0_V_fu_631_p5() {
    dataOut0_V_fu_631_p5 = esl_concat<12,4>(esl_concat<8,4>(esl_concat<4,4>(select_ln18_7_fu_624_p3.read(), select_ln18_6_fu_602_p3.read()), select_ln18_5_fu_580_p3.read()), select_ln18_4_fu_558_p3.read());
}

void max_pool2x2::thread_h_fu_281_p2() {
    h_fu_281_p2 = (!ap_const_lv32_1.is_01() || !ap_phi_mux_h_0_i_phi_fu_184_p4.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(ap_phi_mux_h_0_i_phi_fu_184_p4.read()));
}

void max_pool2x2::thread_icmp_ln35_fu_270_p2() {
    icmp_ln35_fu_270_p2 = (!indvar_flatten17_reg_169.read().is_01() || !bound4_reg_686.read().is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten17_reg_169.read() == bound4_reg_686.read());
}

void max_pool2x2::thread_icmp_ln36_fu_287_p2() {
    icmp_ln36_fu_287_p2 = (!indvar_flatten_reg_191.read().is_01() || !ap_const_lv11_280.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_191.read() == ap_const_lv11_280);
}

void max_pool2x2::thread_icmp_ln37_fu_319_p2() {
    icmp_ln37_fu_319_p2 = (!w_0_i_reg_213.read().is_01() || !ap_const_lv7_50.is_01())? sc_lv<1>(): sc_lv<1>(w_0_i_reg_213.read() == ap_const_lv7_50);
}

void max_pool2x2::thread_icmp_ln895_1_fu_440_p2() {
    icmp_ln895_1_fu_440_p2 = (!p_Result_113_1_i_i_fu_430_p4.read().is_01() || !p_Result_112_1_i_i_fu_420_p4.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_1_i_i_fu_430_p4.read()) > sc_biguint<4>(p_Result_112_1_i_i_fu_420_p4.read()));
}

void max_pool2x2::thread_icmp_ln895_2_fu_474_p2() {
    icmp_ln895_2_fu_474_p2 = (!p_Result_113_2_i_i_fu_464_p4.read().is_01() || !p_Result_112_2_i_i_fu_454_p4.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_2_i_i_fu_464_p4.read()) > sc_biguint<4>(p_Result_112_2_i_i_fu_454_p4.read()));
}

void max_pool2x2::thread_icmp_ln895_3_fu_508_p2() {
    icmp_ln895_3_fu_508_p2 = (!p_Result_113_3_i_i_fu_498_p4.read().is_01() || !p_Result_112_3_i_i_fu_488_p4.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_3_i_i_fu_498_p4.read()) > sc_biguint<4>(p_Result_112_3_i_i_fu_488_p4.read()));
}

void max_pool2x2::thread_icmp_ln895_4_fu_553_p2() {
    icmp_ln895_4_fu_553_p2 = (!trunc_ln647_11_fu_549_p1.read().is_01() || !select_ln18_reg_734.read().is_01())? sc_lv<1>(): (sc_biguint<4>(trunc_ln647_11_fu_549_p1.read()) > sc_biguint<4>(select_ln18_reg_734.read()));
}

void max_pool2x2::thread_icmp_ln895_5_fu_575_p2() {
    icmp_ln895_5_fu_575_p2 = (!p_Result_113_1_i_fu_565_p4.read().is_01() || !select_ln18_1_reg_741.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_1_i_fu_565_p4.read()) > sc_biguint<4>(select_ln18_1_reg_741.read()));
}

void max_pool2x2::thread_icmp_ln895_6_fu_597_p2() {
    icmp_ln895_6_fu_597_p2 = (!p_Result_113_2_i_fu_587_p4.read().is_01() || !select_ln18_2_reg_748.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_2_i_fu_587_p4.read()) > sc_biguint<4>(select_ln18_2_reg_748.read()));
}

void max_pool2x2::thread_icmp_ln895_7_fu_619_p2() {
    icmp_ln895_7_fu_619_p2 = (!p_Result_113_3_i_fu_609_p4.read().is_01() || !select_ln18_3_reg_755.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_3_i_fu_609_p4.read()) > sc_biguint<4>(select_ln18_3_reg_755.read()));
}

void max_pool2x2::thread_icmp_ln895_fu_406_p2() {
    icmp_ln895_fu_406_p2 = (!p_Result_113_i_i_fu_396_p4.read().is_01() || !trunc_ln647_fu_392_p1.read().is_01())? sc_lv<1>(): (sc_biguint<4>(p_Result_113_i_i_fu_396_p4.read()) > sc_biguint<4>(trunc_ln647_fu_392_p1.read()));
}

void max_pool2x2::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void max_pool2x2::thread_or_ln36_fu_337_p2() {
    or_ln36_fu_337_p2 = (and_ln35_fu_325_p2.read() | icmp_ln36_fu_287_p2.read());
}

void max_pool2x2::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void max_pool2x2::thread_out_V_V_din() {
    out_V_V_din = esl_concat<16,16>(p_Repl2_s_fu_114.read(), p_Repl2_14_fu_118.read());
}

void max_pool2x2::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(and_ln51_reg_720_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void max_pool2x2::thread_p_Result_112_1_i_i_fu_420_p4() {
    p_Result_112_1_i_i_fu_420_p4 = vec_V_V_dout.read().range(7, 4);
}

void max_pool2x2::thread_p_Result_112_2_i_i_fu_454_p4() {
    p_Result_112_2_i_i_fu_454_p4 = vec_V_V_dout.read().range(11, 8);
}

void max_pool2x2::thread_p_Result_112_3_i_i_fu_488_p4() {
    p_Result_112_3_i_i_fu_488_p4 = vec_V_V_dout.read().range(15, 12);
}

void max_pool2x2::thread_p_Result_113_1_i_fu_565_p4() {
    p_Result_113_1_i_fu_565_p4 = row_store_V_q0.read().range(7, 4);
}

void max_pool2x2::thread_p_Result_113_1_i_i_fu_430_p4() {
    p_Result_113_1_i_i_fu_430_p4 = vec_V_V_dout.read().range(23, 20);
}

void max_pool2x2::thread_p_Result_113_2_i_fu_587_p4() {
    p_Result_113_2_i_fu_587_p4 = row_store_V_q0.read().range(11, 8);
}

void max_pool2x2::thread_p_Result_113_2_i_i_fu_464_p4() {
    p_Result_113_2_i_i_fu_464_p4 = vec_V_V_dout.read().range(27, 24);
}

void max_pool2x2::thread_p_Result_113_3_i_fu_609_p4() {
    p_Result_113_3_i_fu_609_p4 = row_store_V_q0.read().range(15, 12);
}

void max_pool2x2::thread_p_Result_113_3_i_i_fu_498_p4() {
    p_Result_113_3_i_i_fu_498_p4 = vec_V_V_dout.read().range(31, 28);
}

void max_pool2x2::thread_p_Result_113_i_i_fu_396_p4() {
    p_Result_113_i_i_fu_396_p4 = vec_V_V_dout.read().range(19, 16);
}

void max_pool2x2::thread_p_shl22_fu_260_p1() {
    p_shl22_fu_260_p1 = esl_zext<42,39>(tmp_60_fu_252_p3.read());
}

void max_pool2x2::thread_p_shl_fu_248_p1() {
    p_shl_fu_248_p1 = esl_zext<42,41>(tmp_s_fu_240_p3.read());
}

void max_pool2x2::thread_peIdx_fu_331_p2() {
    peIdx_fu_331_p2 = (!ap_const_lv4_1.is_01() || !select_ln35_fu_293_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln35_fu_293_p3.read()));
}

void max_pool2x2::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void max_pool2x2::thread_reps_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        reps_blk_n = reps_empty_n.read();
    } else {
        reps_blk_n = ap_const_logic_1;
    }
}

void max_pool2x2::thread_reps_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        reps_out_blk_n = reps_out_full_n.read();
    } else {
        reps_out_blk_n = ap_const_logic_1;
    }
}

void max_pool2x2::thread_reps_out_din() {
    reps_out_din = reps_dout.read();
}

void max_pool2x2::thread_reps_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, reps_out_full_n.read())))) {
        reps_out_write = ap_const_logic_1;
    } else {
        reps_out_write = ap_const_logic_0;
    }
}

void max_pool2x2::thread_reps_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, reps_out_full_n.read())))) {
        reps_read = ap_const_logic_1;
    } else {
        reps_read = ap_const_logic_0;
    }
}

void max_pool2x2::thread_row_store_V_address0() {
    row_store_V_address0 =  (sc_lv<10>) (zext_ln49_fu_535_p1.read());
}

void max_pool2x2::thread_row_store_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        row_store_V_ce0 = ap_const_logic_1;
    } else {
        row_store_V_ce0 = ap_const_logic_0;
    }
}

void max_pool2x2::thread_row_store_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        row_store_V_ce1 = ap_const_logic_1;
    } else {
        row_store_V_ce1 = ap_const_logic_0;
    }
}

void max_pool2x2::thread_row_store_V_d1() {
    row_store_V_d1 = esl_concat<12,4>(esl_concat<8,4>(esl_concat<4,4>(select_ln18_3_reg_755.read(), select_ln18_2_reg_748.read()), select_ln18_1_reg_741.read()), select_ln18_reg_734.read());
}

void max_pool2x2::thread_row_store_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, trunc_ln35_reg_705_pp0_iter1_reg.read()))) {
        row_store_V_we1 = ap_const_logic_1;
    } else {
        row_store_V_we1 = ap_const_logic_0;
    }
}

void max_pool2x2::thread_select_ln18_1_fu_446_p3() {
    select_ln18_1_fu_446_p3 = (!icmp_ln895_1_fu_440_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_1_fu_440_p2.read()[0].to_bool())? p_Result_113_1_i_i_fu_430_p4.read(): p_Result_112_1_i_i_fu_420_p4.read());
}

void max_pool2x2::thread_select_ln18_2_fu_480_p3() {
    select_ln18_2_fu_480_p3 = (!icmp_ln895_2_fu_474_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_2_fu_474_p2.read()[0].to_bool())? p_Result_113_2_i_i_fu_464_p4.read(): p_Result_112_2_i_i_fu_454_p4.read());
}

void max_pool2x2::thread_select_ln18_3_fu_514_p3() {
    select_ln18_3_fu_514_p3 = (!icmp_ln895_3_fu_508_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_3_fu_508_p2.read()[0].to_bool())? p_Result_113_3_i_i_fu_498_p4.read(): p_Result_112_3_i_i_fu_488_p4.read());
}

void max_pool2x2::thread_select_ln18_4_fu_558_p3() {
    select_ln18_4_fu_558_p3 = (!icmp_ln895_4_fu_553_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_4_fu_553_p2.read()[0].to_bool())? trunc_ln647_11_fu_549_p1.read(): select_ln18_reg_734.read());
}

void max_pool2x2::thread_select_ln18_5_fu_580_p3() {
    select_ln18_5_fu_580_p3 = (!icmp_ln895_5_fu_575_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_5_fu_575_p2.read()[0].to_bool())? p_Result_113_1_i_fu_565_p4.read(): select_ln18_1_reg_741.read());
}

void max_pool2x2::thread_select_ln18_6_fu_602_p3() {
    select_ln18_6_fu_602_p3 = (!icmp_ln895_6_fu_597_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_6_fu_597_p2.read()[0].to_bool())? p_Result_113_2_i_fu_587_p4.read(): select_ln18_2_reg_748.read());
}

void max_pool2x2::thread_select_ln18_7_fu_624_p3() {
    select_ln18_7_fu_624_p3 = (!icmp_ln895_7_fu_619_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_7_fu_619_p2.read()[0].to_bool())? p_Result_113_3_i_fu_609_p4.read(): select_ln18_3_reg_755.read());
}

void max_pool2x2::thread_select_ln18_fu_412_p3() {
    select_ln18_fu_412_p3 = (!icmp_ln895_fu_406_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_fu_406_p2.read()[0].to_bool())? p_Result_113_i_i_fu_396_p4.read(): trunc_ln647_fu_392_p1.read());
}

void max_pool2x2::thread_select_ln35_4_fu_301_p3() {
    select_ln35_4_fu_301_p3 = (!icmp_ln36_fu_287_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln36_fu_287_p2.read()[0].to_bool())? h_fu_281_p2.read(): ap_phi_mux_h_0_i_phi_fu_184_p4.read());
}

void max_pool2x2::thread_select_ln35_fu_293_p3() {
    select_ln35_fu_293_p3 = (!icmp_ln36_fu_287_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln36_fu_287_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_peIdx_0_i_phi_fu_206_p4.read());
}

void max_pool2x2::thread_select_ln36_5_fu_351_p3() {
    select_ln36_5_fu_351_p3 = (!and_ln35_fu_325_p2.read()[0].is_01())? sc_lv<4>(): ((and_ln35_fu_325_p2.read()[0].to_bool())? peIdx_fu_331_p2.read(): select_ln35_fu_293_p3.read());
}

void max_pool2x2::thread_select_ln36_6_fu_381_p3() {
    select_ln36_6_fu_381_p3 = (!icmp_ln36_fu_287_p2.read()[0].is_01())? sc_lv<11>(): ((icmp_ln36_fu_287_p2.read()[0].to_bool())? ap_const_lv11_1: add_ln36_3_fu_375_p2.read());
}

void max_pool2x2::thread_select_ln36_fu_343_p3() {
    select_ln36_fu_343_p3 = (!or_ln36_fu_337_p2.read()[0].is_01())? sc_lv<7>(): ((or_ln36_fu_337_p2.read()[0].to_bool())? ap_const_lv7_0: w_0_i_reg_213.read());
}

void max_pool2x2::thread_shl_ln35_4_fu_229_p2() {
    shl_ln35_4_fu_229_p2 = (!ap_const_lv32_4.is_01())? sc_lv<32>(): reps_read_reg_680.read() << (unsigned short)ap_const_lv32_4.to_uint();
}

void max_pool2x2::thread_shl_ln35_fu_224_p2() {
    shl_ln35_fu_224_p2 = (!ap_const_lv32_6.is_01())? sc_lv<32>(): reps_read_reg_680.read() << (unsigned short)ap_const_lv32_6.to_uint();
}

void max_pool2x2::thread_shl_ln3_fu_522_p3() {
    shl_ln3_fu_522_p3 = esl_concat<7,3>(select_ln36_reg_709.read(), ap_const_lv3_0);
}

void max_pool2x2::thread_start_out() {
    start_out = real_start.read();
}

void max_pool2x2::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void max_pool2x2::thread_tmp_60_fu_252_p3() {
    tmp_60_fu_252_p3 = esl_concat<32,7>(add_ln35_fu_234_p2.read(), ap_const_lv7_0);
}

void max_pool2x2::thread_tmp_s_fu_240_p3() {
    tmp_s_fu_240_p3 = esl_concat<32,9>(add_ln35_fu_234_p2.read(), ap_const_lv9_0);
}

void max_pool2x2::thread_trunc_ln35_fu_309_p1() {
    trunc_ln35_fu_309_p1 = select_ln35_4_fu_301_p3.read().range(1-1, 0);
}

void max_pool2x2::thread_trunc_ln37_fu_359_p1() {
    trunc_ln37_fu_359_p1 = select_ln36_fu_343_p3.read().range(1-1, 0);
}

void max_pool2x2::thread_trunc_ln647_11_fu_549_p1() {
    trunc_ln647_11_fu_549_p1 = row_store_V_q0.read().range(4-1, 0);
}

void max_pool2x2::thread_trunc_ln647_fu_392_p1() {
    trunc_ln647_fu_392_p1 = vec_V_V_dout.read().range(4-1, 0);
}

void max_pool2x2::thread_vec_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0))) {
        vec_V_V_blk_n = vec_V_V_empty_n.read();
    } else {
        vec_V_V_blk_n = ap_const_logic_1;
    }
}

void max_pool2x2::thread_vec_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln35_reg_691.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        vec_V_V_read = ap_const_logic_1;
    } else {
        vec_V_V_read = ap_const_logic_0;
    }
}

void max_pool2x2::thread_w_fu_369_p2() {
    w_fu_369_p2 = (!select_ln36_fu_343_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(select_ln36_fu_343_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void max_pool2x2::thread_xor_ln35_fu_313_p2() {
    xor_ln35_fu_313_p2 = (icmp_ln36_fu_287_p2.read() ^ ap_const_lv1_1);
}

void max_pool2x2::thread_zext_ln36_fu_389_p1() {
    zext_ln36_fu_389_p1 = esl_zext<10,4>(select_ln36_5_reg_714.read());
}

void max_pool2x2::thread_zext_ln49_fu_535_p1() {
    zext_ln49_fu_535_p1 = esl_zext<64,10>(addr_fu_529_p2.read());
}

void max_pool2x2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, reps_out_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 4 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln35_fu_270_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln35_fu_270_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXX";
            break;
    }
}

}

