Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/mu_afu_system/ip/mu_afu_system/mu_afu_id_matmul.ip --block-symbol-file --output-directory=/home/u204427/ternary_matmul/afu/pd/mu_afu_system/ip/mu_afu_system/mu_afu_id_matmul --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/mu_afu_system/ip/mu_afu_system/mu_afu_id_matmul.ip --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul/afu/pd/mu_afu_system/ip/mu_afu_system/mu_afu_id_matmul --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: mu_afu_id_matmul: "Transforming system: mu_afu_id_matmul"
Info: mu_afu_id_matmul: "Naming system components in system: mu_afu_id_matmul"
Info: mu_afu_id_matmul: "Processing generation queue"
Info: mu_afu_id_matmul: "Generating: mu_afu_id_matmul"
Info: mu_afu_id_matmul: "Generating: afu_id_avmm_slave"
Info: mu_afu_id_matmul: Done "mu_afu_id_matmul" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
