
---------- Begin Simulation Statistics ----------
final_tick                               16607139859377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152617                       # Simulator instruction rate (inst/s)
host_mem_usage                               17074120                       # Number of bytes of host memory used
host_op_rate                                   246712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1638.09                       # Real time elapsed on the host
host_tick_rate                               37090305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000020                       # Number of instructions simulated
sim_ops                                     404136876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060757                       # Number of seconds simulated
sim_ticks                                 60757198317                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          17                       # Number of instructions committed
system.cpu.committedOps                            23                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests         1191                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests       546260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops         2739                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      1093111                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops         2739                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               32                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         32                       # Number of busy cycles
system.cpu.num_cc_register_reads                   13                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  16                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  50                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        19     82.61%     82.61% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     82.61% # Class of executed instruction
system.cpu.op_class::MemRead                        3     13.04%     95.65% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      4.35%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         23                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests        78717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         161879                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         223604089                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        199543897                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             404136853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.729816                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.729816                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            230372                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           230478                       # number of floating regfile writes
system.switch_cpus.idleCycles                  105664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3352457                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         44006607                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.806831                       # Inst execution rate
system.switch_cpus.iew.exec_refs            118410406                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           36235516                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        26117459                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      94526369                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        85043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     43401881                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    603622937                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      82174890                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6767434                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     512117554                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          46460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         37567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3015019                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         97952                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       109401                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1670791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1681666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         664523963                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             509816103                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.583356                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         387654310                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.794217                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              511431117                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        795717440                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       434578252                       # number of integer regfile writes
system.switch_cpus.ipc                       1.370208                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.370208                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1321230      0.25%      0.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     392263609     75.60%     75.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3433567      0.66%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        893573      0.17%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     83682029     16.13%     92.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36830100      7.10%     99.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       230490      0.04%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       230395      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      518884993                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          460885                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       921770                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       460767                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       821068                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10920426                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021046                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7547665     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2427090     22.23%     91.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        945671      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      528023304                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1231518282                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    509355336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    802392724                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          603622937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         518884993                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    199485995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1401292                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    306377581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    182348353                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.845570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.555099                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     54516147     29.90%     29.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16007275      8.78%     38.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     19952118     10.94%     49.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20316478     11.14%     60.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19491869     10.69%     71.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     16537670      9.07%     80.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15995762      8.77%     89.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10854622      5.95%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8676412      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    182348353                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.843922                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     14971617                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6604640                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     94526369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     43401881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       222497153                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                182454017                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    3139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     98228431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         98228432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     98230279                       # number of overall hits
system.cpu.dcache.overall_hits::total        98230280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       526712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       526834                       # number of overall misses
system.cpu.dcache.overall_misses::total        526837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  21352731228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21352731228                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  21352731228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21352731228                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     98755143                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     98755147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     98757113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     98757117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005335                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40539.671069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40539.440168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40530.283216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40530.052422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       348183                       # number of writebacks
system.cpu.dcache.writebacks::total            348183                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       177670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       177670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       177670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       177670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       349042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       349042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       349147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       349147                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8696482479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8696482479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8697086874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8697086874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24915.289504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24915.289504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24909.527718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24909.527718                       # average overall mshr miss latency
system.cpu.dcache.replacements                 348183                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     68459611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68459612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       414879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        414881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  20737530045                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20737530045                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     68874490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     68874493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49984.525717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49984.284759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       177322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       177322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       237557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       237557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8119975896                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8119975896                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34181.168713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34181.168713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     29768820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       29768820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       111833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    615201183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    615201183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     29880653                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29880654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  5501.070194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5501.021004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       111485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    576506583                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    576506583                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  5171.158299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5171.158299                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1848                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1848                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.061929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.061929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       604395                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       604395                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data  5756.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  5756.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.590425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            98579478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            348695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            282.709755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.001185                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   510.589241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         790405631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        790405631                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     66026453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         66026477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     66026453                       # number of overall hits
system.cpu.icache.overall_hits::total        66026477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       205102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         205104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       205102                       # number of overall misses
system.cpu.icache.overall_misses::total        205104                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1029939696                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1029939696                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1029939696                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1029939696                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     66231555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     66231581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     66231555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     66231581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  5021.597527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5021.548561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  5021.597527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5021.548561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       197623                       # number of writebacks
system.cpu.icache.writebacks::total            197623                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         6957                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6957                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         6957                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6957                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       198145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       198145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       198145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       198145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    933853545                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    933853545                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    933853545                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    933853545                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002992                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002992                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002992                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002992                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  4712.980620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  4712.980620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  4712.980620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  4712.980620                       # average overall mshr miss latency
system.cpu.icache.replacements                 197623                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           24                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     66026453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        66026477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       205102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        205104                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1029939696                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1029939696                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     66231555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     66231581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  5021.597527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5021.548561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         6957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       198145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       198145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    933853545                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    933853545                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  4712.980620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  4712.980620                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.512807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66224623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            198146                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            334.221347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.682420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   510.830388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.997716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         530050794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        530050794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          26                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp          435791                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       252567                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean       374672                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq           463                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp          463                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         111050                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        111050                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq       435792                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port       593904                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      1046499                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             1640403                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     25328448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     44600192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total             69928640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                         81445                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                 5212480                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples         628738                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.006252                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.078823                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0               624807     99.37%     99.37% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 3931      0.63%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total           628738                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy        727511094                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            1.2                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy       197967768                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.3                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy       348502799                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           0.6                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst       196552                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       267100                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          463652                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst       196552                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       267100                       # number of overall hits
system.cpu.l2cache.overall_hits::total         463652                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         1581                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data        81592                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         83178                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         1581                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data        81592                       # number of overall misses
system.cpu.l2cache.overall_misses::total        83178                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     71055207                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data   7452537003                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   7523592210                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     71055207                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data   7452537003                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   7523592210                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst       198133                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       348692                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       546830                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst       198133                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       348692                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       546830                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.007979                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.233994                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.152109                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.007979                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.233994                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.152109                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 44943.204934                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 91339.065141                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 90451.708505                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 44943.204934                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 91339.065141                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 90451.708505                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks        81433                       # number of writebacks
system.cpu.l2cache.writebacks::total            81433                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         1581                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        81592                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        83173                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         1581                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        81592                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        83173                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     70528734                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   7425366867                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   7495895601                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     70528734                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   7425366867                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   7495895601                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.007979                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.233994                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.152100                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.007979                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.233994                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.152100                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44610.204934                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 91006.065141                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 90124.146069                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44610.204934                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 91006.065141                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 90124.146069                       # average overall mshr miss latency
system.cpu.l2cache.replacements                 81433                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       199738                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       199738                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       199738                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       199738                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks       345819                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total       345819                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks       345819                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total       345819                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data          463                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total          463                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data          463                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total          463                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       108346                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       108346                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data         2703                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         2704                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     96719850                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     96719850                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       111049                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       111050                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.024341                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.024349                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 35782.408435                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 35769.175296                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data         2703                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         2703                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     95819751                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     95819751                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.024341                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.024340                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 35449.408435                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35449.408435                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst       196552                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       158754                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       355306                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst         1581                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        78889                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        80474                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     71055207                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   7355817153                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   7426872360                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst       198133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       237643                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       435780                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.007979                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.331964                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.184667                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 44943.204934                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93242.621316                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 92289.091632                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1581                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        78889                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        80470                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     70528734                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7329547116                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   7400075850                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.007979                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.331964                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.184657                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 44610.204934                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92909.621316                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91960.679135                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4038.969391                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            1092850                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs            85529                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            12.777537                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks   232.333318                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.056414                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.083892                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst   270.415778                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  3536.079988                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.056722                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000020                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.066019                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.863301                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.986077                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1290                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1925                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          797                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         17571129                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        17571129                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  60757187661                       # Cumulative time (in ticks) in various power states
system.cpu.thread32699.numInsts                     0                       # Number of Instructions committed
system.cpu.thread32699.numOps                       0                       # Number of Ops committed
system.cpu.thread32699.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp               80474                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         60052                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean         25872                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3281                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2704                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2704                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          80474                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port       245057                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     10360256                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             10504                       # Total snoops (count)
system.l3bus.snoopTraffic                      462272                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              93682                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    93682    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                93682                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy             80111475                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            55393218                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst          875                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data         5861                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                6736                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst          875                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data         5861                       # number of overall hits
system.l3cache.overall_hits::total               6736                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          706                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data        75731                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             76442                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          706                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data        75731                       # number of overall misses
system.l3cache.overall_misses::total            76442                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     51969645                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data   7017218757                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   7069188402                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     51969645                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data   7017218757                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   7069188402                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst         1581                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data        81592                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           83178                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst         1581                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data        81592                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          83178                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.446553                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.928167                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.919017                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.446553                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.928167                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.919017                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 73611.395184                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 92659.792648                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 92477.805421                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 73611.395184                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 92659.792648                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 92477.805421                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           7223                       # number of writebacks
system.l3cache.writebacks::total                 7223                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          706                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data        75731                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        76437                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          706                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data        75731                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        76437                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     47267685                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data   6512850297                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   6560117982                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     47267685                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data   6512850297                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   6560117982                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.446553                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.928167                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.918957                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.446553                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.928167                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.918957                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66951.395184                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 85999.792648                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 85823.854704                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66951.395184                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 85999.792648                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 85823.854704                       # average overall mshr miss latency
system.l3cache.replacements                     10504                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        52829                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        52829                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        52829                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        52829                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks        25872                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total        25872                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks        25872                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total        25872                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data         1966                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1966                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data          737                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            738                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data     57519090                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     57519090                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data         2703                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2704                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.272660                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.272929                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 78044.898236                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 77939.146341                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     52610670                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     52610670                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.272660                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.272559                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71384.898236                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71384.898236                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst          875                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data         3895                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4770                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          706                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data        74994                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        75704                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     51969645                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data   6959699667                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   7011669312                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst         1581                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data        78889                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        80474                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.446553                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.950627                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.940726                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 73611.395184                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92803.419834                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92619.535454                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          706                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data        74994                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        75700                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     47267685                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6460239627                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   6507507312                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.446553                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.950627                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.940676                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 66951.395184                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86143.419834                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85964.429485                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            33136.501992                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  85437                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                78701                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.085590                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16547491924020                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 33136.501992                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.505623                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.505623                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61461                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1220                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        11505                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        48653                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.937820                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              2668765                       # Number of tag accesses
system.l3cache.tags.data_accesses             2668765                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     75730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018097465436                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              174495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       76437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7223                       # Number of write requests accepted
system.mem_ctrls.readBursts                     76437                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7223                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 76437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7223                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     190.082090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.505307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2079.050335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          401     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-41983            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.825871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.807909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.786119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               53     13.18%     13.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.50%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              312     77.61%     91.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      8.21%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.25%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4891968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               462272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60756355161                       # Total gap between requests
system.mem_ctrls.avgGap                     726229.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        45184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      4846720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       458624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 743681.427906747558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 79771946.933963164687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7548471.830566222779                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          706                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        75731                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         7223                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     20805871                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3667082367                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1739198591543                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29470.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     48422.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 240786181.86                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        45184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      4846784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4892288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        45184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       462272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       462272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          706                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        75731                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          76442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         7223                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          7223                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         2107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         3160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       743681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     79773000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80521949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         2107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       743681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       745788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7608514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7608514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7608514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         2107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         3160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       743681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     79773000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        88130463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                76436                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7166                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         2355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         2391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         2378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         2275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         2431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         2393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          221                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2350869726                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             254684752                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3687888238                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                30756.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           48248.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27570                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  4                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            36.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            0.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        56027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    95.497956                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.622021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    44.982858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30759     54.90%     54.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        25115     44.83%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           57      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           29      0.05%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            8      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           12      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           29      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        56027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4891904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             458624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.515628                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.548472                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               32.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    174737437.055998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    232307036.001600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   321514030.924744                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  26933382.336000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21660379201.270874                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 41147959074.063744                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 8045732611.122535                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  71609562772.776550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1178.618579                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11896138898                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5472250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43388798763                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7223                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3281                       # Transaction distribution
system.membus.trans_dist::ReadExReq               738                       # Transaction distribution
system.membus.trans_dist::ReadExResp              738                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          75704                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       163388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       163388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 163388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      5354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      5354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               76442                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38572389                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          147175599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        65104913                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     44566645                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3169105                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     34414431                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        33282779                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     96.711693                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         8099449                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         2316                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        33858                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        29089                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         4769                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1132                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    199486649                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      2921930                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    155557586                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.597989                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.825745                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     46468264     29.87%     29.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     32288824     20.76%     50.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     17353796     11.16%     61.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     16215248     10.42%     72.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      8754048      5.63%     77.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      4363367      2.80%     80.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      3357764      2.16%     82.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2535118      1.63%     84.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     24221157     15.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    155557586                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      404136853                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            93132163                       # Number of memory references committed
system.switch_cpus.commit.loads              63251498                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           36138620                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             459076                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           402752495                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       4796477                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       946322      0.23%      0.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    305869986     75.68%     75.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      3318329      0.82%     76.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     63021960     15.59%     92.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     29651127      7.34%     99.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead       229538      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       229538      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    404136853                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     24221157                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         17797363                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      70956502                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          68497835                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      22081631                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        3015019                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     30466446                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        254263                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      651717486                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1164015                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            82174947                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            36235516                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 57996                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1493                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      5136763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              443611256                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            65104913                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     41411317                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             173929845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         6527080                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1297                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        16908                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          66231555                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         68882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    182348353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.923496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.357565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         58908016     32.31%     32.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          9085673      4.98%     37.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          8906677      4.88%     42.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          8276042      4.54%     46.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          9161060      5.02%     51.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         16616181      9.11%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          9879302      5.42%     66.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          7408246      4.06%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         54107156     29.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    182348353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.356829                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.431359                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            66234601                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  3071                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607139859377                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            13292963                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        31274864                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses        50459                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       109401                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       13521198                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         4039                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  60757198317                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        3015019                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         26843441                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        39220341                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          81108963                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      32160586                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      634120709                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        861395                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       25424480                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        1652766                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         224399                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           43                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    816999812                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1623087487                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1037648106                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            324312                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     521179471                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        295820234                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          84131875                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                734959931                       # The number of ROB reads
system.switch_cpus.rob.writes              1234112280                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000003                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           404136853                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
