
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.55

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.31 source latency vl[0]$_DFF_PP0_/CLK ^
  -0.31 target latency vl[0]$_DFF_PP0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vsstatus[10]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vsstatus[10]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.07    0.14    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.31 ^ vsstatus[10]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.26    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  3.86   slack (MET)


Startpoint: vstart[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vstart[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.07    0.14    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.31 ^ vstart[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.06    0.37    0.67 v vstart[5]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         vstart[5] (net)
                  0.06    0.00    0.67 v _29_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.08    0.21    0.89 v _29_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net75 (net)
                  0.08    0.00    0.89 v vstart[5]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.07    0.14    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.31 ^ vstart[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.04    0.35   library hold time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.43   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.15    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.14    0.16   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00   20.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.07    0.14   20.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   20.31 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.31   clock reconvergence pessimism
                         -0.04   20.26   library recovery time
                                 20.26   data required time
-----------------------------------------------------------------------------
                                 20.26   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.83   slack (MET)


Startpoint: vxrm_wr_en (input port clocked by clk)
Endpoint: vxrm_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vxrm_wr_en (in)
                                         vxrm_wr_en (net)
                  0.00    0.00    4.00 v input42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.25    0.77    4.77 v input42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net42 (net)
                  0.25    0.00    4.77 v _41_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.09    0.24    5.01 v _41_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net46 (net)
                  0.09    0.00    5.01 v _53_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.71    5.72 v _53_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net86 (net)
                  0.16    0.00    5.72 v output86/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    6.45 v output86/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vxrm_data_out[0] (net)
                  0.15    0.00    6.45 v vxrm_data_out[0] (out)
                                  6.45   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.45   data arrival time
-----------------------------------------------------------------------------
                                  9.55   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.43   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.15    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.14    0.16   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00   20.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.07    0.14   20.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   20.31 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.31   clock reconvergence pessimism
                         -0.04   20.26   library recovery time
                                 20.26   data required time
-----------------------------------------------------------------------------
                                 20.26   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.83   slack (MET)


Startpoint: vxrm_wr_en (input port clocked by clk)
Endpoint: vxrm_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vxrm_wr_en (in)
                                         vxrm_wr_en (net)
                  0.00    0.00    4.00 v input42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.25    0.77    4.77 v input42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net42 (net)
                  0.25    0.00    4.77 v _41_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.09    0.24    5.01 v _41_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net46 (net)
                  0.09    0.00    5.01 v _53_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.71    5.72 v _53_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net86 (net)
                  0.16    0.00    5.72 v output86/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    6.45 v output86/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vxrm_data_out[0] (net)
                  0.15    0.00    6.45 v vxrm_data_out[0] (out)
                                  6.45   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.45   data arrival time
-----------------------------------------------------------------------------
                                  9.55   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.42494797706604

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8661

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vsstatus[2]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vsstatus[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ vsstatus[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.73 ^ vsstatus[2]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    1.14 ^ _16_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.00    1.14 ^ vsstatus[2]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.14   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.16   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   20.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.31 ^ vsstatus[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   20.31   clock reconvergence pessimism
  -0.17   20.14   library setup time
          20.14   data required time
---------------------------------------------------------
          20.14   data required time
          -1.14   data arrival time
---------------------------------------------------------
          19.00   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: vstart[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vstart[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ vstart[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.67 v vstart[5]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.89 v _29_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.89 v vstart[5]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.89   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ vstart[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.31   clock reconvergence pessimism
   0.04    0.35   library hold time
           0.35   data required time
---------------------------------------------------------
           0.35   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3051

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3066

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
6.4467

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
9.5533

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
148.188996

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.32e-03   4.88e-05   2.24e-08   2.37e-03  34.5%
Combinational          1.14e-03   3.05e-04   3.22e-08   1.45e-03  21.1%
Clock                  1.89e-03   1.16e-03   1.38e-07   3.05e-03  44.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.35e-03   1.51e-03   1.93e-07   6.87e-03 100.0%
                          78.0%      22.0%       0.0%
