<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 5 FPGA and SoC FPGA E-Series</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">

    <link rel="stylesheet" href="/css/dk_agilex_5_FPGA_and_SoC_FPGA_E_Series.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        a{
            text-decoration: none !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
<!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Agilex™ FPGA Portfolio</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_5_FPGAs_and_SoC_FPGAs_overview.html">Agilex™ 5 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Agilex™ 5 FPGA and SoC FPGA E-Series</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->
    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>Agilex™ 5 FPGA and SoC FPGA E-Series</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>Manufactured using Intel 7 technology and delivers better performance-per-watt, low power, and smaller form factors for midrange FPGA applications.​</p>
                        <p><a href="">Download the E-Series product table ›</a></p>
                        <p><a href="">Get started with the design journey ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/agilex_5_FPGA_and_SoC_FPGA_E_Series_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/agilex_5_FPGA_and_SoC_FPGA_E_Series_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Design Hub</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Optimized for -------------------------------->
    <!-- Optimized -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_without_slider" style="background-color: #ffffff !important;">
            <div class="container">
                <div class="row">
                    <div class="mv_maximize col-xs-12">
                        <h2 style="margin-bottom: 2rem;">Optimized for Power and Size</h2>
                    </div>
                </div>
                <div class="row">
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to</h4>
                            <p class="mv_headline_font">1.6
                                <span class="mv_maximize_bottom">X</span>
                            </p>
                            <p class="">better performance-per-watt vs. 16 nm node competitors.<sup>1</sup></p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to</h4>
                            <p class="mv_headline_font">50
                                <span class="mv_maximize_bottom">%</span>
                            </p>
                            <p class="">lower total power consumption vs. Cyclone® V FPGAs.</p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to</h4>
                            <p class="mv_headline_font">2.5
                                <span class="mv_maximize_bottom">X</span>
                            </p>
                            <p class="">TFLOPS of digital signal processing performance (FP16)​</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Optimized slider -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_slider" style="background-color: #ffffff;">
            <div class="container">
                <div class="mv_maximize">
                    <h2>Optimized for Cost-Effective and Space-Efficient Designs</h2>
                </div>
                <div class="mv_main_spark owl-carousel owl-theme mv_maximize_carousel">
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">1.6
                            <span class="mv_maximize_bottom">x</span>
                        </p>
                        <p class="">better performance-per-watt vs. 16 nm node competitors.<sup>1</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">50
                            <span class="mv_maximize_bottom">%</span>
                        </p>
                        <p class="">lower total power consumption vs. Cyclone® V FPGAs.</p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">2.5
                            <span class="mv_maximize_bottom">x</span>
                        </p>
                        <p class="">fabric performance compared to Cyclone® V FPGAs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex ----------------------------------->
    <section>
        <div class="mv_agilex_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-lg-6 col-md=12">
                        <div class="mv_agilex_img">
                            <img class="w-100" src="/img/darshit_image/agilex-5-chip-graphic-with-ai-tensor_1920-1080.webp" alt="">
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Benefits ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Benefits</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Power-Efficient Performance</h4>
                            <p>Built on Intel 7 technology, E-Series FPGAs deliver superior power-efficient performance at 1.6x better performance-per-watt1 compared to the competing 16 nm FPGAs and have the first asymmetric Arm application processor cluster to deliver better HPS energy efficiency.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Unmatched Reliability</h4>
                            <p>Implement reliable and secure systems with functional safety (FuSa) and an integrated security device manager offering advanced security features and leveraging Intel advanced manufacturing capabilities for supply resiliency and best-in-class lead times with predictable and reliable delivery.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Innovative, Scalable, and Adaptable</h4>
                            <p>Meet your diverse application needs with a broad set of IP and connectivity options with a wide density range (50KLE-656KLE) to scale device size and support the variety of I/O standards in edge and embedded sensors configurable in a single FPGA device.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

     <!----------------------------- Early Development ----------------------------->
     <section>
        <div class="dk_continued_leading" style="background-color: #F7F7F7;">
            <div class="container">
                <div class="row dk_continued_leading_sub">
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">Early Development with Intel® Simics® Virtual Platform for E-Series Devices</h2>
                        <p class="mb-2">The virtual platform matches the architecture defined in the Quartus® Prime project Golden Hardware Reference Design (GHRD), allowing early product design before the hardware is available.</p>
                        <div class="dk_go_to_download">
                            <a class="mv_learn_about_btn" href="">Learn more</a>
                            <a class="mv_learn_about_btn" href="">Read the user guide</a>
                            <a class="mv_learn_about_btn" href="">Go to download and install</a>
                        </div>
                    </div>
                    <div class="col-md-5 align-content-center">
                        <div class="owl-carousel owl-theme mv_silder_flex" id="test2">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_application_agility_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img src="/img/darshit_image/integration-of-the-target-script-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_application_agility_2">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img src="/img/darshit_image/simics-virtual-platform-for-agilex-5-soc-fpga-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
  

     <!---------------------------------- Use Cases ------------------------------------->
     <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h2 style="font-weight: 350; text-align: center;">Use Cases and Applications</h2>
                <div class="row" style="justify-content: center;">
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-609055012.png.rendition.intel.web.416.234.png" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Applications Spotlight Using Agilex™ 5 FPGAs Across Various Markets</a></h4>
                        <p>Learn how FPGAs address design challenges in embedded and networking applications showcasing mid-range FPGAs that offer world-class features and capabilities.</p>
                        <a class="dk_learn" href="">Explore the applications spotlight</a>
                    </div>
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-566495404_1920-1080 (1).avif" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Accelerating Embedded Software Development with the Intel® Simics® Simulator for FPGAs</a></h4>
                        <p>Read how the Intel Simics Virtual Platform allows developers to start software development, debug, and verify up to a year before the physical hardware is available.</p>
                        <a class="dk_learn" href="">Read the white paper</a>
                    </div>
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-107620848_1920-1080.avif" alt="">
                        <h4 class="b_special_a3" style="font-weight: 350;"><a class="b_special_a" href="">Implementing Next-Generation Data Center Platform Management Using Agilex™ 3 and 5 FPGAs and SoC FPGAs</a></h4>
                        <p>With small form factors and high I/O counts, cost-optimized, low power, highly flexible Agilex™ 3 and 5 FPGAs and SoC FPGAs provide the capabilities and features required by next-generation platform management solutions.</p>
                        <a class="dk_learn" href="">Read the solution brief</a>
                    </div>
                </div>
            </div>
        </div>
    </section> 
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Key Features ------------------------------------->
    <section>
        <div class="mv_learn_more_padd" style="background-color: #F7F7F7;">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Key Features</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Second Generation Intel® Hyperflex™ FPGA Architecture</a></h4>
                            <p>Advantages include higher throughput, improved power efficiency, greater design functionality, and increased designer productivity.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Enhanced DSP with AI Tensor Block</a>​</h4>
                            <p>Offers up to 56 peak INT8 TOPS with FPGA AI Suite support to enable push-button flow from industry standard frameworks to FPGA bitstream.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Advanced Security</a></h4>
                            <p>Built with robust security features, the Secure Device Manager (SDM) and firmware ensure the confidentiality and integrity of the device.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Want to -------------------------------------->
    <!-- <section>
        <div style="text-align: center; background-color:#0068b5; color: #fff;" class="mv_deploy_nav_tab">
            <div class="container">
                <h1 style="font-weight: 350;">Want to Learn More About RF Devices?</h1>
                <p>Contact our sales team for inquiries.</p>
                <a class="dk_learn" href="">Contact us</a>
            </div>
        </div>
    </section> -->
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">
                                    Agilex™ 5 FPGAs and SoCs Product Brief</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">
                                    Agilex™ 5 FPGAs and SoCs Device Overview</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-solid fa-share-nodes"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Performance varies by use, configuration and other factors. Learn more at <a class="b_special_a1" href="">www.intel.com/PerformanceIndex</a>​. Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available ​updates. See backup for configuration details. No product or component can be absolutely secure. Your costs and results may vary.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!-- Early Development 1 -->
    <div class="modal" id="mv_application_agility_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/integration-of-the-target-script-diagram.png.rendition.intel.web.720.405.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Early Development 2 -->
    <div class="modal" id="mv_application_agility_2" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/simics-virtual-platform-for-agilex-5-soc-fpga-diagram.png.rendition.intel.web.720.405.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script>
        // (Intel Data Center GPU Max Series -> (Intel Data Center GPU Max Series Overview)) Maximize Impact
        $(document).ready(function () {

            $('.owl-carousel.mv_maximize_carousel').owlCarousel({
                loop: true,
                margin: 10,
                nav: false,
                dots: true,
                // nav:true,
                // center:true,

                // autoplay:true,
                // autoplayTimeout:2000,
                // autoplayHoverPause:true,
                // animateIn:'animate__fadeIn',
                // animateOut:'animate__fadeOut',

                responsive: {
                    320: {
                        items: 1,
                    },
                    375: {
                        items: 1,
                    },
                    425: {
                        items: 1,
                    },
                    767: {
                        items: 1,
                    }
                }
            })

        });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <!-- Early Development -->
    <script>
        $('#test1, #test2').owlCarousel({
            loop: true,
            margin: 10,
            // autoplay: true,
            // autoplayTimeout: 2000,
            dots: true,  // Keep this true if you want to show dots as well
            nav: true,   // Enable navigation arrows
            responsive: {
                0: {
                    items: 1
                },
                320: {
                    items: 1
                },
                1000: {
                    items: 1
                }
            }
        });
    </script>

</html>  
