<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mtd803reg.h source code [netbsd/sys/dev/ic/mtd803reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/mtd803reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='mtd803reg.h.html'>mtd803reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: mtd803reg.h,v 1.3 2008/04/28 20:23:50 martin Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2002 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Peter Bex &lt;Peter.Bex@student.kun.nl&gt;.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* Command and Status Register */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MTD_PAR0" data-ref="_M/MTD_PAR0">MTD_PAR0</dfn>		0x00		/* Physical address 0-3 */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MTD_PAR1" data-ref="_M/MTD_PAR1">MTD_PAR1</dfn>		0x04		/* Physical address 4-5 */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MTD_MAR0" data-ref="_M/MTD_MAR0">MTD_MAR0</dfn>		0x08		/* Multicast address 0-3 */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MTD_MAR1" data-ref="_M/MTD_MAR1">MTD_MAR1</dfn>		0x0c		/* Multicast address 4-7 */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MTD_FAR0" data-ref="_M/MTD_FAR0">MTD_FAR0</dfn>		0x10		/* Flowctrl address 0-3 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MTD_FAR1" data-ref="_M/MTD_FAR1">MTD_FAR1</dfn>		0x14		/* Flowctrl address 4-5 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MTD_RXTXR" data-ref="_M/MTD_RXTXR">MTD_RXTXR</dfn>		0x18		/* Receive-transmit config */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR" data-ref="_M/MTD_BCR">MTD_BCR</dfn>			0x1c		/* Bus command */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MTD_TXPDR" data-ref="_M/MTD_TXPDR">MTD_TXPDR</dfn>		0x20		/* Transmit polling demand */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MTD_RXPDR" data-ref="_M/MTD_RXPDR">MTD_RXPDR</dfn>		0x24		/* Receive polling demand */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MTD_RCWP" data-ref="_M/MTD_RCWP">MTD_RCWP</dfn>		0x28		/* Receive word pointer */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MTD_TXLBA" data-ref="_M/MTD_TXLBA">MTD_TXLBA</dfn>		0x2c		/* Transmit list base addr */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MTD_RXLBA" data-ref="_M/MTD_RXLBA">MTD_RXLBA</dfn>		0x30		/* Receive list base addr */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR" data-ref="_M/MTD_ISR">MTD_ISR</dfn>			0x34		/* Interrupt Status Register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR" data-ref="_M/MTD_IMR">MTD_IMR</dfn>			0x38		/* Interrupt Mask Register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MTD_FHLT" data-ref="_M/MTD_FHLT">MTD_FHLT</dfn>		0x3c		/* Flow ctrl high/low thresh */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MTD_MIIMGT" data-ref="_M/MTD_MIIMGT">MTD_MIIMGT</dfn>		0x40		/* ROM and MII management */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MTD_TALLY" data-ref="_M/MTD_TALLY">MTD_TALLY</dfn>		0x44		/* Tally ctr for CRC &amp; MPA */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MTD_TSR" data-ref="_M/MTD_TSR">MTD_TSR</dfn>			0x48		/* Tally ctr for TSR */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MTD_PHYBASE" data-ref="_M/MTD_PHYBASE">MTD_PHYBASE</dfn>		0x4c		/* PHY status &amp; control */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MTD_OUI" data-ref="_M/MTD_OUI">MTD_OUI</dfn>			0x50		/* OUI register */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR" data-ref="_M/MTD_LPAR">MTD_LPAR</dfn>		0x54		/* Link Partner, Advertisement */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR" data-ref="_M/MTD_WUECSR">MTD_WUECSR</dfn>		0x5c		/* Wake-up Events CSR */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MTD_ALL_ADDR" data-ref="_M/MTD_ALL_ADDR">MTD_ALL_ADDR</dfn>		0xffffffff	/* Mask all addresses */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MTD_TXPDR_DEMAND" data-ref="_M/MTD_TXPDR_DEMAND">MTD_TXPDR_DEMAND</dfn>	0xffffffff	/* Demand transmit polling */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/MTD_RXPDR_DEMAND" data-ref="_M/MTD_RXPDR_DEMAND">MTD_RXPDR_DEMAND</dfn>	0xffffffff	/* Demand receive polling */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* PHY registers */</i></td></tr>
<tr><th id="62">62</th><td><i>/* Basic mode control register */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_BMCR" data-ref="_M/MTD_PHY_BMCR">MTD_PHY_BMCR</dfn>		0x00</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Bus Command Register */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_RSRVD1" data-ref="_M/MTD_BCR_RSRVD1">MTD_BCR_RSRVD1</dfn>		0xfffffc00	/* Bits [31:10] are reserved */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_PROG" data-ref="_M/MTD_BCR_PROG">MTD_BCR_PROG</dfn>		0x00000200	/* Programming */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_RLE" data-ref="_M/MTD_BCR_RLE">MTD_BCR_RLE</dfn>		0x00000100	/* Read Line command Enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_RME" data-ref="_M/MTD_BCR_RME">MTD_BCR_RME</dfn>		0x00000080	/* Read Multiple cmd Enable */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_WIE" data-ref="_M/MTD_BCR_WIE">MTD_BCR_WIE</dfn>		0x00000040	/* Write and Inval. cmd Enab. */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN1" data-ref="_M/MTD_BCR_BLEN1">MTD_BCR_BLEN1</dfn>		0x00000000	/* 1 dword burst length */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN4" data-ref="_M/MTD_BCR_BLEN4">MTD_BCR_BLEN4</dfn>		0x00000008	/* 4 dwords burst length */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN8" data-ref="_M/MTD_BCR_BLEN8">MTD_BCR_BLEN8</dfn>		0x00000010	/* 8 dwords burst length */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN16" data-ref="_M/MTD_BCR_BLEN16">MTD_BCR_BLEN16</dfn>		0x00000018	/* 16 dwords burst length */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN32" data-ref="_M/MTD_BCR_BLEN32">MTD_BCR_BLEN32</dfn>		0x00000020	/* 32 dwords burst length */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN64" data-ref="_M/MTD_BCR_BLEN64">MTD_BCR_BLEN64</dfn>		0x00000028	/* 64 dwords burst length */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN128" data-ref="_M/MTD_BCR_BLEN128">MTD_BCR_BLEN128</dfn>		0x00000030	/* 128 dwords burst length */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_BLEN512" data-ref="_M/MTD_BCR_BLEN512">MTD_BCR_BLEN512</dfn>		0x00000038	/* 512 dwords burst length */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_RSVRD0" data-ref="_M/MTD_BCR_RSVRD0">MTD_BCR_RSVRD0</dfn>		0x00000006	/* Bits [2:1] are reserved */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MTD_BCR_RESET" data-ref="_M/MTD_BCR_RESET">MTD_BCR_RESET</dfn>		0x00000001	/* Software reset */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MTD_TIMEOUT" data-ref="_M/MTD_TIMEOUT">MTD_TIMEOUT</dfn>		1000		/* Timeout when resetting */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* Transmit configuration register */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_RUN" data-ref="_M/MTD_TX_RUN">MTD_TX_RUN</dfn>		0x80000000	/* Transmit running status */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_RSRVD1" data-ref="_M/MTD_TX_RSRVD1">MTD_TX_RSRVD1</dfn>		0x60000000	/* Bits [14:13] are reserved */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_BACKOPT" data-ref="_M/MTD_TX_BACKOPT">MTD_TX_BACKOPT</dfn>		0x10000000	/* Optional backoff */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_FASTBACK" data-ref="_M/MTD_TX_FASTBACK">MTD_TX_FASTBACK</dfn>		0x08000000	/* Fast back-off */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_RSRVD0" data-ref="_M/MTD_TX_RSRVD0">MTD_TX_RSRVD0</dfn>		0x04000000	/* Bit 10 is reserved */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_ENH" data-ref="_M/MTD_TX_ENH">MTD_TX_ENH</dfn>		0x02000000	/* Enhanced mode */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_FCTL" data-ref="_M/MTD_TX_FCTL">MTD_TX_FCTL</dfn>		0x01000000	/* Transmit fctl packet enable*/</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_64" data-ref="_M/MTD_TX_64">MTD_TX_64</dfn>		0x00000000	/* 64 bytes */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_32" data-ref="_M/MTD_TX_32">MTD_TX_32</dfn>		0x00200000	/* 32 bytes */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_128" data-ref="_M/MTD_TX_128">MTD_TX_128</dfn>		0x00400000	/* 128 bytes */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_256" data-ref="_M/MTD_TX_256">MTD_TX_256</dfn>		0x00600000	/* 256 bytes */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_512" data-ref="_M/MTD_TX_512">MTD_TX_512</dfn>		0x00800000	/* 512 bytes */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_768" data-ref="_M/MTD_TX_768">MTD_TX_768</dfn>		0x00a00000	/* 768 bytes */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_1024" data-ref="_M/MTD_TX_1024">MTD_TX_1024</dfn>		0x00c00000	/* 1024 bytes */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_STFWD" data-ref="_M/MTD_TX_STFWD">MTD_TX_STFWD</dfn>		0x00e00000	/* Store and forward */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_FDPLX" data-ref="_M/MTD_TX_FDPLX">MTD_TX_FDPLX</dfn>		0x00100000	/* Full duplex mode */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_SPD10" data-ref="_M/MTD_TX_SPD10">MTD_TX_SPD10</dfn>		0x00080000	/* Port speed is 10M */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_ENABLE" data-ref="_M/MTD_TX_ENABLE">MTD_TX_ENABLE</dfn>		0x00040000	/* Transmit enable */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_LPBACK" data-ref="_M/MTD_TX_LPBACK">MTD_TX_LPBACK</dfn>		0x00020000	/* Loopback mode bit 1 */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MTD_TX_LPBACKZERO" data-ref="_M/MTD_TX_LPBACKZERO">MTD_TX_LPBACKZERO</dfn>	0x00010000	/* Loopback mode bit 0 */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Receive configuration register */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_RUN" data-ref="_M/MTD_RX_RUN">MTD_RX_RUN</dfn>		0x00008000	/* Receive running status */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_EARLY" data-ref="_M/MTD_RX_EARLY">MTD_RX_EARLY</dfn>		0x00004000	/* Early interrupt enable */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_FCTL" data-ref="_M/MTD_RX_FCTL">MTD_RX_FCTL</dfn>		0x00002000	/* Receive fctl packet enable */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_FANA" data-ref="_M/MTD_RX_FANA">MTD_RX_FANA</dfn>		0x00001000	/* Fctl address undefined(n/a)*/</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_BLEN" data-ref="_M/MTD_RX_BLEN">MTD_RX_BLEN</dfn>		0x00000800	/* Receive burst len enable */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_512" data-ref="_M/MTD_RX_512">MTD_RX_512</dfn>		0x00000700	/* 512 words */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_128" data-ref="_M/MTD_RX_128">MTD_RX_128</dfn>		0x00000600	/* 128 words */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_64" data-ref="_M/MTD_RX_64">MTD_RX_64</dfn>		0x00000500	/* 64 words */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_32" data-ref="_M/MTD_RX_32">MTD_RX_32</dfn>		0x00000400	/* 32 words */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_16" data-ref="_M/MTD_RX_16">MTD_RX_16</dfn>		0x00000300	/* 16 words */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_8" data-ref="_M/MTD_RX_8">MTD_RX_8</dfn>		0x00000200	/* 8 words */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_4" data-ref="_M/MTD_RX_4">MTD_RX_4</dfn>		0x00000100	/* 4 words */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_1" data-ref="_M/MTD_RX_1">MTD_RX_1</dfn>		0x00000000	/* 1 word */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_PROM" data-ref="_M/MTD_RX_PROM">MTD_RX_PROM</dfn>		0x00000080	/* Promiscuous mode */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_ABROAD" data-ref="_M/MTD_RX_ABROAD">MTD_RX_ABROAD</dfn>		0x00000040	/* Accept broadcast */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_AMULTI" data-ref="_M/MTD_RX_AMULTI">MTD_RX_AMULTI</dfn>		0x00000020	/* Accept multicast */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_ARP" data-ref="_M/MTD_RX_ARP">MTD_RX_ARP</dfn>		0x00000008	/* Receive runt packet */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_ALP" data-ref="_M/MTD_RX_ALP">MTD_RX_ALP</dfn>		0x00000004	/* Receive long packet */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_ERRP" data-ref="_M/MTD_RX_ERRP">MTD_RX_ERRP</dfn>		0x00000002	/* Receive error packet */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MTD_RX_ENABLE" data-ref="_M/MTD_RX_ENABLE">MTD_RX_ENABLE</dfn>		0x00000001	/* Receive enable */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* Interrupt Status Register */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RSRVD1" data-ref="_M/MTD_ISR_RSRVD1">MTD_ISR_RSRVD1</dfn>		0xfff80000	/* Bits [31:19] are reserved */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_PDF" data-ref="_M/MTD_ISR_PDF">MTD_ISR_PDF</dfn>		0x00040000	/* Parallel Detection Fault */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RFCON" data-ref="_M/MTD_ISR_RFCON">MTD_ISR_RFCON</dfn>		0x00020000	/* Receive FCtl xON packet */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MRD_ISR_RFCOFF" data-ref="_M/MRD_ISR_RFCOFF">MRD_ISR_RFCOFF</dfn>		0x00010000	/* Receive FCtl xOFF packet */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_LSC" data-ref="_M/MTD_ISR_LSC">MTD_ISR_LSC</dfn>		0x00008000	/* Link Status Change */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_ANC" data-ref="_M/MTD_ISR_ANC">MTD_ISR_ANC</dfn>		0x00004000	/* Autonegotiation complete */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_FBUSERR" data-ref="_M/MTD_ISR_FBUSERR">MTD_ISR_FBUSERR</dfn>		0x00002000	/* Fatal bus error */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_PARERR" data-ref="_M/MTD_ISR_PARERR">MTD_ISR_PARERR</dfn>		0x00000000	/* Parity error */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_MASTERR" data-ref="_M/MTD_ISR_MASTERR">MTD_ISR_MASTERR</dfn>		0x00000800	/* Master error */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_TARERR" data-ref="_M/MTD_ISR_TARERR">MTD_ISR_TARERR</dfn>		0x00001000	/* Target error */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_TXUNDER" data-ref="_M/MTD_ISR_TXUNDER">MTD_ISR_TXUNDER</dfn>		0x00000400	/* Transmit underflow */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RXOVER" data-ref="_M/MTD_ISR_RXOVER">MTD_ISR_RXOVER</dfn>		0x00000200	/* Receive overflow */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_TXEARLY" data-ref="_M/MTD_ISR_TXEARLY">MTD_ISR_TXEARLY</dfn>		0x00000100	/* Transmit early int */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RXEARLY" data-ref="_M/MTD_ISR_RXEARLY">MTD_ISR_RXEARLY</dfn>		0x00000080	/* Receive early int */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_CTROVER" data-ref="_M/MTD_ISR_CTROVER">MTD_ISR_CTROVER</dfn>		0x00000040	/* Counter overflow */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RXBUN" data-ref="_M/MTD_ISR_RXBUN">MTD_ISR_RXBUN</dfn>		0x00000020	/* Receive buffer n/a */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_TXBUN" data-ref="_M/MTD_ISR_TXBUN">MTD_ISR_TXBUN</dfn>		0x00000010	/* Transmit buffer n/a */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_TXIRQ" data-ref="_M/MTD_ISR_TXIRQ">MTD_ISR_TXIRQ</dfn>		0x00000008	/* Transmit interrupt */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RXIRQ" data-ref="_M/MTD_ISR_RXIRQ">MTD_ISR_RXIRQ</dfn>		0x00000004	/* Receive interrupt */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RXERR" data-ref="_M/MTD_ISR_RXERR">MTD_ISR_RXERR</dfn>		0x00000002	/* Receive error */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_RSRVD0" data-ref="_M/MTD_ISR_RSRVD0">MTD_ISR_RSRVD0</dfn>		0x00000001	/* Bit 1 is reserved */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_MASK" data-ref="_M/MTD_ISR_MASK">MTD_ISR_MASK</dfn>		MTD_ISR_TXIRQ | MTD_ISR_RXIRQ | MTD_ISR_RXBUN \</u></td></tr>
<tr><th id="152">152</th><td><u>				| MTD_ISR_RXERR | MTD_ISR_PDF \</u></td></tr>
<tr><th id="153">153</th><td><u>				| MTD_ISR_FBUSERR | MTD_ISR_TXUNDER \</u></td></tr>
<tr><th id="154">154</th><td><u>				| MTD_ISR_RXOVER | MTD_ISR_PARERR \</u></td></tr>
<tr><th id="155">155</th><td><u>				| MTD_ISR_MASTERR | MTD_ISR_TARERR</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/MTD_ISR_ENABLE" data-ref="_M/MTD_ISR_ENABLE">MTD_ISR_ENABLE</dfn>		0xffffffff	/* Enable interrupts */</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* Interrupt Mask Register. Essentially the same as ISR */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RSRVD2" data-ref="_M/MTD_IMR_RSRVD2">MTD_IMR_RSRVD2</dfn>		0xfff80000	/* Bits [31:19] are reserved */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_PDF" data-ref="_M/MTD_IMR_PDF">MTD_IMR_PDF</dfn>		0x00040000	/* Parallel Detection Fault */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RFCON" data-ref="_M/MTD_IMR_RFCON">MTD_IMR_RFCON</dfn>		0x00020000	/* Receive FCtl xON packet */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MRD_IMR_RFCOFF" data-ref="_M/MRD_IMR_RFCOFF">MRD_IMR_RFCOFF</dfn>		0x00010000	/* Receive FCtl xOFF packet */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_LSC" data-ref="_M/MTD_IMR_LSC">MTD_IMR_LSC</dfn>		0x00008000	/* Link Status Change */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_ANC" data-ref="_M/MTD_IMR_ANC">MTD_IMR_ANC</dfn>		0x00004000	/* Autonegotiation complete */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_FBUSERR" data-ref="_M/MTD_IMR_FBUSERR">MTD_IMR_FBUSERR</dfn>		0x00002000	/* Fatal bus error */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RSRVD1" data-ref="_M/MTD_IMR_RSRVD1">MTD_IMR_RSRVD1</dfn>		0x00001800	/* Bits [12:11] are reserved */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_TXUNDER" data-ref="_M/MTD_IMR_TXUNDER">MTD_IMR_TXUNDER</dfn>		0x00000400	/* Transmit underflow */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RXOVER" data-ref="_M/MTD_IMR_RXOVER">MTD_IMR_RXOVER</dfn>		0x00000200	/* Receive overflow */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_TXEARLY" data-ref="_M/MTD_IMR_TXEARLY">MTD_IMR_TXEARLY</dfn>		0x00000100	/* Transmit early int */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RXEARLY" data-ref="_M/MTD_IMR_RXEARLY">MTD_IMR_RXEARLY</dfn>		0x00000080	/* Receive early int */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_CTROVER" data-ref="_M/MTD_IMR_CTROVER">MTD_IMR_CTROVER</dfn>		0x00000040	/* Counter overflow */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RXBUN" data-ref="_M/MTD_IMR_RXBUN">MTD_IMR_RXBUN</dfn>		0x00000020	/* Receive buffer n/a */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_TXBUN" data-ref="_M/MTD_IMR_TXBUN">MTD_IMR_TXBUN</dfn>		0x00000010	/* Transmit buffer n/a */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_TXIRQ" data-ref="_M/MTD_IMR_TXIRQ">MTD_IMR_TXIRQ</dfn>		0x00000008	/* Transmit interrupt */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RXIRQ" data-ref="_M/MTD_IMR_RXIRQ">MTD_IMR_RXIRQ</dfn>		0x00000004	/* Receive interrupt */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RXERR" data-ref="_M/MTD_IMR_RXERR">MTD_IMR_RXERR</dfn>		0x00000002	/* Receive error */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_RSRVD0" data-ref="_M/MTD_IMR_RSRVD0">MTD_IMR_RSRVD0</dfn>		0x00000001	/* Bit 1 is reserved */</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/MTD_IMR_MASK" data-ref="_M/MTD_IMR_MASK">MTD_IMR_MASK</dfn>		MTD_IMR_TXIRQ | MTD_IMR_RXIRQ | MTD_IMR_RXBUN \</u></td></tr>
<tr><th id="181">181</th><td><u>				| MTD_IMR_RXERR | MTD_IMR_PDF \</u></td></tr>
<tr><th id="182">182</th><td><u>				| MTD_IMR_FBUSERR | MTD_IMR_TXUNDER \</u></td></tr>
<tr><th id="183">183</th><td><u>				| MTD_IMR_RXOVER</u> \</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* Tally counters for CRC and MPA */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/MTD_TALLY_CRCOVER" data-ref="_M/MTD_TALLY_CRCOVER">MTD_TALLY_CRCOVER</dfn>	0x80000000	/* CRC tally ctr overflow */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/MTD_TALLY_NCRCERR" data-ref="_M/MTD_TALLY_NCRCERR">MTD_TALLY_NCRCERR</dfn>	0x7fff0000	/* Number of CRC errors */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/MTD_TALLY_MPAOVER" data-ref="_M/MTD_TALLY_MPAOVER">MTD_TALLY_MPAOVER</dfn>	0x00008000	/* MPA tally ctr overflow */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/MTD_TALLY_NMPAERR" data-ref="_M/MTD_TALLY_NMPAERR">MTD_TALLY_NMPAERR</dfn>	0x00007fff	/* Number of MPA errors */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* Tally counters for Transmit Status Report */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/MTD_TSR_NABORT" data-ref="_M/MTD_TSR_NABORT">MTD_TSR_NABORT</dfn>		0xff000000	/* Number of aborted packets */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/MTD_TSR_NLCOL" data-ref="_M/MTD_TSR_NLCOL">MTD_TSR_NLCOL</dfn>		0x00ff0000	/* Number of late collisions */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/MTD_TSR_NRETRY" data-ref="_M/MTD_TSR_NRETRY">MTD_TSR_NRETRY</dfn>		0x0000ffff	/* Number of transm. retries */</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/* Wake-Up Events Control and Status Register */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_RSRVD1" data-ref="_M/MTD_WUECSR_RSRVD1">MTD_WUECSR_RSRVD1</dfn>	0xfffff000	/* Bits [31:12] are reserved */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_FRCWKUP" data-ref="_M/MTD_WUECSR_FRCWKUP">MTD_WUECSR_FRCWKUP</dfn>	0x00000800	/* Force Wake Up LAN mode */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_STATCHG" data-ref="_M/MTD_WUECSR_STATCHG">MTD_WUECSR_STATCHG</dfn>	0x00000400	/* Status Change enable */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_AGU" data-ref="_M/MTD_WUECSR_AGU">MTD_WUECSR_AGU</dfn>		0x00000200	/* Accept Global Unicast */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_WUPOP" data-ref="_M/MTD_WUECSR_WUPOP">MTD_WUECSR_WUPOP</dfn>	0x00000100	/* Wake Up Pin Output Pattern */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_WUPPROP" data-ref="_M/MTD_WUECSR_WUPPROP">MTD_WUECSR_WUPPROP</dfn>	0x00000080	/* Wake Up Pin Property */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_LCD" data-ref="_M/MTD_WUECSR_LCD">MTD_WUECSR_LCD</dfn>		0x00000040	/* Link Change Detected */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_MPR" data-ref="_M/MTD_WUECSR_MPR">MTD_WUECSR_MPR</dfn>		0x00000020	/* Magic Packet Received */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_WUFR" data-ref="_M/MTD_WUECSR_WUFR">MTD_WUECSR_WUFR</dfn>		0x00000010	/* Wake Up Frame Received */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_RSRVD0" data-ref="_M/MTD_WUECSR_RSRVD0">MTD_WUECSR_RSRVD0</dfn>	0x00000008	/* Unspecified! */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_LCE" data-ref="_M/MTD_WUECSR_LCE">MTD_WUECSR_LCE</dfn>		0x00000004	/* Link Change Enable */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_MPE" data-ref="_M/MTD_WUECSR_MPE">MTD_WUECSR_MPE</dfn>		0x00000002	/* Magic Packet Enable */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MTD_WUECSR_WUFE" data-ref="_M/MTD_WUECSR_WUFE">MTD_WUECSR_WUFE</dfn>		0x00000001	/* Wake Up Frame Enable */</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/*</i></td></tr>
<tr><th id="213">213</th><td><i> * Note: We should probably move the following info to a new PHY driver.</i></td></tr>
<tr><th id="214">214</th><td><i> * Or maybe remove them anyway, but we might need them someday so leave them</i></td></tr>
<tr><th id="215">215</th><td><i> *  here for now.</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><i>/* PHY Control and Status Register */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_T4" data-ref="_M/MTD_PHY_T4">MTD_PHY_T4</dfn>		0x80000000	/* T4 operation capability */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_TXFD" data-ref="_M/MTD_PHY_TXFD">MTD_PHY_TXFD</dfn>		0x40000000	/* 100-TX Full Duplex cap. */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_TXHD" data-ref="_M/MTD_PHY_TXHD">MTD_PHY_TXHD</dfn>		0x20000000	/* 100-TX Half Duplex cap. */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_TPFD" data-ref="_M/MTD_PHY_TPFD">MTD_PHY_TPFD</dfn>		0x10000000	/* 10-TP Full Duplex cap. */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_TPHD" data-ref="_M/MTD_PHY_TPHD">MTD_PHY_TPHD</dfn>		0x08000000	/* 10-TP Half Duplex cap. */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RSRVD2" data-ref="_M/MTD_PHY_RSRVD2">MTD_PHY_RSRVD2</dfn>		0x07c00000	/* Bits [16:22] are reserved */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_ANC" data-ref="_M/MTD_PHY_ANC">MTD_PHY_ANC</dfn>		0x00200000	/* Autonegotiation complete */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RMTFAULT" data-ref="_M/MTD_PHY_RMTFAULT">MTD_PHY_RMTFAULT</dfn>	0x00100000	/* Remote fault */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_AUTONEG" data-ref="_M/MTD_PHY_AUTONEG">MTD_PHY_AUTONEG</dfn>		0x00080000	/* Autonegotiation */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_LINK" data-ref="_M/MTD_PHY_LINK">MTD_PHY_LINK</dfn>		0x00040000	/* Link status */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_JABBER" data-ref="_M/MTD_PHY_JABBER">MTD_PHY_JABBER</dfn>		0x00020000	/* Jabber detected */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_EXTREG" data-ref="_M/MTD_PHY_EXTREG">MTD_PHY_EXTREG</dfn>		0x00010000	/* Extended register exists */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RESET" data-ref="_M/MTD_PHY_RESET">MTD_PHY_RESET</dfn>		0x00008000	/* Reset PHY registers */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_LPBACK" data-ref="_M/MTD_PHY_LPBACK">MTD_PHY_LPBACK</dfn>		0x00004000	/* Loopback select */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_SPEED" data-ref="_M/MTD_PHY_SPEED">MTD_PHY_SPEED</dfn>		0x00002000	/* Speed select */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_ANEN" data-ref="_M/MTD_PHY_ANEN">MTD_PHY_ANEN</dfn>		0x00001000	/* Autoneg enable */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_POWDWN" data-ref="_M/MTD_PHY_POWDWN">MTD_PHY_POWDWN</dfn>		0x00000800	/* Power-down */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RSRVD1" data-ref="_M/MTD_PHY_RSRVD1">MTD_PHY_RSRVD1</dfn>		0x00000400	/* Bit 10 is reserved */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RESTAN" data-ref="_M/MTD_PHY_RESTAN">MTD_PHY_RESTAN</dfn>		0x00000200	/* Restart Autoneg */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_DUPLEX" data-ref="_M/MTD_PHY_DUPLEX">MTD_PHY_DUPLEX</dfn>		0x00000100	/* Duplex select */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_COLTST" data-ref="_M/MTD_PHY_COLTST">MTD_PHY_COLTST</dfn>		0x00000080	/* Collision test enable */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MTD_PHY_RSRVD0" data-ref="_M/MTD_PHY_RSRVD0">MTD_PHY_RSRVD0</dfn>		0x0000007f	/* Bits [6:0] are reserved */</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* OUI register */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MTD_OUI_HIGH" data-ref="_M/MTD_OUI_HIGH">MTD_OUI_HIGH</dfn>		0xfc000000	/* OUI High register (0x34) */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/MTD_OUI_PARTNO" data-ref="_M/MTD_OUI_PARTNO">MTD_OUI_PARTNO</dfn>		0x02f00000	/* Part number (0x0) */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/MTD_OUI_REVISION" data-ref="_M/MTD_OUI_REVISION">MTD_OUI_REVISION</dfn>	0x000f0000	/* Revision number (0x0) */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/MTD_OUI_LOW" data-ref="_M/MTD_OUI_LOW">MTD_OUI_LOW</dfn>		0x0000ffff	/* OUI Low register (0x0302) */</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/* Link Partner Ability Register and Advertisement Register */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_NEXTPAGE" data-ref="_M/MTD_LPAR_LP_NEXTPAGE">MTD_LPAR_LP_NEXTPAGE</dfn>	0x80000000	/* Next page */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_ACK" data-ref="_M/MTD_LPAR_LP_ACK">MTD_LPAR_LP_ACK</dfn>		0x40000000	/* Acknowledge */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_RMTFAULT" data-ref="_M/MTD_LPAR_LP_RMTFAULT">MTD_LPAR_LP_RMTFAULT</dfn>	0x20000000	/* Remote fault detected */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_RSRVD1" data-ref="_M/MTD_LPAR_RSRVD1">MTD_LPAR_RSRVD1</dfn>		0x1c000000	/* Bits [28:26] are reserved */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_T4" data-ref="_M/MTD_LPAR_LP_T4">MTD_LPAR_LP_T4</dfn>		0x02000000	/* Capable of T4 operation */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_TXFD" data-ref="_M/MTD_LPAR_LP_TXFD">MTD_LPAR_LP_TXFD</dfn>	0x01000000	/* Cap. of 100-TX Full Duplex */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_TXHD" data-ref="_M/MTD_LPAR_LP_TXHD">MTD_LPAR_LP_TXHD</dfn>	0x00800000	/* Cap. of 100-TX Half Duplex */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_TPFD" data-ref="_M/MTD_LPAR_LP_TPFD">MTD_LPAR_LP_TPFD</dfn>	0x00400000	/* Cap. of 10-TP Full Duplex */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_LP_TPHD" data-ref="_M/MTD_LPAR_LP_TPHD">MTD_LPAR_LP_TPHD</dfn>	0x00200000	/* Cap. of 10-TP Half Duplex */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_SELECTOR1" data-ref="_M/MTD_LPAR_SELECTOR1">MTD_LPAR_SELECTOR1</dfn>	0x001f0000	/* Selector field 1 */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_NEXTPAGE" data-ref="_M/MTD_LPAR_AD_NEXTPAGE">MTD_LPAR_AD_NEXTPAGE</dfn>	0x00008000	/* Next page */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_ACK" data-ref="_M/MTD_LPAR_AD_ACK">MTD_LPAR_AD_ACK</dfn>		0x00004000	/* Acknowledge */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_RMTFAULT" data-ref="_M/MTD_LPAR_AD_RMTFAULT">MTD_LPAR_AD_RMTFAULT</dfn>	0x00002000	/* Remote fault detected */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_RSRVD0" data-ref="_M/MTD_LPAR_RSRVD0">MTD_LPAR_RSRVD0</dfn>		0x00001c00	/* Bits [12:10] are reserved */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_T4" data-ref="_M/MTD_LPAR_AD_T4">MTD_LPAR_AD_T4</dfn>		0x00000200	/* Capable of T4 operation */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_TXFD" data-ref="_M/MTD_LPAR_AD_TXFD">MTD_LPAR_AD_TXFD</dfn>	0x00000100	/* Cap. of 100-TX Full Duplex */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_TXHD" data-ref="_M/MTD_LPAR_AD_TXHD">MTD_LPAR_AD_TXHD</dfn>	0x00000080	/* Cap. of 100-TX Half Duplex */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_TPFD" data-ref="_M/MTD_LPAR_AD_TPFD">MTD_LPAR_AD_TPFD</dfn>	0x00000040	/* Cap. of 10-TP Full Duplex */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_AD_TPHD" data-ref="_M/MTD_LPAR_AD_TPHD">MTD_LPAR_AD_TPHD</dfn>	0x00000020	/* Cap. of 10-TP Half Duplex */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/MTD_LPAR_SELECTOR0" data-ref="_M/MTD_LPAR_SELECTOR0">MTD_LPAR_SELECTOR0</dfn>	0x0000001f	/* Selector field 0 */</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='mtd803.c.html'>netbsd/sys/dev/ic/mtd803.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
