

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15'
================================================================
* Date:           Tue Dec 17 08:58:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28813|    28813|  0.115 ms|  0.115 ms|  28813|  28813|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1259_14_VITIS_LOOP_1260_15  |    28811|    28811|        20|          8|          1|  3600|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      525|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     2835|     3560|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1636|    -|
|Register             |        -|     -|     1766|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4601|     5721|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U520    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U521    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U522    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U523    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U524    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U525    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U526    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U529    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U530    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U533    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U534    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U537    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U538    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U541    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U542    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |sparsemux_31_4_32_1_1_U527  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U528  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U531  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U532  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U535  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U536  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U539  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U540  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U543  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U544  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U545  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U546  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U547  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U548  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U549  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |sparsemux_31_4_32_1_1_U550  |sparsemux_31_4_32_1_1  |        0|   0|    0|   65|    0|
    |urem_8ns_5ns_4_12_1_U505    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U506    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U507    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U508    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U509    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U510    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U511    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U512    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U513    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U514    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U515    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U516    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U517    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U518    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U519    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|   0| 2835| 3560|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1259_1_fu_2408_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln1259_fu_2659_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln1260_1_fu_2605_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln1260_fu_2600_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln1264_10_fu_3317_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_11_fu_3526_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_12_fu_3553_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_13_fu_3762_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_14_fu_3789_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_15_fu_4015_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1264_1_fu_3835_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_2_fu_3863_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_3_fu_2719_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_4_fu_2747_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_5_fu_2818_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_6_fu_2845_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_7_fu_3054_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_8_fu_3081_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_9_fu_3290_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1264_fu_4039_p2       |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage3_11001   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1259_fu_2402_p2      |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln1260_fu_2420_p2      |      icmp|   0|  0|  12|           4|           2|
    |grp_fu_2446_p0              |        or|   0|  0|   8|           8|           1|
    |grp_fu_2462_p0              |        or|   0|  0|   8|           8|           2|
    |grp_fu_2473_p0              |        or|   0|  0|   8|           8|           2|
    |grp_fu_2484_p0              |        or|   0|  0|   8|           8|           3|
    |grp_fu_2495_p0              |        or|   0|  0|   8|           8|           3|
    |grp_fu_2506_p0              |        or|   0|  0|   8|           8|           3|
    |grp_fu_2517_p0              |        or|   0|  0|   8|           8|           3|
    |grp_fu_2528_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2539_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2550_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2561_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2572_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2583_p0              |        or|   0|  0|   8|           8|           4|
    |grp_fu_2594_p0              |        or|   0|  0|   8|           8|           4|
    |select_ln1259_1_fu_2703_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1259_fu_2426_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln1260_fu_2610_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 525|         349|         259|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  49|          9|    1|          9|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar141_load         |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |gmem3_blk_n_W                           |   9|          2|    1|          2|
    |i_fu_178                                |   9|          2|    8|         16|
    |indvar141_fu_174                        |   9|          2|    4|          8|
    |indvar_flatten27_fu_182                 |   9|          2|   12|         24|
    |j_fu_170                                |   9|          2|    8|         16|
    |v3_10_address0                          |  49|          9|   12|        108|
    |v3_10_address1                          |  49|          9|   12|        108|
    |v3_11_address0                          |  49|          9|   12|        108|
    |v3_11_address1                          |  49|          9|   12|        108|
    |v3_12_address0                          |  49|          9|   12|        108|
    |v3_12_address1                          |  49|          9|   12|        108|
    |v3_13_address0                          |  49|          9|   12|        108|
    |v3_13_address1                          |  49|          9|   12|        108|
    |v3_14_address0                          |  49|          9|   12|        108|
    |v3_14_address1                          |  49|          9|   12|        108|
    |v3_1_address0                           |  49|          9|   12|        108|
    |v3_1_address1                           |  49|          9|   12|        108|
    |v3_2_address0                           |  49|          9|   12|        108|
    |v3_2_address1                           |  49|          9|   12|        108|
    |v3_3_address0                           |  49|          9|   12|        108|
    |v3_3_address1                           |  49|          9|   12|        108|
    |v3_4_address0                           |  49|          9|   12|        108|
    |v3_4_address1                           |  49|          9|   12|        108|
    |v3_5_address0                           |  49|          9|   12|        108|
    |v3_5_address1                           |  49|          9|   12|        108|
    |v3_6_address0                           |  49|          9|   12|        108|
    |v3_6_address1                           |  49|          9|   12|        108|
    |v3_7_address0                           |  49|          9|   12|        108|
    |v3_7_address1                           |  49|          9|   12|        108|
    |v3_8_address0                           |  49|          9|   12|        108|
    |v3_8_address1                           |  49|          9|   12|        108|
    |v3_9_address0                           |  49|          9|   12|        108|
    |v3_9_address1                           |  49|          9|   12|        108|
    |v3_address0                             |  49|          9|   12|        108|
    |v3_address1                             |  49|          9|   12|        108|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1636|        305|  423|       3373|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln1259_reg_4789                 |   8|   0|    8|          0|
    |add_ln1264_1_reg_5831               |  12|   0|   12|          0|
    |add_ln1264_2_reg_5836               |  12|   0|   12|          0|
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_178                            |   8|   0|    8|          0|
    |i_load_reg_4784                     |   8|   0|    8|          0|
    |icmp_ln1259_reg_4655                |   1|   0|    1|          0|
    |icmp_ln1259_reg_4655_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1260_reg_4664                |   1|   0|    1|          0|
    |icmp_ln1260_reg_4664_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar141_fu_174                    |   4|   0|    4|          0|
    |indvar141_load_reg_4659             |   4|   0|    4|          0|
    |indvar_flatten27_fu_182             |  12|   0|   12|          0|
    |j_fu_170                            |   8|   0|    8|          0|
    |or_ln1264_10_reg_4750               |   5|   0|    8|          3|
    |or_ln1264_11_reg_4756               |   6|   0|    8|          2|
    |or_ln1264_12_reg_4762               |   5|   0|    8|          3|
    |or_ln1264_13_reg_4768               |   5|   0|    8|          3|
    |or_ln1264_1_reg_4696                |   7|   0|    8|          1|
    |or_ln1264_2_reg_4702                |   6|   0|    8|          2|
    |or_ln1264_3_reg_4708                |   7|   0|    8|          1|
    |or_ln1264_4_reg_4714                |   6|   0|    8|          2|
    |or_ln1264_5_reg_4720                |   6|   0|    8|          2|
    |or_ln1264_6_reg_4726                |   5|   0|    8|          3|
    |or_ln1264_7_reg_4732                |   7|   0|    8|          1|
    |or_ln1264_8_reg_4738                |   6|   0|    8|          2|
    |or_ln1264_9_reg_4744                |   6|   0|    8|          2|
    |or_ln1264_reg_4690                  |   7|   0|    8|          1|
    |or_ln1264_reg_4690_pp0_iter1_reg    |   7|   0|    8|          1|
    |reg_2255                            |  32|   0|   32|          0|
    |reg_2259                            |  32|   0|   32|          0|
    |reg_2263                            |  32|   0|   32|          0|
    |reg_2267                            |  32|   0|   32|          0|
    |reg_2271                            |  32|   0|   32|          0|
    |reg_2275                            |  32|   0|   32|          0|
    |reg_2279                            |  32|   0|   32|          0|
    |reg_2283                            |  32|   0|   32|          0|
    |reg_2287                            |  32|   0|   32|          0|
    |reg_2291                            |  32|   0|   32|          0|
    |reg_2295                            |  32|   0|   32|          0|
    |reg_2299                            |  32|   0|   32|          0|
    |reg_2303                            |  32|   0|   32|          0|
    |reg_2307                            |  32|   0|   32|          0|
    |reg_2311                            |  32|   0|   32|          0|
    |reg_2315                            |  32|   0|   32|          0|
    |reg_2319                            |  32|   0|   32|          0|
    |reg_2323                            |  32|   0|   32|          0|
    |reg_2327                            |  32|   0|   32|          0|
    |reg_2331                            |  32|   0|   32|          0|
    |reg_2335                            |  32|   0|   32|          0|
    |reg_2339                            |  32|   0|   32|          0|
    |reg_2343                            |  32|   0|   32|          0|
    |reg_2347                            |  32|   0|   32|          0|
    |reg_2351                            |  32|   0|   32|          0|
    |reg_2355                            |  32|   0|   32|          0|
    |reg_2359                            |  32|   0|   32|          0|
    |reg_2363                            |  32|   0|   32|          0|
    |reg_2367                            |  32|   0|   32|          0|
    |reg_2371                            |  32|   0|   32|          0|
    |select_ln1259_1_reg_4804            |   8|   0|    8|          0|
    |select_ln1259_reg_4670              |   8|   0|    8|          0|
    |tmp_126_reg_4809                    |   8|   0|   12|          4|
    |tmp_187_reg_4794                    |   5|   0|    5|          0|
    |tmp_188_reg_4799                    |   5|   0|    5|          0|
    |tmp_189_reg_4976                    |   5|   0|    5|          0|
    |tmp_190_reg_4981                    |   5|   0|    5|          0|
    |tmp_191_reg_5146                    |   5|   0|    5|          0|
    |tmp_192_reg_5151                    |   5|   0|    5|          0|
    |tmp_193_reg_5316                    |   5|   0|    5|          0|
    |tmp_194_reg_5321                    |   5|   0|    5|          0|
    |tmp_195_reg_5486                    |   5|   0|    5|          0|
    |tmp_196_reg_5491                    |   5|   0|    5|          0|
    |tmp_197_reg_5656                    |   5|   0|    5|          0|
    |tmp_198_reg_5661                    |   5|   0|    5|          0|
    |tmp_199_reg_5826                    |   5|   0|    5|          0|
    |tmp_37_reg_6171                     |  32|   0|   32|          0|
    |tmp_38_reg_6176                     |  32|   0|   32|          0|
    |tmp_39_reg_5156                     |  32|   0|   32|          0|
    |tmp_40_reg_5161                     |  32|   0|   32|          0|
    |tmp_41_reg_5326                     |  32|   0|   32|          0|
    |tmp_42_reg_5331                     |  32|   0|   32|          0|
    |tmp_43_reg_5496                     |  32|   0|   32|          0|
    |tmp_44_reg_5501                     |  32|   0|   32|          0|
    |tmp_45_reg_5666                     |  32|   0|   32|          0|
    |tmp_46_reg_5671                     |  32|   0|   32|          0|
    |tmp_47_reg_5841                     |  32|   0|   32|          0|
    |tmp_48_reg_5846                     |  32|   0|   32|          0|
    |tmp_49_reg_6156                     |  32|   0|   32|          0|
    |tmp_50_reg_6161                     |  32|   0|   32|          0|
    |tmp_51_reg_6181                     |  32|   0|   32|          0|
    |tmp_52_reg_6166                     |  32|   0|   32|          0|
    |tmp_reg_4774                        |   5|   0|    5|          0|
    |trunc_ln1264_reg_6076               |   4|   0|    4|          0|
    |trunc_ln_reg_4779                   |   4|   0|    4|          0|
    |urem_ln1264_1_reg_4991              |   4|   0|    4|          0|
    |urem_ln1264_reg_4986                |   4|   0|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1766|   0| 1799|         33|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_1259_14_VITIS_LOOP_1260_15|  return value|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|  512|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|   64|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|  512|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                                                      gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                                                      gmem3|       pointer|
|sext_ln64             |   in|   58|     ap_none|                                                  sext_ln64|        scalar|
|v3_address0           |  out|   12|   ap_memory|                                                         v3|         array|
|v3_ce0                |  out|    1|   ap_memory|                                                         v3|         array|
|v3_q0                 |   in|   32|   ap_memory|                                                         v3|         array|
|v3_address1           |  out|   12|   ap_memory|                                                         v3|         array|
|v3_ce1                |  out|    1|   ap_memory|                                                         v3|         array|
|v3_q1                 |   in|   32|   ap_memory|                                                         v3|         array|
|v3_1_address0         |  out|   12|   ap_memory|                                                       v3_1|         array|
|v3_1_ce0              |  out|    1|   ap_memory|                                                       v3_1|         array|
|v3_1_q0               |   in|   32|   ap_memory|                                                       v3_1|         array|
|v3_1_address1         |  out|   12|   ap_memory|                                                       v3_1|         array|
|v3_1_ce1              |  out|    1|   ap_memory|                                                       v3_1|         array|
|v3_1_q1               |   in|   32|   ap_memory|                                                       v3_1|         array|
|v3_2_address0         |  out|   12|   ap_memory|                                                       v3_2|         array|
|v3_2_ce0              |  out|    1|   ap_memory|                                                       v3_2|         array|
|v3_2_q0               |   in|   32|   ap_memory|                                                       v3_2|         array|
|v3_2_address1         |  out|   12|   ap_memory|                                                       v3_2|         array|
|v3_2_ce1              |  out|    1|   ap_memory|                                                       v3_2|         array|
|v3_2_q1               |   in|   32|   ap_memory|                                                       v3_2|         array|
|v3_3_address0         |  out|   12|   ap_memory|                                                       v3_3|         array|
|v3_3_ce0              |  out|    1|   ap_memory|                                                       v3_3|         array|
|v3_3_q0               |   in|   32|   ap_memory|                                                       v3_3|         array|
|v3_3_address1         |  out|   12|   ap_memory|                                                       v3_3|         array|
|v3_3_ce1              |  out|    1|   ap_memory|                                                       v3_3|         array|
|v3_3_q1               |   in|   32|   ap_memory|                                                       v3_3|         array|
|v3_4_address0         |  out|   12|   ap_memory|                                                       v3_4|         array|
|v3_4_ce0              |  out|    1|   ap_memory|                                                       v3_4|         array|
|v3_4_q0               |   in|   32|   ap_memory|                                                       v3_4|         array|
|v3_4_address1         |  out|   12|   ap_memory|                                                       v3_4|         array|
|v3_4_ce1              |  out|    1|   ap_memory|                                                       v3_4|         array|
|v3_4_q1               |   in|   32|   ap_memory|                                                       v3_4|         array|
|v3_5_address0         |  out|   12|   ap_memory|                                                       v3_5|         array|
|v3_5_ce0              |  out|    1|   ap_memory|                                                       v3_5|         array|
|v3_5_q0               |   in|   32|   ap_memory|                                                       v3_5|         array|
|v3_5_address1         |  out|   12|   ap_memory|                                                       v3_5|         array|
|v3_5_ce1              |  out|    1|   ap_memory|                                                       v3_5|         array|
|v3_5_q1               |   in|   32|   ap_memory|                                                       v3_5|         array|
|v3_6_address0         |  out|   12|   ap_memory|                                                       v3_6|         array|
|v3_6_ce0              |  out|    1|   ap_memory|                                                       v3_6|         array|
|v3_6_q0               |   in|   32|   ap_memory|                                                       v3_6|         array|
|v3_6_address1         |  out|   12|   ap_memory|                                                       v3_6|         array|
|v3_6_ce1              |  out|    1|   ap_memory|                                                       v3_6|         array|
|v3_6_q1               |   in|   32|   ap_memory|                                                       v3_6|         array|
|v3_7_address0         |  out|   12|   ap_memory|                                                       v3_7|         array|
|v3_7_ce0              |  out|    1|   ap_memory|                                                       v3_7|         array|
|v3_7_q0               |   in|   32|   ap_memory|                                                       v3_7|         array|
|v3_7_address1         |  out|   12|   ap_memory|                                                       v3_7|         array|
|v3_7_ce1              |  out|    1|   ap_memory|                                                       v3_7|         array|
|v3_7_q1               |   in|   32|   ap_memory|                                                       v3_7|         array|
|v3_8_address0         |  out|   12|   ap_memory|                                                       v3_8|         array|
|v3_8_ce0              |  out|    1|   ap_memory|                                                       v3_8|         array|
|v3_8_q0               |   in|   32|   ap_memory|                                                       v3_8|         array|
|v3_8_address1         |  out|   12|   ap_memory|                                                       v3_8|         array|
|v3_8_ce1              |  out|    1|   ap_memory|                                                       v3_8|         array|
|v3_8_q1               |   in|   32|   ap_memory|                                                       v3_8|         array|
|v3_9_address0         |  out|   12|   ap_memory|                                                       v3_9|         array|
|v3_9_ce0              |  out|    1|   ap_memory|                                                       v3_9|         array|
|v3_9_q0               |   in|   32|   ap_memory|                                                       v3_9|         array|
|v3_9_address1         |  out|   12|   ap_memory|                                                       v3_9|         array|
|v3_9_ce1              |  out|    1|   ap_memory|                                                       v3_9|         array|
|v3_9_q1               |   in|   32|   ap_memory|                                                       v3_9|         array|
|v3_10_address0        |  out|   12|   ap_memory|                                                      v3_10|         array|
|v3_10_ce0             |  out|    1|   ap_memory|                                                      v3_10|         array|
|v3_10_q0              |   in|   32|   ap_memory|                                                      v3_10|         array|
|v3_10_address1        |  out|   12|   ap_memory|                                                      v3_10|         array|
|v3_10_ce1             |  out|    1|   ap_memory|                                                      v3_10|         array|
|v3_10_q1              |   in|   32|   ap_memory|                                                      v3_10|         array|
|v3_11_address0        |  out|   12|   ap_memory|                                                      v3_11|         array|
|v3_11_ce0             |  out|    1|   ap_memory|                                                      v3_11|         array|
|v3_11_q0              |   in|   32|   ap_memory|                                                      v3_11|         array|
|v3_11_address1        |  out|   12|   ap_memory|                                                      v3_11|         array|
|v3_11_ce1             |  out|    1|   ap_memory|                                                      v3_11|         array|
|v3_11_q1              |   in|   32|   ap_memory|                                                      v3_11|         array|
|v3_12_address0        |  out|   12|   ap_memory|                                                      v3_12|         array|
|v3_12_ce0             |  out|    1|   ap_memory|                                                      v3_12|         array|
|v3_12_q0              |   in|   32|   ap_memory|                                                      v3_12|         array|
|v3_12_address1        |  out|   12|   ap_memory|                                                      v3_12|         array|
|v3_12_ce1             |  out|    1|   ap_memory|                                                      v3_12|         array|
|v3_12_q1              |   in|   32|   ap_memory|                                                      v3_12|         array|
|v3_13_address0        |  out|   12|   ap_memory|                                                      v3_13|         array|
|v3_13_ce0             |  out|    1|   ap_memory|                                                      v3_13|         array|
|v3_13_q0              |   in|   32|   ap_memory|                                                      v3_13|         array|
|v3_13_address1        |  out|   12|   ap_memory|                                                      v3_13|         array|
|v3_13_ce1             |  out|    1|   ap_memory|                                                      v3_13|         array|
|v3_13_q1              |   in|   32|   ap_memory|                                                      v3_13|         array|
|v3_14_address0        |  out|   12|   ap_memory|                                                      v3_14|         array|
|v3_14_ce0             |  out|    1|   ap_memory|                                                      v3_14|         array|
|v3_14_q0              |   in|   32|   ap_memory|                                                      v3_14|         array|
|v3_14_address1        |  out|   12|   ap_memory|                                                      v3_14|         array|
|v3_14_ce1             |  out|    1|   ap_memory|                                                      v3_14|         array|
|v3_14_q1              |   in|   32|   ap_memory|                                                      v3_14|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

