OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_10.28.11/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_10.28.11/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_10.28.11/tmp/routing/17-fill.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 208 pins.
[INFO ODB-0131]     Created 3901 components and 18390 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 14872 connections.
[INFO ODB-0133]     Created 1357 nets and 3518 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_10.28.11/tmp/routing/17-fill.def
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shiftregister
Die area:                 ( 0 0 ) ( 173770 184490 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     3901
Number of terminals:      208
Number of snets:          2
Number of nets:           1357

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 43.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 49174.
[INFO DRT-0033] mcon shape region query size = 43454.
[INFO DRT-0033] met1 shape region query size = 12012.
[INFO DRT-0033] via shape region query size = 750.
[INFO DRT-0033] met2 shape region query size = 404.
[INFO DRT-0033] via2 shape region query size = 600.
[INFO DRT-0033] met3 shape region query size = 402.
[INFO DRT-0033] via3 shape region query size = 600.
[INFO DRT-0033] met4 shape region query size = 173.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 64 pins.
[INFO DRT-0081]   Complete 37 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1263 groups.
#scanned instances     = 3901
#unique  instances     = 43
#stdCellGenAp          = 634
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 409
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3518
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 119.53 (MB), peak = 119.99 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     8028

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 26 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 25 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2913.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2485.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1332.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 112.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4248 vertical wires in 1 frboxes and 2597 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 471 vertical wires in 1 frboxes and 839 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.93 (MB), peak = 137.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.93 (MB), peak = 137.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 190.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 272.86 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:07, memory = 272.86 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:12, memory = 272.86 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:12, memory = 272.86 (MB).
    Completing 60% with 194 violations.
    elapsed time = 00:00:18, memory = 272.86 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:18, memory = 272.86 (MB).
    Completing 80% with 338 violations.
    elapsed time = 00:00:20, memory = 272.86 (MB).
    Completing 90% with 338 violations.
    elapsed time = 00:00:22, memory = 272.86 (MB).
    Completing 100% with 405 violations.
    elapsed time = 00:00:23, memory = 272.86 (MB).
[INFO DRT-0199]   Number of violations = 598.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:23, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 44033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 21180 um.
Total wire length on LAYER met2 = 21182 um.
Total wire length on LAYER met3 = 1462 um.
Total wire length on LAYER met4 = 208 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7454.
Up-via summary (total 7454):.

-----------------------
 FR_MASTERSLICE       0
            li1    3319
           met1    3986
           met2     143
           met3       6
           met4       0
-----------------------
                   7454


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 598 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 598 violations.
    elapsed time = 00:00:04, memory = 494.32 (MB).
    Completing 30% with 593 violations.
    elapsed time = 00:00:05, memory = 494.32 (MB).
    Completing 40% with 593 violations.
    elapsed time = 00:00:08, memory = 494.32 (MB).
    Completing 50% with 593 violations.
    elapsed time = 00:00:09, memory = 494.32 (MB).
    Completing 60% with 491 violations.
    elapsed time = 00:00:12, memory = 494.32 (MB).
    Completing 70% with 491 violations.
    elapsed time = 00:00:13, memory = 494.32 (MB).
    Completing 80% with 346 violations.
    elapsed time = 00:00:15, memory = 494.32 (MB).
    Completing 90% with 346 violations.
    elapsed time = 00:00:18, memory = 494.32 (MB).
    Completing 100% with 170 violations.
    elapsed time = 00:00:18, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 170.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43699 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20880 um.
Total wire length on LAYER met2 = 21074 um.
Total wire length on LAYER met3 = 1539 um.
Total wire length on LAYER met4 = 205 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7451.
Up-via summary (total 7451):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    3970
           met2     157
           met3       6
           met4       0
-----------------------
                   7451


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 170 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 170 violations.
    elapsed time = 00:00:02, memory = 494.32 (MB).
    Completing 30% with 170 violations.
    elapsed time = 00:00:03, memory = 494.32 (MB).
    Completing 40% with 166 violations.
    elapsed time = 00:00:03, memory = 494.32 (MB).
    Completing 50% with 166 violations.
    elapsed time = 00:00:08, memory = 494.32 (MB).
    Completing 60% with 166 violations.
    elapsed time = 00:00:08, memory = 494.32 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:09, memory = 494.32 (MB).
    Completing 80% with 142 violations.
    elapsed time = 00:00:12, memory = 494.32 (MB).
    Completing 90% with 152 violations.
    elapsed time = 00:00:14, memory = 494.32 (MB).
    Completing 100% with 143 violations.
    elapsed time = 00:00:18, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 143.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20944 um.
Total wire length on LAYER met2 = 20985 um.
Total wire length on LAYER met3 = 1512 um.
Total wire length on LAYER met4 = 206 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7456.
Up-via summary (total 7456):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    3968
           met2     164
           met3       6
           met4       0
-----------------------
                   7456


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 143 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 143 violations.
    elapsed time = 00:00:01, memory = 494.32 (MB).
    Completing 30% with 101 violations.
    elapsed time = 00:00:02, memory = 494.32 (MB).
    Completing 40% with 101 violations.
    elapsed time = 00:00:03, memory = 494.32 (MB).
    Completing 50% with 101 violations.
    elapsed time = 00:00:03, memory = 494.32 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:05, memory = 494.32 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:05, memory = 494.32 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:06, memory = 494.32 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:06, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 494.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0198] Complete detail routing.
Total wire length = 43592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20178 um.
Total wire length on LAYER met2 = 21000 um.
Total wire length on LAYER met3 = 2190 um.
Total wire length on LAYER met4 = 222 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7562.
Up-via summary (total 7562):.

-----------------------
 FR_MASTERSLICE       0
            li1    3318
           met1    4012
           met2     224
           met3       8
           met4       0
-----------------------
                   7562


[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:01:07, memory = 494.32 (MB), peak = 494.32 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_10.28.11/results/routing/shiftregister.def
