#ChipScope Core Generator Project File Version 3.0
#Wed Apr 06 10:18:47 Pacific Daylight Time 2011
SignalExport.asyncInput<0000>=AsyncIn[0]
SignalExport.asyncInput<0001>=AsyncIn[1]
SignalExport.asyncInputWidth=2
SignalExport.asyncOutputWidth=0
SignalExport.clockChannel=CLK
SignalExport.syncInputWidth=0
SignalExport.syncOutput<0000>=SyncOut[0]
SignalExport.syncOutput<0001>=SyncOut[1]
SignalExport.syncOutputWidth=2
SignalExport.type=vio

