Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jul 26 16:54:07 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab6_timing_summary_routed.rpt -pb top_lab6_timing_summary_routed.pb -rpx top_lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (296)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (296)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.331        0.000                      0                   52        0.244        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.331        0.000                      0                   52        0.244        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 1.920ns (71.755%)  route 0.756ns (28.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  clock_divider_inst/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    clock_divider_inst/cnt_reg[24]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.996 r  clock_divider_inst/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.996    clock_divider_inst/cnt_reg[28]_i_1_n_6
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    clock_divider_inst/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.899ns (71.532%)  route 0.756ns (28.468%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  clock_divider_inst/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    clock_divider_inst/cnt_reg[24]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.975 r  clock_divider_inst/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.975    clock_divider_inst/cnt_reg[28]_i_1_n_4
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    clock_divider_inst/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.825ns (70.715%)  route 0.756ns (29.285%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  clock_divider_inst/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    clock_divider_inst/cnt_reg[24]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.901 r  clock_divider_inst/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.901    clock_divider_inst/cnt_reg[28]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    clock_divider_inst/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.809ns (70.533%)  route 0.756ns (29.467%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  clock_divider_inst/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    clock_divider_inst/cnt_reg[24]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.885 r  clock_divider_inst/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.885    clock_divider_inst/cnt_reg[28]_i_1_n_7
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    clock_divider_inst/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.806ns (70.498%)  route 0.756ns (29.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.882 r  clock_divider_inst/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.882    clock_divider_inst/cnt_reg[24]_i_1_n_6
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    clock_divider_inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.785ns (70.254%)  route 0.756ns (29.746%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.861 r  clock_divider_inst/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.861    clock_divider_inst/cnt_reg[24]_i_1_n_4
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[27]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    clock_divider_inst/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.711ns (69.362%)  route 0.756ns (30.638%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.787 r  clock_divider_inst/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.787    clock_divider_inst/cnt_reg[24]_i_1_n_5
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    clock_divider_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.695ns (69.162%)  route 0.756ns (30.838%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  clock_divider_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    clock_divider_inst/cnt_reg[20]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.771 r  clock_divider_inst/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.771    clock_divider_inst/cnt_reg[24]_i_1_n_7
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    clock_divider_inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.692ns (69.124%)  route 0.756ns (30.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  clock_divider_inst/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    clock_divider_inst/cnt_reg[20]_i_1_n_6
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[21]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 clock_divider_inst/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.671ns (68.857%)  route 0.756ns (31.143%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.718     5.321    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  clock_divider_inst/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  clock_divider_inst/cnt_reg[9]/Q
                         net (fo=2, routed)           0.756     6.532    clock_divider_inst/cnt_reg[9]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  clock_divider_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/cnt_reg[8]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  clock_divider_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    clock_divider_inst/cnt_reg[12]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  clock_divider_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clock_divider_inst/cnt_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  clock_divider_inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.747    clock_divider_inst/cnt_reg[20]_i_1_n_4
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[23]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_tick_dly_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.198%)  route 0.193ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  seg7_scan_inst/refresh_counter_reg[16]/Q
                         net (fo=4, routed)           0.193     1.854    seg7_scan_inst/refresh_tick
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/refresh_tick_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/refresh_tick_dly_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.052     1.610    seg7_scan_inst/refresh_tick_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.768    seg7_scan_inst/refresh_counter_reg_n_0_[11]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7_scan_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.769    seg7_scan_inst/refresh_counter_reg_n_0_[15]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  seg7_scan_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    seg7_scan_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7_scan_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.768    seg7_scan_inst/refresh_counter_reg_n_0_[3]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  seg7_scan_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    seg7_scan_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X5Y84          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.868     2.033    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.768    seg7_scan_inst/refresh_counter_reg_n_0_[7]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  seg7_scan_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    seg7_scan_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7_scan_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    seg7_scan_inst/refresh_counter_reg_n_0_[12]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  seg7_scan_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    seg7_scan_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7_scan_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.765    seg7_scan_inst/refresh_counter_reg_n_0_[4]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  seg7_scan_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    seg7_scan_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.765    seg7_scan_inst/refresh_counter_reg_n_0_[8]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7_scan_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.769    seg7_scan_inst/refresh_counter_reg_n_0_[10]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.105     1.623    seg7_scan_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7_scan_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.770    seg7_scan_inst/refresh_counter_reg_n_0_[14]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  seg7_scan_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    seg7_scan_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.105     1.624    seg7_scan_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     clock_divider_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     clock_divider_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     clock_divider_inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     clock_divider_inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     clock_divider_inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     clock_divider_inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     clock_divider_inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     clock_divider_inst/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     clock_divider_inst/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     clock_divider_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     clock_divider_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     clock_divider_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     clock_divider_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock_divider_inst/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     clock_divider_inst/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.532ns  (logic 5.019ns (37.086%)  route 8.513ns (62.914%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     6.879    seg7_scan_inst/sel_reg[1]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.327     7.206 r  seg7_scan_inst/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.976    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.532 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.532    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.350ns  (logic 5.040ns (37.754%)  route 8.310ns (62.246%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.466     6.507    units_counter_inst/SEG[6]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.327     6.834 r  units_counter_inst/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.939     9.773    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.350 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.350    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.343ns  (logic 5.013ns (37.573%)  route 8.330ns (62.427%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.752     6.792    units_counter_inst/SEG[6]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.327     7.119 r  units_counter_inst/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     9.793    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.343 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.343    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.133ns  (logic 5.024ns (38.254%)  route 8.109ns (61.746%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846     6.887    units_counter_inst/SEG[6]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.327     7.214 r  units_counter_inst/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.358     9.572    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.133 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.133    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.795ns  (logic 4.956ns (38.736%)  route 7.839ns (61.264%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     6.874    seg7_scan_inst/sel_reg[1]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.327     7.201 r  seg7_scan_inst/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     9.302    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.795 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.795    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.747ns  (logic 4.997ns (39.197%)  route 7.751ns (60.803%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.851     6.892    units_counter_inst/SEG[6]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.327     7.219 r  units_counter_inst/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.995     9.214    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.747 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.747    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 5.000ns (39.415%)  route 7.686ns (60.585%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.905     5.887    seg7_scan_inst/SW_IBUF[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.154     6.041 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.920     6.960    units_counter_inst/SEG[6]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.327     7.287 r  units_counter_inst/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.149    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.686 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.686    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 4.204ns (62.178%)  route 2.557ns (37.822%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[3]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  tens_counter_inst/bcd_reg[3]/Q
                         net (fo=9, routed)           2.557     3.035    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.726     6.762 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.762    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.205ns (62.485%)  route 2.524ns (37.515%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  units_counter_inst/bcd_reg[2]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  units_counter_inst/bcd_reg[2]/Q
                         net (fo=7, routed)           2.524     3.002    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.727     6.729 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.729    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.210ns (62.638%)  route 2.511ns (37.362%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[2]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  tens_counter_inst/bcd_reg[2]/Q
                         net (fo=7, routed)           2.511     2.989    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.732     6.721 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.721    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 units_counter_inst/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.208ns (54.349%)  route 0.175ns (45.651%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  units_counter_inst/bcd_reg[1]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  units_counter_inst/bcd_reg[1]/Q
                         net (fo=8, routed)           0.175     0.339    units_counter_inst/bcd_reg[3]_2[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.044     0.383 r  units_counter_inst/bcd[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    units_counter_inst/bcd[2]_i_1__0_n_0
    SLICE_X2Y86          FDCE                                         r  units_counter_inst/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.468%)  route 0.175ns (45.532%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  units_counter_inst/bcd_reg[1]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  units_counter_inst/bcd_reg[1]/Q
                         net (fo=8, routed)           0.175     0.339    units_counter_inst/bcd_reg[3]_2[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  units_counter_inst/bcd[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    units_counter_inst/bcd[1]_i_1__0_n_0
    SLICE_X2Y86          FDCE                                         r  units_counter_inst/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tens_counter_inst/bcd_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    tens_counter_inst/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.043     0.405 r  tens_counter_inst/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    tens_counter_inst/bcd[2]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  tens_counter_inst/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tens_counter_inst/bcd_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    tens_counter_inst/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.043     0.405 r  tens_counter_inst/bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    tens_counter_inst/bcd[3]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  tens_counter_inst/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.207ns (50.896%)  route 0.200ns (49.104%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  units_counter_inst/bcd_reg[1]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  units_counter_inst/bcd_reg[1]/Q
                         net (fo=8, routed)           0.200     0.364    units_counter_inst/bcd_reg[3]_2[1]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.043     0.407 r  units_counter_inst/bcd[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.407    units_counter_inst/bcd[3]_i_1__0_n_0
    SLICE_X2Y86          FDCE                                         r  units_counter_inst/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tens_counter_inst/bcd_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    tens_counter_inst/Q[0]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.407 r  tens_counter_inst/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    tens_counter_inst/bcd[0]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  tens_counter_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tens_counter_inst/bcd_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    tens_counter_inst/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.045     0.407 r  tens_counter_inst/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    tens_counter_inst/bcd[1]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  tens_counter_inst/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.209ns (42.471%)  route 0.283ns (57.529%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  units_counter_inst/bcd_reg[0]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  units_counter_inst/bcd_reg[0]/Q
                         net (fo=10, routed)          0.283     0.447    units_counter_inst/bcd_reg[3]_2[0]
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.492 r  units_counter_inst/bcd[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.492    units_counter_inst/bcd[0]_i_1__0_n_0
    SLICE_X2Y86          FDCE                                         r  units_counter_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            units_counter_inst/bcd_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.254ns (25.442%)  route 0.743ns (74.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.743     0.997    units_counter_inst/BTN0_IBUF
    SLICE_X2Y86          FDCE                                         f  units_counter_inst/bcd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            units_counter_inst/bcd_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.254ns (25.442%)  route 0.743ns (74.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.743     0.997    units_counter_inst/BTN0_IBUF
    SLICE_X2Y86          FDCE                                         f  units_counter_inst/bcd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.467ns (45.539%)  route 5.342ns (54.461%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.119     6.961    units_counter_inst/sel[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.085 f  units_counter_inst/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.823     7.908    units_counter_inst/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.032 r  units_counter_inst/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.461     8.493    units_counter_inst/bcd_reg[3]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     8.617 r  units_counter_inst/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.939    11.556    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.133 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.133    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.440ns (45.865%)  route 5.241ns (54.135%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.119     6.961    units_counter_inst/sel[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.085 f  units_counter_inst/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.823     7.908    units_counter_inst/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.032 r  units_counter_inst/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.626     8.657    units_counter_inst/bcd_reg[3]_1
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.781 r  units_counter_inst/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673    11.455    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.005 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.005    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 4.576ns (48.010%)  route 4.956ns (51.990%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=11, routed)          0.616     6.418    seg7_scan_inst/sel[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.295     6.713 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.734     7.447    units_counter_inst/SEG_OBUF[4]_inst_i_1
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.571 r  units_counter_inst/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     8.406    seg7_scan_inst/SEG[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.530 r  seg7_scan_inst/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.770    11.301    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.856 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.856    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 4.451ns (46.860%)  route 5.047ns (53.140%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.119     6.961    units_counter_inst/sel[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.085 f  units_counter_inst/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.823     7.908    units_counter_inst/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.032 r  units_counter_inst/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.747     8.779    units_counter_inst/bcd_reg[3]_1
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.903 r  units_counter_inst/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.358    11.261    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.821 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.821    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 4.424ns (47.384%)  route 4.912ns (52.616%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.119     6.961    units_counter_inst/sel[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.085 f  units_counter_inst/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.823     7.908    units_counter_inst/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.032 r  units_counter_inst/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.975     9.007    units_counter_inst/bcd_reg[3]_1
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     9.131 r  units_counter_inst/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.995    11.126    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.659 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.659    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.383ns (49.557%)  route 4.461ns (50.443%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.119     6.961    units_counter_inst/sel[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.085 r  units_counter_inst/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.823     7.908    units_counter_inst/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.032 f  units_counter_inst/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.419     8.451    seg7_scan_inst/SEG[5]_1
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.575 r  seg7_scan_inst/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    10.675    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.168 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.168    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 4.558ns (51.695%)  route 4.259ns (48.305%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=11, routed)          0.616     6.418    seg7_scan_inst/sel[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.295     6.713 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.734     7.447    units_counter_inst/SEG_OBUF[4]_inst_i_1
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.571 r  units_counter_inst/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.047     8.618    units_counter_inst/bcd_reg[3]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.742 r  units_counter_inst/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.604    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.141 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.141    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.216ns (51.416%)  route 3.984ns (48.584%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          1.263     7.105    seg7_scan_inst/sel[0]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.229 r  seg7_scan_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.721     9.950    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.524 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.524    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.539ns (60.501%)  route 2.963ns (39.499%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=11, routed)          0.841     6.643    seg7_scan_inst/sel[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.323     6.966 r  seg7_scan_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     9.088    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.825 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.825    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 4.309ns (59.406%)  route 2.944ns (40.594%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=11, routed)          0.841     6.643    seg7_scan_inst/sel[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.295     6.938 r  seg7_scan_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.103     9.041    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.577 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.577    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.445ns (66.805%)  route 0.718ns (33.195%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.199     1.883    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  seg7_scan_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.448    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.684 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.684    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.508ns (67.297%)  route 0.733ns (32.703%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.199     1.883    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.046     1.929 r  seg7_scan_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.463    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.762 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.762    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.563ns (67.297%)  route 0.760ns (32.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.147     1.831    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.200     2.080    units_counter_inst/SEG[6]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.112     2.192 r  units_counter_inst/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.605    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.843 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.448ns (60.993%)  route 0.926ns (39.007%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.251     1.935    seg7_scan_inst/sel[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.980 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.159     2.139    seg7_scan_inst/sel_reg[0]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045     2.184 r  seg7_scan_inst/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.701    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.895 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.895    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.559ns (63.509%)  route 0.896ns (36.491%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.147     1.831    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.109    units_counter_inst/SEG[6]_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.112     2.221 r  units_counter_inst/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.741    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.976 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.976    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.586ns (60.350%)  route 1.042ns (39.650%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.147     1.831    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.251     2.132    units_counter_inst/SEG[6]_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.112     2.244 r  units_counter_inst/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.888    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.149 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.149    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.576ns (58.715%)  route 1.108ns (41.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.147     1.831    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.203     2.083    units_counter_inst/SEG[6]_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.112     2.195 r  units_counter_inst/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.953    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.204 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.204    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.521ns (55.870%)  route 1.201ns (44.130%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.148     1.668 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=11, routed)          0.419     2.088    seg7_scan_inst/sel[1]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.098     2.186 r  seg7_scan_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.782     2.968    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.242 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.242    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.581ns (56.789%)  route 1.203ns (43.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.147     1.831    seg7_scan_inst/sel[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  seg7_scan_inst/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.234     2.114    seg7_scan_inst/sel_reg[0]_1
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.112     2.226 r  seg7_scan_inst/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.822     3.048    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.304 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.304    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.531ns (53.142%)  route 1.350ns (46.859%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.251     1.935    seg7_scan_inst/sel[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.980 f  seg7_scan_inst/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.191     2.172    units_counter_inst/SEG[6]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.217 r  units_counter_inst/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.908     3.125    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.402 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.402    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.486ns (41.384%)  route 2.104ns (58.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          2.104     3.590    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y83          FDCE                                         f  clock_divider_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598     5.021    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  clock_divider_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.486ns (41.384%)  route 2.104ns (58.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          2.104     3.590    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y83          FDCE                                         f  clock_divider_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598     5.021    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  clock_divider_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.486ns (41.384%)  route 2.104ns (58.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          2.104     3.590    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y83          FDCE                                         f  clock_divider_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598     5.021    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  clock_divider_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.486ns (41.384%)  route 2.104ns (58.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          2.104     3.590    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y83          FDCE                                         f  clock_divider_inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598     5.021    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  clock_divider_inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            seg7_scan_inst/refresh_tick_dly_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.486ns (42.747%)  route 1.990ns (57.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.990     3.476    seg7_scan_inst/BTN0_IBUF
    SLICE_X2Y87          FDCE                                         f  seg7_scan_inst/refresh_tick_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/refresh_tick_dly_reg/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            seg7_scan_inst/sel_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.486ns (42.747%)  route 1.990ns (57.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.990     3.476    seg7_scan_inst/BTN0_IBUF
    SLICE_X2Y87          FDCE                                         f  seg7_scan_inst/sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            seg7_scan_inst/sel_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.486ns (42.747%)  route 1.990ns (57.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.990     3.476    seg7_scan_inst/BTN0_IBUF
    SLICE_X2Y87          FDCE                                         f  seg7_scan_inst/sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    seg7_scan_inst/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.486ns (43.043%)  route 1.966ns (56.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.966     3.452    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y82          FDCE                                         f  clock_divider_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597     5.020    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  clock_divider_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.486ns (43.043%)  route 1.966ns (56.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.966     3.452    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y82          FDCE                                         f  clock_divider_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597     5.020    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  clock_divider_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.486ns (43.043%)  route 1.966ns (56.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          1.966     3.452    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y82          FDCE                                         f  clock_divider_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597     5.020    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  clock_divider_inst/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.644%)  route 0.420ns (62.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.420     0.674    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y89          FDCE                                         f  clock_divider_inst/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[28]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.644%)  route 0.420ns (62.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.420     0.674    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y89          FDCE                                         f  clock_divider_inst/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[29]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.644%)  route 0.420ns (62.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.420     0.674    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y89          FDCE                                         f  clock_divider_inst/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[30]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.644%)  route 0.420ns (62.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.420     0.674    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y89          FDCE                                         f  clock_divider_inst/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  clock_divider_inst/cnt_reg[31]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.254ns (33.743%)  route 0.498ns (66.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.752    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y88          FDCE                                         f  clock_divider_inst/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[24]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.254ns (33.743%)  route 0.498ns (66.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.752    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y88          FDCE                                         f  clock_divider_inst/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[25]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.254ns (33.743%)  route 0.498ns (66.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.752    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y88          FDCE                                         f  clock_divider_inst/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[26]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.254ns (33.743%)  route 0.498ns (66.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.752    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y88          FDCE                                         f  clock_divider_inst/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  clock_divider_inst/cnt_reg[27]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.254ns (31.652%)  route 0.548ns (68.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.548     0.801    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y87          FDCE                                         f  clock_divider_inst/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[20]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            clock_divider_inst/cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.254ns (31.652%)  route 0.548ns (68.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN0_IBUF_inst/O
                         net (fo=60, routed)          0.548     0.801    clock_divider_inst/BTN0_IBUF
    SLICE_X0Y87          FDCE                                         f  clock_divider_inst/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    clock_divider_inst/CLK_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  clock_divider_inst/cnt_reg[21]/C





