Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto acbe02cc139a40e4b8a23dd36833d19a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LB
Compiling module xil_defaultlib.LB_cl
Compiling module xil_defaultlib.Conv2D
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "C:/git/CNNhardware/Vivado/CNNhardware/CNNhardware.srcs/sim_1/new/tb.v" Line 43. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
