Classic Timing Analyzer report for RAM_2_PORT
Fri Dec 25 13:34:10 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                           ; To                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.243 ns                                       ; Write_Adr[0]                                                                                   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.250 ns                                       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[3]                                                                                   ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.220 ns                                      ; Write_Data[2]                                                                                  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2  ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a15~porta_memory_reg0 ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                ;                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                          ; To                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg8 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a8~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg0 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg1 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a10~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg2 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a11~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg3 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a12~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg4 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a13~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg5 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a14~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6 ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a15~porta_memory_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                            ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                             ; To Clock ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.243 ns   ; Write_Adr[0]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.969 ns   ; Read_Adr[7]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.929 ns   ; Write_Adr[4]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.927 ns   ; Read_Adr[3]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg8 ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 3.838 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock    ;
; N/A   ; None         ; 3.779 ns   ; Write_Adr[8]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg8 ; Clock    ;
; N/A   ; None         ; 3.658 ns   ; Write_Adr[0]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.648 ns   ; Read_Adr[6]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Clock    ;
; N/A   ; None         ; 3.627 ns   ; Write_Data[0]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 3.569 ns   ; Read_Adr[5]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Clock    ;
; N/A   ; None         ; 3.549 ns   ; Write_Adr[7]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.487 ns   ; Read_Adr[6]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg8 ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 3.481 ns   ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 3.476 ns   ; Read_Adr[1]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 3.473 ns   ; Read_Adr[7]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.470 ns   ; Read_Adr[1]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 3.457 ns   ; Write_Data[1]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 3.450 ns   ; Write_Data[14] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 3.434 ns   ; Write_Adr[5]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 3.419 ns   ; Write_Data[12] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 3.388 ns   ; Write_Data[7]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 3.372 ns   ; Write_Data[3]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 3.352 ns   ; Write_Data[11] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 3.348 ns   ; Write_Adr[2]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 3.328 ns   ; Write_Data[4]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 3.327 ns   ; Write_Adr[2]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 3.323 ns   ; Read_Adr[0]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.319 ns   ; Read_Adr[3]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 3.313 ns   ; Read_Adr[0]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 3.272 ns   ; Write_Data[15] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 3.272 ns   ; Read_Adr[4]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.251 ns   ; Read_Adr[4]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.232 ns   ; Write_Data[6]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 3.183 ns   ; Write_Adr[8]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg8 ; Clock    ;
; N/A   ; None         ; 3.152 ns   ; Read_Adr[5]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Clock    ;
; N/A   ; None         ; 3.142 ns   ; Read_Adr[2]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 3.139 ns   ; Write_Adr[7]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 3.134 ns   ; Write_Adr[6]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 3.130 ns   ; Write_Adr[4]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 3.123 ns   ; Write_Adr[1]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 3.103 ns   ; Write_Data[10] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 2.989 ns   ; Read_Adr[8]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Clock    ;
; N/A   ; None         ; 2.965 ns   ; Read_Adr[2]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 2.832 ns   ; Write_Adr[5]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 2.806 ns   ; Write_Data[13] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 2.724 ns   ; Write_Data[8]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock    ;
; N/A   ; None         ; 2.706 ns   ; Write_Adr[6]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 2.706 ns   ; Write_Adr[3]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 2.680 ns   ; Write_Data[9]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 2.665 ns   ; Write_Adr[1]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 2.640 ns   ; Write_Adr[3]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 2.617 ns   ; Write_Data[5]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 2.587 ns   ; Read_Adr[8]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Clock    ;
; N/A   ; None         ; 2.445 ns   ; Write_Data[2]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                           ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.250 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[3]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.056 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[1]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 8.049 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[8]  ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.842 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[15] ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.786 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[5]  ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.727 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[12] ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.574 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[9]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.555 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[2]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[7]  ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.396 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[10] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.363 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[11] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.334 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[14] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.316 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Read_Data[13] ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.244 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[6]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.157 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[4]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Read_Data[0]  ; Clock      ;
; N/A   ; None         ; 7.139 ns   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Read_Data[0]  ; Clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                   ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                             ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.220 ns ; Write_Data[2]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -2.362 ns ; Read_Adr[8]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg8 ; Clock    ;
; N/A           ; None        ; -2.392 ns ; Write_Data[5]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -2.415 ns ; Write_Adr[3]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -2.440 ns ; Write_Adr[1]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -2.455 ns ; Write_Data[9]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -2.481 ns ; Write_Adr[6]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -2.481 ns ; Write_Adr[3]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -2.499 ns ; Write_Data[8]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock    ;
; N/A           ; None        ; -2.581 ns ; Write_Data[13] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -2.607 ns ; Write_Adr[5]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -2.740 ns ; Read_Adr[2]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -2.764 ns ; Read_Adr[8]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg8 ; Clock    ;
; N/A           ; None        ; -2.878 ns ; Write_Data[10] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -2.898 ns ; Write_Adr[1]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -2.905 ns ; Write_Adr[4]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -2.909 ns ; Write_Adr[6]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -2.914 ns ; Write_Adr[7]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -2.917 ns ; Read_Adr[2]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -2.927 ns ; Read_Adr[5]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg5 ; Clock    ;
; N/A           ; None        ; -2.958 ns ; Write_Adr[8]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg8 ; Clock    ;
; N/A           ; None        ; -3.007 ns ; Write_Data[6]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -3.026 ns ; Read_Adr[4]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -3.033 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -3.047 ns ; Write_Data[15] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -3.047 ns ; Read_Adr[4]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -3.088 ns ; Read_Adr[0]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -3.094 ns ; Read_Adr[3]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -3.098 ns ; Read_Adr[0]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -3.102 ns ; Write_Adr[2]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -3.103 ns ; Write_Data[4]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -3.123 ns ; Write_Adr[2]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -3.127 ns ; Write_Data[11] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -3.147 ns ; Write_Data[3]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -3.163 ns ; Write_Data[7]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -3.194 ns ; Write_Data[12] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -3.209 ns ; Write_Adr[5]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -3.225 ns ; Write_Data[14] ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -3.232 ns ; Write_Data[1]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -3.245 ns ; Read_Adr[1]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -3.248 ns ; Read_Adr[7]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg7 ; Clock    ;
; N/A           ; None        ; -3.251 ns ; Read_Adr[1]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg8 ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -3.262 ns ; Read_Adr[6]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg6 ; Clock    ;
; N/A           ; None        ; -3.324 ns ; Write_Adr[7]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -3.344 ns ; Read_Adr[5]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg5 ; Clock    ;
; N/A           ; None        ; -3.390 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -3.402 ns ; Write_Data[0]  ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -3.423 ns ; Read_Adr[6]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg6 ; Clock    ;
; N/A           ; None        ; -3.433 ns ; Write_Adr[0]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -3.554 ns ; Write_Adr[8]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg8 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg8 ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Write_En       ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock    ;
; N/A           ; None        ; -3.702 ns ; Read_Adr[3]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -3.704 ns ; Write_Adr[4]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -3.744 ns ; Read_Adr[7]    ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a9~portb_address_reg7 ; Clock    ;
; N/A           ; None        ; -4.018 ns ; Write_Adr[0]   ; altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 25 13:34:10 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_2_PORT -c RAM_2_PORT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 500.0 MHz between source memory "altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "Clock" to destination memory is 2.329 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.326 ns ( 56.93 % )
                Info: Total interconnect delay = 1.003 ns ( 43.07 % )
            Info: - Longest clock path from clock "Clock" to source memory is 2.338 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.335 ns ( 57.10 % )
                Info: Total interconnect delay = 1.003 ns ( 42.90 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "Write_Adr[0]", clock pin = "Clock") is 4.243 ns
    Info: + Longest pin to memory delay is 6.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 2; PIN Node = 'Write_Adr[0]'
        Info: 2: + IC(5.629 ns) + CELL(0.103 ns) = 6.559 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.930 ns ( 14.18 % )
        Info: Total interconnect delay = 5.629 ns ( 85.82 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "Clock" to destination memory is 2.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 57.10 % )
        Info: Total interconnect delay = 1.003 ns ( 42.90 % )
Info: tco from clock "Clock" to destination pin "Read_Data[3]" through memory "altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0" is 8.250 ns
    Info: + Longest clock path from clock "Clock" to source memory is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.467 ns) = 2.324 ns; Loc. = M4K_X32_Y7; Fanout = 9; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.321 ns ( 56.84 % )
        Info: Total interconnect delay = 1.003 ns ( 43.16 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 5.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y7; Fanout = 9; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|q_b[3]'
        Info: 3: + IC(1.988 ns) + CELL(1.952 ns) = 5.790 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'Read_Data[3]'
        Info: Total cell delay = 3.802 ns ( 65.66 % )
        Info: Total interconnect delay = 1.988 ns ( 34.34 % )
Info: th for memory "altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2" (data pin = "Write_Data[2]", clock pin = "Clock") is -2.220 ns
    Info: + Longest clock path from clock "Clock" to destination memory is 2.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.335 ns ( 57.10 % )
        Info: Total interconnect delay = 1.003 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 1; PIN Node = 'Write_Data[2]'
        Info: 2: + IC(3.835 ns) + CELL(0.096 ns) = 4.761 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_hll1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 0.926 ns ( 19.45 % )
        Info: Total interconnect delay = 3.835 ns ( 80.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Fri Dec 25 13:34:10 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


