strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5de0bb7090>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5de0ba3210>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5de0ba3ed0>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5de0ba6d10>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5de0ba6e90>",
		fillcolor=turquoise,
		label="27:BL
q[0] <= data[0];
q[63:1] <= data[63:1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5de0bbd6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5de0ba6ad0>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5de0bc6510>",
		fillcolor=turquoise,
		label="33:BL
q[0] <= data[63];
q[63:1] <= data[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5de0e6a110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5de0a58a10>]",
		style=filled,
		typ=Block];
	"33:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"26:IF" -> "27:BL"	[cond="['amount']",
		label="amount[0]",
		lineno=26];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5de0fc1610>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "32:IF"	[cond="['amount']",
		label="!(amount[0])",
		lineno=26];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5de0bb71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data']"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5de0e750d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"23:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=23];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5de0b4e290>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"32:IF" -> "33:BL"	[cond="['amount']",
		label="amount[1]",
		lineno=32];
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
}
