--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.837(R)|   -0.069(R)|clk_BUFGP         |   0.000|
HALL11      |    3.874(R)|   -0.524(R)|clk_BUFGP         |   0.000|
HALL12      |    2.413(R)|    0.625(R)|clk_BUFGP         |   0.000|
HALL13      |    3.139(R)|   -0.052(R)|clk_BUFGP         |   0.000|
HALL14      |    4.154(R)|   -0.551(R)|clk_BUFGP         |   0.000|
HALL21      |    3.260(R)|   -0.050(R)|clk_BUFGP         |   0.000|
HALL22      |    1.628(R)|    0.747(R)|clk_BUFGP         |   0.000|
HALL23      |    2.307(R)|    0.772(R)|clk_BUFGP         |   0.000|
HALL24      |    3.885(R)|    0.133(R)|clk_BUFGP         |   0.000|
HALL31      |    2.102(R)|   -0.213(R)|clk_BUFGP         |   0.000|
HALL32      |    1.548(R)|    0.237(R)|clk_BUFGP         |   0.000|
HALL33      |    0.689(R)|    0.917(R)|clk_BUFGP         |   0.000|
HALL34      |    1.525(R)|    0.255(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    5.696(R)|   -0.673(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    5.968(R)|   -0.895(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    6.938(R)|   -1.779(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    5.736(R)|    0.543(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    6.338(R)|    0.364(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    5.610(R)|    0.806(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    4.200(R)|    0.773(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.358(R)|    0.723(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    4.801(R)|    0.385(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    4.487(R)|    0.775(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.657(R)|    0.211(R)|clk_BUFGP         |   0.000|
TEST_KEY<0> |    7.741(R)|   -2.929(R)|clk_BUFGP         |   0.000|
TEST_KEY<1> |    6.320(R)|   -1.605(R)|clk_BUFGP         |   0.000|
TEST_KEY<2> |    9.971(R)|   -2.766(R)|clk_BUFGP         |   0.000|
TEST_KEY<3> |   10.209(R)|   -2.550(R)|clk_BUFGP         |   0.000|
TXE         |    4.376(R)|   -1.278(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.314(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.573(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   11.327(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |    9.779(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.967(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    9.842(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.719(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    9.307(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   15.721(R)|clk_BUFGP         |   0.000|
LED<2>      |   14.299(R)|clk_BUFGP         |   0.000|
LED<3>      |   15.917(R)|clk_BUFGP         |   0.000|
M1n1        |   13.213(R)|clk_BUFGP         |   0.000|
M1n2        |   11.250(R)|clk_BUFGP         |   0.000|
M1n3        |   11.252(R)|clk_BUFGP         |   0.000|
M1n4        |   11.852(R)|clk_BUFGP         |   0.000|
M1p1        |   13.198(R)|clk_BUFGP         |   0.000|
M1p2        |   11.122(R)|clk_BUFGP         |   0.000|
M1p3        |   11.367(R)|clk_BUFGP         |   0.000|
M1p4        |   11.423(R)|clk_BUFGP         |   0.000|
M2n1        |   12.737(R)|clk_BUFGP         |   0.000|
M2n2        |   10.863(R)|clk_BUFGP         |   0.000|
M2n3        |   10.556(R)|clk_BUFGP         |   0.000|
M2n4        |   12.660(R)|clk_BUFGP         |   0.000|
M2p1        |   12.843(R)|clk_BUFGP         |   0.000|
M2p2        |   10.461(R)|clk_BUFGP         |   0.000|
M2p3        |   10.864(R)|clk_BUFGP         |   0.000|
M2p4        |   12.183(R)|clk_BUFGP         |   0.000|
M3n1        |   12.906(R)|clk_BUFGP         |   0.000|
M3n2        |   10.558(R)|clk_BUFGP         |   0.000|
M3n3        |   10.736(R)|clk_BUFGP         |   0.000|
M3n4        |   11.970(R)|clk_BUFGP         |   0.000|
M3p1        |   12.350(R)|clk_BUFGP         |   0.000|
M3p2        |   10.530(R)|clk_BUFGP         |   0.000|
M3p3        |   10.996(R)|clk_BUFGP         |   0.000|
M3p4        |   11.560(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.281(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   30.725|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   13.032|
TEST_KEY<0>    |LED<2>         |   12.387|
TEST_KEY<0>    |LED<3>         |   13.269|
TEST_KEY<1>    |LED<1>         |   12.799|
TEST_KEY<1>    |LED<2>         |   12.208|
TEST_KEY<1>    |LED<3>         |   13.495|
---------------+---------------+---------+


Analysis completed Tue Mar 31 19:31:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



