$date
	Sat Sep 05 21:37:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Sfut [1:0] $end
$var wire 2 " Spres [1:0] $end
$var wire 1 # Q $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module al $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 # Q $end
$var wire 1 ( S0fut $end
$var wire 1 ) S0pres $end
$var wire 1 * S1fut $end
$var wire 1 + S1pres $end
$var wire 2 , Spres [1:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 2 - Sfut [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
bz ,
z+
0*
z)
0(
0'
0&
0%
0$
0#
b0 "
bz !
$end
#1
1'
#2
0'
#5
1&
#10
0&
#12
x*
x#
bx "
bx -
x(
1%
1$
#15
1&
#20
0&
#25
1&
#30
0&
#32
0#
bx0 "
bx0 -
0(
0$
#35
1&
#40
0&
#45
1&
#50
0&
#55
1&
#60
0&
#65
1&
#70
0&
#75
1&
#80
0&
#85
1&
#90
0&
#95
1&
#100
0&
