Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu Mar 30 01:49:14 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (15)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: seven_segment/segclk_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 3.203ns (37.085%)  route 5.434ns (62.915%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT3=2 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.150     7.519    disp/thos0__45_carry__1_n_2
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.329     7.848 r  disp/seg[0]_i_4/O
                         net (fo=1, routed)           0.665     8.513    disp/seg[0]_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124     8.637 r  disp/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.637    seven_segment/D[0]
    SLICE_X1Y73          FDRE                                         r  seven_segment/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 3.079ns (38.305%)  route 4.959ns (61.695%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.341     7.709    disp/thos0__45_carry__1_n_2
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.329     8.038 r  disp/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.038    seven_segment/seg1[0]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 3.079ns (39.101%)  route 4.795ns (60.899%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.177     7.545    disp/thos0__45_carry__1_n_2
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.329     7.874 r  disp/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.874    seven_segment/seg1[4]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 3.079ns (39.141%)  route 4.787ns (60.859%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.169     7.537    disp/thos0__45_carry__1_n_2
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.329     7.866 r  disp/seg[6]_i_2/O
                         net (fo=1, routed)           0.000     7.866    seven_segment/seg1[5]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 3.079ns (39.189%)  route 4.778ns (60.811%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.160     7.528    disp/thos0__45_carry__1_n_2
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.329     7.857 r  disp/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.857    seven_segment/seg1[1]
    SLICE_X0Y73          FDRE                                         r  seven_segment/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 3.079ns (39.225%)  route 4.771ns (60.775%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          1.152     7.521    disp/thos0__45_carry__1_n_2
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.329     7.850 r  disp/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.850    seven_segment/seg1[2]
    SLICE_X0Y73          FDRE                                         r  seven_segment/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 3.079ns (40.068%)  route 4.605ns (59.932%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led_reg[10]/Q
                         net (fo=27, routed)          1.970     2.426    disp/Q[7]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     2.550 r  disp/thos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.550    disp/thos0_carry__0_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.977 r  disp/thos0_carry__0/O[1]
                         net (fo=3, routed)           0.814     3.792    disp/thos0_carry__0_n_6
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.306     4.098 r  disp/thos0__18_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.098    disp/thos0__18_carry__1_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.738 r  disp/thos0__18_carry__1/O[3]
                         net (fo=11, routed)          0.834     5.571    disp/thos0__18_carry__1_n_4
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.306     5.877 r  disp/thos0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.877    disp/thos0__45_carry__1_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.368 r  disp/thos0__45_carry__1/CO[1]
                         net (fo=10, routed)          0.987     7.355    disp/thos0__45_carry__1_n_2
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.329     7.684 r  disp/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.684    seven_segment/seg1[3]
    SLICE_X0Y73          FDRE                                         r  seven_segment/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in[2]
                            (input port)
  Destination:            acc_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 3.181ns (43.235%)  route 4.176ns (56.765%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT5=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  reg_in[2] (IN)
                         net (fo=0)                   0.000     0.000    reg_in[2]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reg_in_IBUF[2]_inst/O
                         net (fo=8, routed)           2.476     3.984    rf_reg_0_7_0_0/A2
    SLICE_X2Y64          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     4.108 r  rf_reg_0_7_0_0/SP/O
                         net (fo=3, routed)           0.901     5.009    acc_reg1[0]
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.124     5.133 r  acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.133    acc_reg[3]_i_7_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.665 r  acc_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.665    acc_reg_reg[3]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  acc_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.779    acc_reg_reg[7]_i_4_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  acc_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.893    acc_reg_reg[11]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.227 r  acc_reg_reg[13]_i_3/O[1]
                         net (fo=1, routed)           0.799     7.026    acc_reg0[13]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.331     7.357 r  acc_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     7.357    acc_reg[13]_i_2_n_0
    SLICE_X2Y67          FDRE                                         r  acc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.009ns (54.606%)  route 3.332ns (45.394%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  acc_reg_reg[0]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg_reg[0]/Q
                         net (fo=6, routed)           3.332     3.788    acc_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.341 r  acc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.341    acc[0]
    J13                                                               r  acc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.146ns (57.603%)  route 3.052ns (42.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  seven_segment/an_reg[3]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seven_segment/an_reg[3]/Q
                         net (fo=1, routed)           3.052     3.471    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727     7.198 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.198    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf_reg_0_7_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.883%)  route 0.136ns (49.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  acc_reg_reg[3]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acc_reg_reg[3]/Q
                         net (fo=7, routed)           0.136     0.277    rf_reg_0_7_3_3/D
    SLICE_X2Y64          RAMS32                                       r  rf_reg_0_7_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf_reg_0_7_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  acc_reg_reg[2]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acc_reg_reg[2]/Q
                         net (fo=6, routed)           0.143     0.284    rf_reg_0_7_2_2/D
    SLICE_X2Y64          RAMS32                                       r  rf_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf_reg_0_7_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.952%)  route 0.153ns (52.048%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  acc_reg_reg[1]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acc_reg_reg[1]/Q
                         net (fo=6, routed)           0.153     0.294    rf_reg_0_7_1_1/D
    SLICE_X2Y64          RAMS32                                       r  rf_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[10]/Q
                         net (fo=27, routed)          0.132     0.273    disp/Q[7]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.318 r  disp/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    seven_segment/seg1[4]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[10]/Q
                         net (fo=27, routed)          0.133     0.274    disp/Q[7]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  disp/seg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.319    seven_segment/seg1[5]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.602%)  route 0.143ns (43.398%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  led_reg[12]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[12]/Q
                         net (fo=24, routed)          0.143     0.284    disp/Q[9]
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  disp/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    seven_segment/seg1[0]
    SLICE_X0Y66          FDRE                                         r  seven_segment/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.457%)  route 0.143ns (43.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  seven_segment/FSM_sequential_state_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_segment/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.143     0.284    disp/state[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  disp/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.329    seven_segment/D[0]
    SLICE_X1Y73          FDRE                                         r  seven_segment/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  seven_segment/FSM_sequential_state_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seven_segment/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.180     0.321    seven_segment/state[1]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  seven_segment/an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    seven_segment/an[3]_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  seven_segment/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  seven_segment/FSM_sequential_state_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_segment/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.180     0.321    seven_segment/state[1]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  seven_segment/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    seven_segment/state__0[1]
    SLICE_X1Y74          FDRE                                         r  seven_segment/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf_reg_0_7_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.876%)  route 0.231ns (62.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  acc_reg_reg[5]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acc_reg_reg[5]/Q
                         net (fo=7, routed)           0.231     0.372    rf_reg_0_7_5_5/D
    SLICE_X2Y65          RAMS32                                       r  rf_reg_0_7_5_5/SP/I
  -------------------------------------------------------------------    -------------------





