

================================================================
== Vitis HLS Report for 'vector_scale'
================================================================
* Date:           Wed May  3 16:43:48 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vec_vec_op_streaming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.077 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BLOCK_CACHE_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     642|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      61|    -|
|Register         |        -|     -|     170|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     170|     703|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln250_fu_260_p2               |         +|   0|  0|   13|           6|           1|
    |add_ln257_10_fu_808_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln257_11_fu_850_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln257_12_fu_892_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln257_13_fu_934_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln257_14_fu_976_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln257_15_fu_1018_p2           |         +|   0|  0|   15|           8|           8|
    |add_ln257_1_fu_430_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_2_fu_472_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_3_fu_514_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_4_fu_556_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_5_fu_598_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_6_fu_640_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_7_fu_682_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_8_fu_724_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_9_fu_766_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln257_fu_354_p2               |         +|   0|  0|   15|           8|           8|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |cmp26_fu_324_p2                   |      icmp|   0|  0|   10|           6|           5|
    |icmp_ln250_fu_266_p2              |      icmp|   0|  0|   10|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |or_ln258_fu_380_p2                |        or|   0|  0|  190|         169|         190|
    |select_ln258_fu_386_p3            |    select|   0|  0|  167|           1|         190|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  642|         323|         528|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |j_reg_249                |   9|          2|    6|         12|
    |vec1_TDATA_blk_n         |   9|          2|    1|          2|
    |vec_out_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  61|         13|   10|         23|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln257_10_reg_1162    |   7|   0|    8|          1|
    |add_ln257_11_reg_1167    |   7|   0|    8|          1|
    |add_ln257_12_reg_1172    |   7|   0|    8|          1|
    |add_ln257_13_reg_1177    |   7|   0|    8|          1|
    |add_ln257_14_reg_1182    |   7|   0|    8|          1|
    |add_ln257_15_reg_1187    |   7|   0|    8|          1|
    |add_ln257_1_reg_1117     |   7|   0|    8|          1|
    |add_ln257_2_reg_1122     |   7|   0|    8|          1|
    |add_ln257_3_reg_1127     |   7|   0|    8|          1|
    |add_ln257_4_reg_1132     |   7|   0|    8|          1|
    |add_ln257_5_reg_1137     |   7|   0|    8|          1|
    |add_ln257_6_reg_1142     |   7|   0|    8|          1|
    |add_ln257_7_reg_1147     |   7|   0|    8|          1|
    |add_ln257_8_reg_1152     |   7|   0|    8|          1|
    |add_ln257_9_reg_1157     |   7|   0|    8|          1|
    |add_ln257_reg_1112       |   7|   0|    8|          1|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln250_reg_1108      |   1|   0|    1|          0|
    |j_reg_249                |   6|   0|    6|          0|
    |tmp_31_reg_1197          |  16|   0|   16|          0|
    |tmp_reg_1207             |   1|   0|    1|          0|
    |trunc_ln308_7_reg_1202   |   2|   0|    2|          0|
    |trunc_ln308_9_reg_1212   |   5|   0|    5|          0|
    |trunc_ln308_s_reg_1217   |   6|   0|    6|          0|
    |trunc_ln_reg_1192        |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 170|   0|  186|         16|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      vector_scale|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      vector_scale|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      vector_scale|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      vector_scale|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      vector_scale|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      vector_scale|  return value|
|vec1_TDATA      |   in|  128|        axis|      vec_V_data_V|       pointer|
|vec1_TVALID     |   in|    1|        axis|      vec_V_data_V|       pointer|
|vec1_TREADY     |  out|    1|        axis|      vec_V_dest_V|       pointer|
|vec1_TDEST      |   in|    6|        axis|      vec_V_dest_V|       pointer|
|vec1_TKEEP      |   in|   16|        axis|      vec_V_keep_V|       pointer|
|vec1_TSTRB      |   in|   16|        axis|      vec_V_strb_V|       pointer|
|vec1_TUSER      |   in|    2|        axis|      vec_V_user_V|       pointer|
|vec1_TLAST      |   in|    1|        axis|      vec_V_last_V|       pointer|
|vec1_TID        |   in|    5|        axis|        vec_V_id_V|       pointer|
|vec_out_TDATA   |  out|  128|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TREADY  |   in|    1|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TVALID  |  out|    1|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TDEST   |  out|    6|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TKEEP   |  out|   16|        axis|  vec_out_V_keep_V|       pointer|
|vec_out_TSTRB   |  out|   16|        axis|  vec_out_V_strb_V|       pointer|
|vec_out_TUSER   |  out|    2|        axis|  vec_out_V_user_V|       pointer|
|vec_out_TLAST   |  out|    1|        axis|  vec_out_V_last_V|       pointer|
|vec_out_TID     |  out|    5|        axis|    vec_out_V_id_V|       pointer|
+----------------+-----+-----+------------+------------------+--------------+

