# Signal Descriptions

## 16MHZ_CLOCK_F

## ACC(0), ACC(1), SLIM_SEL [ACC(2)]

## ADDR(1) - ADDR(16)

## ADDR(17) - ADDR(23)

## ADDRUB(1) - ADDRUB(16)

## <span style="text-decoration:overline">AS</span>

## <span style="text-decoration:overline">BG</span>

## <span style="text-decoration:overline">BGACK</span>

## <span style="text-decoration:overline">BERR</span>

## <span style="text-decoration:overline">DELAY_CS</span>

## <span style="text-decoration:overline">DTACK</span>

## E

## <span style="text-decoration:overline">EXT_DTACK</span>

## FC0, FC1, FC2

## <span style="text-decoration:overline">IPL0</span>, <span style="text-decoration:overline">IPL1</span>, <span style="text-decoration:overline">IPL2</span>

## <span style="text-decoration:overline">LDS</span>, <span style="text-decoration:overline">UDS</span>

## SLIM_INS

## SLOT_CS(0), SLOT_CS(1)

## <span style="text-decoration:overline">SLOT_LW</span>, <span style="text-decoration:overline">SLOT_UW</span>

## SLOT_OE

## <span style="text-decoration:overline">UDS</span>
See [<span style="text-decoration:overline">LDS</span>, <span style="text-decoration:overline">UDS</span>](#lds-uds)

## <span style="text-decoration:overline">VMA</span>