# Image

![System-Level Block Diagram](https://github.com/wxiang357/Image/blob/master/FPGA-labs/S02_CH06/system-level.png)