// Seed: 2020336595
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2
);
  assign id_1 = 1 == 1'b0;
  logic id_3;
  logic id_4;
  logic id_5;
  assign {id_0, 1} = id_2;
  logic id_6;
endmodule
