{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489518070026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489518070036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 12:01:00 2017 " "Processing started: Tue Mar 14 12:01:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489518070036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489518070036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489518070036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489518070996 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit WriteEnGates.v(21) " "Verilog HDL Declaration warning at WriteEnGates.v(21): \"bit\" is SystemVerilog-2005 keyword" {  } { { "WriteEnGates.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/WriteEnGates.v" 21 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeengates.v 1 1 " "Found 1 design units, including 1 entities, in source file writeengates.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteEnGates " "Found entity 1: WriteEnGates" {  } { { "WriteEnGates.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/WriteEnGates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwomux.v 3 3 " "Found 3 design units, including 3 entities, in source file thirtytwomux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoMux " "Found entity 1: ThirtyTwoMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""} { "Info" "ISGN_ENTITY_NAME" "2 SixteenMux " "Found entity 2: SixteenMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""} { "Info" "ISGN_ENTITY_NAME" "3 FourMux " "Found entity 3: FourMux" {  } { { "ThirtyTwoMux.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file statecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateCounter " "Found entity 1: StateCounter" {  } { { "StateCounter.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/StateCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(43) " "Verilog HDL warning at SRAM.v(43): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerrow.v 1 1 " "Found 1 design units, including 1 entities, in source file registerrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterRow " "Found entity 1: RegisterRow" {  } { { "RegisterRow.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PilelinedCPU.sv(130) " "Verilog HDL warning at PilelinedCPU.sv(130): extended using \"x\" or \"z\"" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PilelinedCPU.sv(131) " "Verilog HDL warning at PilelinedCPU.sv(131): extended using \"x\" or \"z\"" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PilelinedCPU.sv(143) " "Verilog HDL Module Instantiation warning at PilelinedCPU.sv(143): ignored dangling comma in List of Port Connections" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 143 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilelinedcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pilelinedcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PilelinedCPU " "Found entity 1: PilelinedCPU" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instxmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instxmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstxMem " "Found entity 1: InstxMem" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcarrylookaheadadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourbitcarrylookaheadadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitcarrylookaheadadder " "Found entity 1: fourbitcarrylookaheadadder" {  } { { "fourbitcarrylookaheadadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fourbitcarrylookaheadadder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivephaseclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fivephaseclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivePhaseClock " "Found entity 1: FivePhaseClock" {  } { { "FivePhaseClock.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/FivePhaseClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_32decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file five_32decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five_32Decoder " "Found entity 1: Five_32Decoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""} { "Info" "ISGN_ENTITY_NAME" "2 Three_EightEnableDecoder " "Found entity 2: Three_EightEnableDecoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""} { "Info" "ISGN_ENTITY_NAME" "3 Two_FourDecoderNoEn " "Found entity 3: Two_FourDecoderNoEn" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""} { "Info" "ISGN_ENTITY_NAME" "4 Two_FourEnableDecoder " "Found entity 4: Two_FourEnableDecoder" {  } { { "Five_32Decoder.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(24) " "Verilog HDL Module Instantiation warning at fastadder.sv(24): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(25) " "Verilog HDL Module Instantiation warning at fastadder.sv(25): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fastadder.sv(26) " "Verilog HDL Module Instantiation warning at fastadder.sv(26): ignored dangling comma in List of Port Connections" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fastadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fastadder " "Found entity 1: fastadder" {  } { { "fastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "eightbitfastadder.sv(9) " "Verilog HDL Module Instantiation warning at eightbitfastadder.sv(9): ignored dangling comma in List of Port Connections" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "eightbitfastadder.sv(10) " "Verilog HDL Module Instantiation warning at eightbitfastadder.sv(10): ignored dangling comma in List of Port Connections" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitfastadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eightbitfastadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitfastadder " "Found entity 1: eightbitfastadder" {  } { { "eightbitfastadder.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/eightbitfastadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/D_FF.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "BarrelShifter.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/BarrelShifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1toplevel.v 3 3 " "Found 3 design units, including 3 entities, in source file de1toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1TopLevel " "Found entity 1: DE1TopLevel" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadHexDriver " "Found entity 2: QuadHexDriver" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDcontrol " "Found entity 3: LEDcontrol" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PHReset DE1TopLevel.v(12) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(12): created implicit net for \"PHReset\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SysRST DE1TopLevel.v(23) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(23): created implicit net for \"SysRST\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST DE1TopLevel.v(24) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(24): created implicit net for \"RST\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SySCLK DE1TopLevel.v(25) " "Verilog HDL Implicit Net warning at DE1TopLevel.v(25): created implicit net for \"SySCLK\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518079746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1TopLevel " "Elaborating entity \"DE1TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489518079816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SysRST DE1TopLevel.v(23) " "Verilog HDL or VHDL warning at DE1TopLevel.v(23): object \"SysRST\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489518079816 "|DE1TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST DE1TopLevel.v(24) " "Verilog HDL or VHDL warning at DE1TopLevel.v(24): object \"RST\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489518079816 "|DE1TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SySCLK DE1TopLevel.v(25) " "Verilog HDL or VHDL warning at DE1TopLevel.v(25): object \"SySCLK\" assigned a value but never read" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489518079816 "|DE1TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FivePhaseClock FivePhaseClock:FPC " "Elaborating entity \"FivePhaseClock\" for hierarchy \"FivePhaseClock:FPC\"" {  } { { "DE1TopLevel.v" "FPC" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateCounter StateCounter:SC " "Elaborating entity \"StateCounter\" for hierarchy \"StateCounter:SC\"" {  } { { "DE1TopLevel.v" "SC" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PilelinedCPU PilelinedCPU:CPU " "Elaborating entity \"PilelinedCPU\" for hierarchy \"PilelinedCPU:CPU\"" {  } { { "DE1TopLevel.v" "CPU" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstxMem PilelinedCPU:CPU\|InstxMem:IM " "Elaborating entity \"InstxMem\" for hierarchy \"PilelinedCPU:CPU\|InstxMem:IM\"" {  } { { "PilelinedCPU.sv" "IM" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079886 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "127 0 127 InstxMem.v(36) " "Verilog HDL warning at InstxMem.v(36): number of words (127) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1489518079886 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.data_a 0 InstxMem.v(18) " "Net \"IM.data_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489518079896 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.waddr_a 0 InstxMem.v(18) " "Net \"IM.waddr_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489518079896 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.we_a 0 InstxMem.v(18) " "Net \"IM.we_a\" at InstxMem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "InstxMem.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1489518079896 "|DE1TopLevel|PilelinedCPU:CPU|InstxMem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control PilelinedCPU:CPU\|Control:CNTRL " "Elaborating entity \"Control\" for hierarchy \"PilelinedCPU:CPU\|Control:CNTRL\"" {  } { { "PilelinedCPU.sv" "CNTRL" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile PilelinedCPU:CPU\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\"" {  } { { "PilelinedCPU.sv" "RF" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_32Decoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect " "Elaborating entity \"Five_32Decoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\"" {  } { { "RegisterFile.v" "WriteSelect" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_FourDecoderNoEn PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Two_FourDecoderNoEn:MSB " "Elaborating entity \"Two_FourDecoderNoEn\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Two_FourDecoderNoEn:MSB\"" {  } { { "Five_32Decoder.v" "MSB" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three_EightEnableDecoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7 " "Elaborating entity \"Three_EightEnableDecoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\"" {  } { { "Five_32Decoder.v" "ZeroThrough7" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518079996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_FourEnableDecoder PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\|Two_FourEnableDecoder:LS4 " "Elaborating entity \"Two_FourEnableDecoder\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|Five_32Decoder:WriteSelect\|Three_EightEnableDecoder:ZeroThrough7\|Two_FourEnableDecoder:LS4\"" {  } { { "Five_32Decoder.v" "LS4" { Text "C:/Users/MORSUCCI/Documents/initData1/Five_32Decoder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRow PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR " "Elaborating entity \"RegisterRow\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\"" {  } { { "RegisterFile.v" "Register\[0\].RR" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|mux2_1:Mux\[0\].m2 " "Elaborating entity \"mux2_1\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|mux2_1:Mux\[0\].m2\"" {  } { { "RegisterRow.v" "Mux\[0\].m2" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|D_FF:Column\[0\].flipflop " "Elaborating entity \"D_FF\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|RegisterRow:Register\[0\].RR\|D_FF:Column\[0\].flipflop\"" {  } { { "RegisterRow.v" "Column\[0\].flipflop" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterRow.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1 " "Elaborating entity \"ThirtyTwoMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\"" {  } { { "RegisterFile.v" "ReadMux1\[0\].bitRS1" { Text "C:/Users/MORSUCCI/Documents/initData1/RegisterFile.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15 " "Elaborating entity \"SixteenMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\"" {  } { { "ThirtyTwoMux.v" "Zeroto15" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourMux PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\|FourMux:bits0to3 " "Elaborating entity \"FourMux\" for hierarchy \"PilelinedCPU:CPU\|RegisterFile:RF\|ThirtyTwoMux:ReadMux1\[0\].bitRS1\|SixteenMux:Zeroto15\|FourMux:bits0to3\"" {  } { { "ThirtyTwoMux.v" "bits0to3" { Text "C:/Users/MORSUCCI/Documents/initData1/ThirtyTwoMux.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518080936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu PilelinedCPU:CPU\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\"" {  } { { "PilelinedCPU.sv" "ALU" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518081286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busOut alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"busOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"operand\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftsel alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"shiftsel\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addend alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"addend\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "augend alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"augend\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryin alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"carryin\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v alu.sv(31) " "Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable \"v\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v alu.sv(31) " "Inferred latch for \"v\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c alu.sv(31) " "Inferred latch for \"c\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin alu.sv(31) " "Inferred latch for \"carryin\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[0\] alu.sv(31) " "Inferred latch for \"augend\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[1\] alu.sv(31) " "Inferred latch for \"augend\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[2\] alu.sv(31) " "Inferred latch for \"augend\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[3\] alu.sv(31) " "Inferred latch for \"augend\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[4\] alu.sv(31) " "Inferred latch for \"augend\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[5\] alu.sv(31) " "Inferred latch for \"augend\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[6\] alu.sv(31) " "Inferred latch for \"augend\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[7\] alu.sv(31) " "Inferred latch for \"augend\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[8\] alu.sv(31) " "Inferred latch for \"augend\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[9\] alu.sv(31) " "Inferred latch for \"augend\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[10\] alu.sv(31) " "Inferred latch for \"augend\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[11\] alu.sv(31) " "Inferred latch for \"augend\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[12\] alu.sv(31) " "Inferred latch for \"augend\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[13\] alu.sv(31) " "Inferred latch for \"augend\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[14\] alu.sv(31) " "Inferred latch for \"augend\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augend\[15\] alu.sv(31) " "Inferred latch for \"augend\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[0\] alu.sv(31) " "Inferred latch for \"addend\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[1\] alu.sv(31) " "Inferred latch for \"addend\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[2\] alu.sv(31) " "Inferred latch for \"addend\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[3\] alu.sv(31) " "Inferred latch for \"addend\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[4\] alu.sv(31) " "Inferred latch for \"addend\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[5\] alu.sv(31) " "Inferred latch for \"addend\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[6\] alu.sv(31) " "Inferred latch for \"addend\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[7\] alu.sv(31) " "Inferred latch for \"addend\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[8\] alu.sv(31) " "Inferred latch for \"addend\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[9\] alu.sv(31) " "Inferred latch for \"addend\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[10\] alu.sv(31) " "Inferred latch for \"addend\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[11\] alu.sv(31) " "Inferred latch for \"addend\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[12\] alu.sv(31) " "Inferred latch for \"addend\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[13\] alu.sv(31) " "Inferred latch for \"addend\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[14\] alu.sv(31) " "Inferred latch for \"addend\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addend\[15\] alu.sv(31) " "Inferred latch for \"addend\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftsel\[0\] alu.sv(31) " "Inferred latch for \"shiftsel\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftsel\[1\] alu.sv(31) " "Inferred latch for \"shiftsel\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[0\] alu.sv(31) " "Inferred latch for \"operand\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[1\] alu.sv(31) " "Inferred latch for \"operand\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[2\] alu.sv(31) " "Inferred latch for \"operand\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[3\] alu.sv(31) " "Inferred latch for \"operand\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[4\] alu.sv(31) " "Inferred latch for \"operand\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[5\] alu.sv(31) " "Inferred latch for \"operand\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[6\] alu.sv(31) " "Inferred latch for \"operand\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[7\] alu.sv(31) " "Inferred latch for \"operand\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[8\] alu.sv(31) " "Inferred latch for \"operand\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[9\] alu.sv(31) " "Inferred latch for \"operand\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[10\] alu.sv(31) " "Inferred latch for \"operand\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[11\] alu.sv(31) " "Inferred latch for \"operand\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[12\] alu.sv(31) " "Inferred latch for \"operand\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[13\] alu.sv(31) " "Inferred latch for \"operand\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[14\] alu.sv(31) " "Inferred latch for \"operand\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand\[15\] alu.sv(31) " "Inferred latch for \"operand\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081286 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[0\] alu.sv(31) " "Inferred latch for \"busOut\[0\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[1\] alu.sv(31) " "Inferred latch for \"busOut\[1\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[2\] alu.sv(31) " "Inferred latch for \"busOut\[2\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[3\] alu.sv(31) " "Inferred latch for \"busOut\[3\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[4\] alu.sv(31) " "Inferred latch for \"busOut\[4\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[5\] alu.sv(31) " "Inferred latch for \"busOut\[5\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[6\] alu.sv(31) " "Inferred latch for \"busOut\[6\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[7\] alu.sv(31) " "Inferred latch for \"busOut\[7\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[8\] alu.sv(31) " "Inferred latch for \"busOut\[8\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[9\] alu.sv(31) " "Inferred latch for \"busOut\[9\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[10\] alu.sv(31) " "Inferred latch for \"busOut\[10\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[11\] alu.sv(31) " "Inferred latch for \"busOut\[11\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[12\] alu.sv(31) " "Inferred latch for \"busOut\[12\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[13\] alu.sv(31) " "Inferred latch for \"busOut\[13\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[14\] alu.sv(31) " "Inferred latch for \"busOut\[14\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busOut\[15\] alu.sv(31) " "Inferred latch for \"busOut\[15\]\" at alu.sv(31)" {  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489518081296 "|DE1TopLevel|PilelinedCPU:CPU|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastadder PilelinedCPU:CPU\|alu:ALU\|fastadder:adder " "Elaborating entity \"fastadder\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\"" {  } { { "alu.sv" "adder" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518081306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcarrylookaheadadder PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\|fourbitcarrylookaheadadder:adder1 " "Elaborating entity \"fourbitcarrylookaheadadder\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|fastadder:adder\|fourbitcarrylookaheadadder:adder1\"" {  } { { "fastadder.sv" "adder1" { Text "C:/Users/MORSUCCI/Documents/initData1/fastadder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518081316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter PilelinedCPU:CPU\|alu:ALU\|BarrelShifter:shifter " "Elaborating entity \"BarrelShifter\" for hierarchy \"PilelinedCPU:CPU\|alu:ALU\|BarrelShifter:shifter\"" {  } { { "alu.sv" "shifter" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518081336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM PilelinedCPU:CPU\|SRAM:Cache " "Elaborating entity \"SRAM\" for hierarchy \"PilelinedCPU:CPU\|SRAM:Cache\"" {  } { { "PilelinedCPU.sv" "Cache" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518081356 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SRAM.v(38) " "Verilog HDL or VHDL warning at the SRAM.v(38): index expression is not wide enough to address all of the elements in the array" {  } { { "SRAM.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/SRAM.v" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1489518081386 "|DE1TopLevel|PilelinedCPU:CPU|SRAM:Cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "DE1TopLevel.v" "h0" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518086336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadHexDriver QuadHexDriver:QHD " "Elaborating entity \"QuadHexDriver\" for hierarchy \"QuadHexDriver:QHD\"" {  } { { "DE1TopLevel.v" "QHD" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518086356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDcontrol LEDcontrol:LEDc " "Elaborating entity \"LEDcontrol\" for hierarchy \"LEDcontrol:LEDc\"" {  } { { "DE1TopLevel.v" "LEDc" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489518086366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_pko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_pko " "Found entity 1: sld_ela_trigger_pko" {  } { { "db/sld_ela_trigger_pko.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/sld_ela_trigger_pko.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518090206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518090206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE1_SoC_auto_signaltap_0_1_8655 " "Found entity 1: sld_reserved_DE1_SoC_auto_signaltap_0_1_8655" {  } { { "db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/sld_reserved_de1_soc_auto_signaltap_0_1_8655.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518090646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518090646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/altsyncram_gb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518099246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518099246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nc " "Found entity 1: mux_6nc" {  } { { "db/mux_6nc.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/mux_6nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_npf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_npf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_npf " "Found entity 1: decode_npf" {  } { { "db/decode_npf.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/decode_npf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cci " "Found entity 1: cntr_cci" {  } { { "db/cntr_cci.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_cci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dti " "Found entity 1: cntr_dti" {  } { { "db/cntr_dti.tdf" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/cntr_dti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518100996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518100996 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518102146 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1489518102456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518116912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1489518117650 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1489518118350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518118480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518118480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518118490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518118520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/db/ip/sld5d2bcf66/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489518118530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489518118530 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PilelinedCPU:CPU\|InstxMem:IM\|IM " "RAM logic \"PilelinedCPU:CPU\|InstxMem:IM\|IM\" is uninferred due to inappropriate RAM size" {  } { { "InstxMem.v" "IM" { Text "C:/Users/MORSUCCI/Documents/initData1/InstxMem.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1489518127720 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1489518127720 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/MORSUCCI/Documents/initData1/db/DE1_SoC.ram0_InstxMem_8f03b893.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/MORSUCCI/Documents/initData1/db/DE1_SoC.ram0_InstxMem_8f03b893.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1489518127730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1489518148420 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DE1TopLevel\|PilelinedCPU:CPU\|branchCnt " "Flipped 1 bits in user-encoded state machine \|DE1TopLevel\|PilelinedCPU:CPU\|branchCnt" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1489518148570 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[0\] PilelinedCPU:CPU\|WD\[0\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[0\]\" to the node \"PilelinedCPU:CPU\|WD\[0\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[10\] PilelinedCPU:CPU\|WD\[10\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[10\]\" to the node \"PilelinedCPU:CPU\|WD\[10\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[11\] PilelinedCPU:CPU\|WD\[11\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[11\]\" to the node \"PilelinedCPU:CPU\|WD\[11\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[12\] PilelinedCPU:CPU\|WD\[12\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[12\]\" to the node \"PilelinedCPU:CPU\|WD\[12\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[13\] PilelinedCPU:CPU\|WD\[13\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[13\]\" to the node \"PilelinedCPU:CPU\|WD\[13\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[14\] PilelinedCPU:CPU\|WD\[14\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[14\]\" to the node \"PilelinedCPU:CPU\|WD\[14\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[15\] PilelinedCPU:CPU\|WD\[15\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[15\]\" to the node \"PilelinedCPU:CPU\|WD\[15\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[16\] PilelinedCPU:CPU\|WD\[16\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[16\]\" to the node \"PilelinedCPU:CPU\|WD\[16\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[17\] PilelinedCPU:CPU\|WD\[17\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[17\]\" to the node \"PilelinedCPU:CPU\|WD\[17\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[18\] PilelinedCPU:CPU\|WD\[18\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[18\]\" to the node \"PilelinedCPU:CPU\|WD\[18\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[19\] PilelinedCPU:CPU\|WD\[19\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[19\]\" to the node \"PilelinedCPU:CPU\|WD\[19\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[1\] PilelinedCPU:CPU\|WD\[1\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[1\]\" to the node \"PilelinedCPU:CPU\|WD\[1\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[20\] PilelinedCPU:CPU\|WD\[20\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[20\]\" to the node \"PilelinedCPU:CPU\|WD\[20\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[21\] PilelinedCPU:CPU\|WD\[21\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[21\]\" to the node \"PilelinedCPU:CPU\|WD\[21\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[22\] PilelinedCPU:CPU\|WD\[22\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[22\]\" to the node \"PilelinedCPU:CPU\|WD\[22\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[23\] PilelinedCPU:CPU\|WD\[23\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[23\]\" to the node \"PilelinedCPU:CPU\|WD\[23\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[24\] PilelinedCPU:CPU\|WD\[24\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[24\]\" to the node \"PilelinedCPU:CPU\|WD\[24\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[25\] PilelinedCPU:CPU\|WD\[25\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[25\]\" to the node \"PilelinedCPU:CPU\|WD\[25\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[26\] PilelinedCPU:CPU\|WD\[26\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[26\]\" to the node \"PilelinedCPU:CPU\|WD\[26\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[27\] PilelinedCPU:CPU\|WD\[27\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[27\]\" to the node \"PilelinedCPU:CPU\|WD\[27\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[28\] PilelinedCPU:CPU\|WD\[28\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[28\]\" to the node \"PilelinedCPU:CPU\|WD\[28\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[29\] PilelinedCPU:CPU\|WD\[29\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[29\]\" to the node \"PilelinedCPU:CPU\|WD\[29\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[2\] PilelinedCPU:CPU\|WD\[2\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[2\]\" to the node \"PilelinedCPU:CPU\|WD\[2\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[30\] PilelinedCPU:CPU\|WD\[30\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[30\]\" to the node \"PilelinedCPU:CPU\|WD\[30\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[31\] PilelinedCPU:CPU\|WD\[31\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[31\]\" to the node \"PilelinedCPU:CPU\|WD\[31\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[3\] PilelinedCPU:CPU\|WD\[3\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[3\]\" to the node \"PilelinedCPU:CPU\|WD\[3\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[4\] PilelinedCPU:CPU\|WD\[4\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[4\]\" to the node \"PilelinedCPU:CPU\|WD\[4\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[5\] PilelinedCPU:CPU\|WD\[5\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[5\]\" to the node \"PilelinedCPU:CPU\|WD\[5\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[6\] PilelinedCPU:CPU\|WD\[6\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[6\]\" to the node \"PilelinedCPU:CPU\|WD\[6\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[7\] PilelinedCPU:CPU\|WD\[7\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[7\]\" to the node \"PilelinedCPU:CPU\|WD\[7\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[8\] PilelinedCPU:CPU\|WD\[8\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[8\]\" to the node \"PilelinedCPU:CPU\|WD\[8\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SystemBus\[9\] PilelinedCPU:CPU\|WD\[9\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SystemBus\[9\]\" to the node \"PilelinedCPU:CPU\|WD\[9\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 127 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153010 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 1 1489518153010 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[0\] pre_syn.bp.CPU_Cache_DataBus_0_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[0\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_0_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[10\] pre_syn.bp.CPU_Cache_DataBus_10_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[10\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_10_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[11\] pre_syn.bp.CPU_Cache_DataBus_11_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[11\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_11_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[12\] pre_syn.bp.CPU_Cache_DataBus_12_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[12\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_12_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[13\] pre_syn.bp.CPU_Cache_DataBus_13_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[13\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_13_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[14\] pre_syn.bp.CPU_Cache_DataBus_14_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[14\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_14_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[15\] pre_syn.bp.CPU_Cache_DataBus_15_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[15\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_15_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[16\] pre_syn.bp.CPU_Cache_DataBus_16_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[16\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_16_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[17\] pre_syn.bp.CPU_Cache_DataBus_17_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[17\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_17_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[18\] pre_syn.bp.CPU_Cache_DataBus_18_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[18\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_18_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[19\] pre_syn.bp.CPU_Cache_DataBus_19_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[19\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_19_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[1\] pre_syn.bp.CPU_Cache_DataBus_1_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[1\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_1_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[20\] pre_syn.bp.CPU_Cache_DataBus_20_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[20\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_20_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[21\] pre_syn.bp.CPU_Cache_DataBus_21_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[21\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_21_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[22\] pre_syn.bp.CPU_Cache_DataBus_22_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[22\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_22_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[23\] pre_syn.bp.CPU_Cache_DataBus_23_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[23\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_23_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[24\] pre_syn.bp.CPU_Cache_DataBus_24_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[24\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_24_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[25\] pre_syn.bp.CPU_Cache_DataBus_25_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[25\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_25_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[26\] pre_syn.bp.CPU_Cache_DataBus_26_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[26\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_26_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[27\] pre_syn.bp.CPU_Cache_DataBus_27_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[27\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_27_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[28\] pre_syn.bp.CPU_Cache_DataBus_28_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[28\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_28_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[29\] pre_syn.bp.CPU_Cache_DataBus_29_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[29\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_29_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[2\] pre_syn.bp.CPU_Cache_DataBus_2_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[2\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_2_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[30\] pre_syn.bp.CPU_Cache_DataBus_30_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[30\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_30_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[31\] pre_syn.bp.CPU_Cache_DataBus_31_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[31\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_31_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[3\] pre_syn.bp.CPU_Cache_DataBus_3_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[3\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_3_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[4\] pre_syn.bp.CPU_Cache_DataBus_4_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[4\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_4_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[5\] pre_syn.bp.CPU_Cache_DataBus_5_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[5\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_5_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[6\] pre_syn.bp.CPU_Cache_DataBus_6_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[6\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_6_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[7\] pre_syn.bp.CPU_Cache_DataBus_7_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[7\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_7_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[8\] pre_syn.bp.CPU_Cache_DataBus_8_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[8\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_8_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PilelinedCPU:CPU\|SRAMDataBus\[9\] pre_syn.bp.CPU_Cache_DataBus_9_ " "Converted the fanout from the always-enabled tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[9\]\" to the node \"pre_syn.bp.CPU_Cache_DataBus_9_\" into a wire" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 1 1489518153170 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 1 1489518153170 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[0\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[0\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[0\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[0\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[10\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[10\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[10\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[10\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[11\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[11\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[11\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[11\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[12\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[12\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[12\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[12\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[13\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[13\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[13\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[13\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[14\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[14\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[14\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[14\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[15\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[15\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[15\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[15\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[16\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[16\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[16\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[17\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[17\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[17\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[17\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[18\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[18\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[18\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[18\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[19\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[19\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[19\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[19\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[1\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[1\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[1\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[1\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[20\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[20\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[20\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[20\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[21\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[21\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[21\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[21\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[22\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[22\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[22\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[22\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[23\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[23\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[23\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[23\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[24\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[24\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[24\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[24\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[25\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[25\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[25\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[25\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[26\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[26\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[26\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[26\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[27\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[27\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[27\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[27\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[28\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[28\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[28\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[28\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[29\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[29\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[29\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[29\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[2\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[2\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[2\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[2\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[30\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[30\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[30\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[30\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[31\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[31\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[31\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[31\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[3\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[3\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[3\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[3\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[4\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[4\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[4\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[4\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[5\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[5\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[5\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[5\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[6\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[6\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[6\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[6\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[7\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[7\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[7\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[7\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[8\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[8\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[8\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[8\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PilelinedCPU:CPU\|SRAMDataBus\[9\] PilelinedCPU:CPU\|SRAM:Cache\|MDR\[9\] " "Converted the fan-out from the tri-state buffer \"PilelinedCPU:CPU\|SRAMDataBus\[9\]\" to the node \"PilelinedCPU:CPU\|SRAM:Cache\|MDR\[9\]\" into an OR gate" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 126 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1489518153310 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 1 1489518153310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[0\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153490 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153490 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[11\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153490 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[12\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153500 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[13\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153510 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[14\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153510 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[15\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153520 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[1\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153530 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[2\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153540 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[3\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153540 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[4\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153550 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[5\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153560 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[6\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153570 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[7\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153570 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[8\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153580 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|busOut\[9\] " "Latch PilelinedCPU:CPU\|alu:ALU\|busOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[11\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[11\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153590 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|carryin " "Latch PilelinedCPU:CPU\|alu:ALU\|carryin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[9\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[9\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153590 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[0\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153600 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[10\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153610 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[11\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153620 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[12\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153620 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[13\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153630 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[14\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153640 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[15\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153650 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[1\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153650 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[2\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153660 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[3\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153670 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[4\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153670 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[5\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153680 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[6\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153690 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[7\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153700 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[8\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153700 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PilelinedCPU:CPU\|alu:ALU\|augend\[9\] " "Latch PilelinedCPU:CPU\|alu:ALU\|augend\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PilelinedCPU:CPU\|ExCntrl\[10\] " "Ports D and ENA on the latch are fed by the same signal PilelinedCPU:CPU\|ExCntrl\[10\]" {  } { { "PilelinedCPU.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/PilelinedCPU.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 1 1489518153710 ""}  } { { "alu.sv" "" { Text "C:/Users/MORSUCCI/Documents/initData1/alu.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 1 1489518153710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518158041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16387 " "16387 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1489518161681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518168491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518180711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/MORSUCCI/Documents/initData1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489518181351 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1725 1749 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1725 of its 1749 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1489518186451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489518187651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518187651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1TopLevel.v" "" { Text "C:/Users/MORSUCCI/Documents/initData1/DE1TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489518191471 "|DE1TopLevel|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1489518191471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38507 " "Implemented 38507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489518191561 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489518191561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37477 " "Implemented 37477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489518191561 ""} { "Info" "ICUT_CUT_TM_RAMS" "858 " "Implemented 858 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1489518191561 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "100 " "Implemented 100 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1489518191561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489518191561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489518191821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 12:03:11 2017 " "Processing ended: Tue Mar 14 12:03:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489518191821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489518191821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489518191821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489518191821 ""}
