============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Dec 08 2021  03:41:34 pm
  Module:                 ml_accelerator
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7649 ps) Late External Delay Assertion at pin ofmap[14]
          Group: clk
     Startpoint: (R) pe_row[2].pe_col[0].pe_unit_filter_select_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) ofmap[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     200                  
       Uncertainty:-      30                  
     Required Time:=    9770                  
      Launch Clock:-       0                  
         Data Path:-    2121                  
             Slack:=    7649                  

Exceptions/Constraints:
  output_delay             200             ml_accelerator.sdc_line_12_153_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  pe_row[2].pe_col[0].pe_unit_filter_select_reg[2]/CK            -       -      R     (arrival)   3181    -     0     -       0    (-,-) 
  pe_row[2].pe_col[0].pe_unit_filter_select_reg[2]/Q             -       CK->Q  R     DFFR_X1        4  7.5    22   113     113    (-,-) 
  g26847__7675/ZN                                                -       A2->ZN F     NOR2_X1        2  5.1    11    19     132    (-,-) 
  g26828__6083/ZN                                                -       A1->ZN F     AND2_X2       32 56.5    32    64     196    (-,-) 
  g26747__7344/ZN                                                -       B1->ZN R     AOI22_X1       1  2.0    26    52     247    (-,-) 
  g26622/ZN                                                      -       A->ZN  F     INV_X1         1  1.8     8    10     257    (-,-) 
  g26427__7114/ZN                                                -       A->ZN  R     AOI221_X1      1  3.3    53    83     340    (-,-) 
  g26405__7344/ZN                                                -       A1->ZN F     NAND3_X2      19 44.6    64    96     436    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g6020/ZN  -       A->ZN  R     INV_X1         2  3.1    21    35     471    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5955/Z   -       A->Z   R     MUX2_X1       15 26.8    64   102     573    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5909/ZN  -       A1->ZN F     NAND2_X1      13 21.8    47    76     649    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5825/ZN  -       A1->ZN R     OAI22_X1       1  3.1    37    52     701    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5801/S   -       CI->S  F     FA_X1          1  3.9    17   104     805    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5779/CO  -       A->CO  F     FA_X1          1  3.0    15    79     884    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5770/CO  -       CI->CO F     FA_X1          1  3.0    15    72     956    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5765/CO  -       CI->CO F     FA_X1          1  3.0    15    72    1028    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5760/CO  -       CI->CO F     FA_X1          1  3.0    15    72    1101    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5758/CO  -       CI->CO F     FA_X1          1  3.0    15    72    1173    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5756/CO  -       CI->CO F     FA_X1          1  3.0    15    72    1245    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_multiplier_mul_15_31_g5755/S   -       CI->S  R     FA_X1          1  1.2    10   110    1356    (-,-) 
  g32888/ZN                                                      -       A1->ZN R     AND2_X1        1  4.0    14    37    1393    (-,-) 
  pe_row[2].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1021/S  -       A->S   F     FA_X1          2  2.5    16    88    1481    (-,-) 
  g17583/Z                                                       -       B->Z   F     MUX2_X1        1  3.9    12    67    1547    (-,-) 
  pe_row[1].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1036/S  -       A->S   F     FA_X1          2  2.5    16   100    1648    (-,-) 
  g33322/Z                                                       -       B->Z   F     MUX2_X1        1  3.9    12    67    1714    (-,-) 
  pe_row[0].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1046/CO -       A->CO  F     FA_X1          1  3.0    15    77    1792    (-,-) 
  pe_row[0].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1045/CO -       CI->CO F     FA_X1          1  3.0    15    72    1864    (-,-) 
  pe_row[0].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1044/CO -       CI->CO F     FA_X1          1  3.0    15    72    1936    (-,-) 
  pe_row[0].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1043/CO -       CI->CO F     FA_X1          1  3.0    15    72    2008    (-,-) 
  pe_row[0].pe_col[0].pe_unit_mac_accumulator_add_14_31_g1042/S  -       CI->S  R     FA_X1          2  1.8    11   112    2121    (-,-) 
  ofmap[14]                                                      <<<     -      R     (port)         -    -     -     0    2121    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

