// Seed: 1183372895
module module_0;
  wire id_1;
  ;
  wire id_2;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    output wand id_7,
    input supply1 id_8
);
  always while (id_4) $unsigned(51);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout reg id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_9;
  ;
  wire id_10;
  assign id_9 = id_1;
  assign id_6 = 1'b0 > -1;
  initial begin : LABEL_0
    $unsigned(10);
    ;
    if (-1)
      assume ("" == $realtime >= -1 || 'b0 !=? 1);
      else
        #1 begin : LABEL_1
          id_6 <= -1;
        end
  end
endmodule
