Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d1fc59a27024c2a8a6c386b10da21d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot flowfishmips_min_spoc_tb_behav xil_defaultlib.flowfishmips_min_spoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'probe1' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'probe2' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/top.v:63]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
