#ifndef _SUNXI_CPU_SUN8I_T113_H
#define _SUNXI_CPU_SUN8I_T113_H

#define SUNXI_SRAM_A1_BASE		CONFIG_SUNXI_SRAM_ADDRESS
#define SUNXI_SRAM_C_BASE		0x00028000
#define SUNXI_CPUCFG_BASE		0x09010000

#define SUNXI_SRAMC_BASE		0x03000000
#define SUNXI_DMA_BASE			0x03002000
#define SUNXI_GIC400_BASE		0x03020000
/* SID address space starts at 0x03006000, but e-fuse is at offset 0x200 */
#define SUNXI_SIDC_BASE			0x03006000
#define SUNXI_SID_BASE			0x03006200

#define SUNXI_PIO_BASE			0x02000000
#define SUNXI_CCM_BASE			0x02001000
#define SUNXI_IOMMU_BASE		0x02010000
#define SUNXI_TIMER_BASE		0x02050000

#define SUNXI_UART0_BASE		0x02500000
#define SUNXI_UART1_BASE		0x02500400
#define SUNXI_UART2_BASE		0x02500800
#define SUNXI_UART3_BASE		0x02500C00
#define SUNXI_UART4_BASE		0x02501000
#define SUNXI_UART5_BASE		0x02501400
#define SUNXI_TWI0_BASE			0x02502000
#define SUNXI_TWI1_BASE			0x02502400
#define SUNXI_TWI2_BASE			0x02502800
#define SUNXI_TWI3_BASE			0x02502C00

#define SUNXI_MMC0_BASE			0x04020000
#define SUNXI_MMC1_BASE			0x04021000
#define SUNXI_MMC2_BASE			0x04022000
#define SUNXI_SPI0_BASE			0x04025000
#define SUNXI_SPI1_BASE			0x04026000
#define SUNXI_EMAC_BASE			0x04500000
#define SUNXI_USB0_BASE			0x04100000
#define SUNXI_USB1_BASE			0x04200000

#define SUNXI_RTC_BASE			0x07090000

#ifndef __ASSEMBLY__
void sunxi_board_init(void);
void sunxi_reset(void);
int sunxi_get_sid(unsigned int *sid);
#endif

#endif /* _SUNXI_CPU_SUN9I_H */
