Fitter report for pulse_picker
Mon Jan 20 15:11:17 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Control Signals
 13. Non-Global High Fan-Out Signals
 14. Interconnect Usage Summary
 15. LAB Macrocells
 16. Parallel Expander
 17. Shareable Expander
 18. Logic Cell Interconnection
 19. Fitter Device Options
 20. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Mon Jan 20 15:11:17 2014    ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name         ; pulse_picker                             ;
; Top-level Entity Name ; pulse_picker_div                         ;
; Family                ; MAX3000A                                 ;
; Device                ; EPM3064ATC44-4                           ;
; Timing Models         ; Final                                    ;
; Total macrocells      ; 62 / 64 ( 97 % )                         ;
; Total pins            ; 21 / 34 ( 62 % )                         ;
+-----------------------+------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fitter Settings                                                                     ;
+----------------------------------------------------+----------------+---------------+
; Option                                             ; Setting        ; Default Value ;
+----------------------------------------------------+----------------+---------------+
; Device                                             ; EPM3064ATC44-4 ;               ;
; Use smart compilation                              ; Off            ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off            ; Off           ;
; Optimize Timing for ECOs                           ; Off            ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off            ; Off           ;
; Optimize IOC Register Placement for Timing         ; On             ; On            ;
; Limit to One Fitting Attempt                       ; Off            ; Off           ;
; Fitter Initial Placement Seed                      ; 1              ; 1             ;
; Slow Slew Rate                                     ; Off            ; Off           ;
; Fitter Effort                                      ; Auto Fit       ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off            ; Off           ;
+----------------------------------------------------+----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/github/workrepo/FBLASER/CPLD/pulse_picker.pin.


+------------------------------------------------------+
; Fitter Resource Usage Summary                        ;
+-----------------------------------+------------------+
; Resource                          ; Usage            ;
+-----------------------------------+------------------+
; Logic cells                       ; 62 / 64 ( 97 % ) ;
; Registers                         ; 43 / 64 ( 67 % ) ;
; Number of pterms used             ; 243              ;
; User inserted logic elements      ; 0                ;
; I/O pins                          ; 21 / 34 ( 62 % ) ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )    ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )    ;
; Global signals                    ; 0                ;
; Shareable expanders               ; 10 / 64 ( 16 % ) ;
; Parallel expanders                ; 16 / 60 ( 27 % ) ;
; Cells using turbo bit             ; 62 / 64 ( 97 % ) ;
; Maximum fan-out node              ; delayflag2       ;
; Maximum fan-out                   ; 32               ;
; Highest non-global fan-out signal ; delayflag2       ;
; Highest non-global fan-out        ; 32               ;
; Total fan-out                     ; 532              ;
; Average fan-out                   ; 5.72             ;
+-----------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                     ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; CLK       ; 6     ; --       ; 1   ; 26                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[0]   ; 15    ; --       ; 2   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[1]   ; 18    ; --       ; 3   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[2]   ; 19    ; --       ; 3   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[3]   ; 20    ; --       ; 3   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[4]   ; 21    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[5]   ; 22    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[6]   ; 23    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[7]   ; 25    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ENABLE    ; 14    ; --       ; 2   ; 17                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; GATE      ; 5     ; --       ; 1   ; 0                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; PD_CLK_IN ; 33    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[0]     ; 12    ; --       ; 2   ; 18                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[1]     ; 13    ; --       ; 2   ; 18                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                     ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name     ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; PWM_OUT  ; 44    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; PWM_TEST ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; RF_ON    ; 31    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 7          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 3        ; 8          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 4        ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; GATE           ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 11         ; --       ; CLK            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 13         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 9        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 11       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 12       ; 17         ; --       ; RS[0]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 18         ; --       ; RS[1]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 14       ; 19         ; --       ; ENABLE         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 20         ; --       ; DATA[0]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 16       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; DATA[1]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 24         ; --       ; DATA[2]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 25         ; --       ; DATA[3]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 26         ; --       ; DATA[4]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 27         ; --       ; DATA[5]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 23       ; 28         ; --       ; DATA[6]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 24       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; DATA[7]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 32         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 28       ; 33         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 29       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 36         ; --       ; RF_ON          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 38         ; --       ; PD_CLK_IN      ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 39         ; --       ; PWM_TEST       ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 40         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 36       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; GND+           ;        ;              ;         ;                 ;
; 38       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 40       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 41       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 43       ; 4          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; PWM_OUT        ; output ; 3.3-V LVTTL  ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                    ;
+---------------------------------+------------+------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; Macrocells ; Pins ; Full Hierarchy Name                                 ; Library Name ;
+---------------------------------+------------+------+-----------------------------------------------------+--------------+
; |pulse_picker_div               ; 62         ; 21   ; |pulse_picker_div                                   ; work         ;
;    |lpm_add_sub:Add2|           ; 1          ; 0    ; |pulse_picker_div|lpm_add_sub:Add2                  ; work         ;
;       |addcore:adder[0]|        ; 1          ; 0    ; |pulse_picker_div|lpm_add_sub:Add2|addcore:adder[0] ; work         ;
;    |lpm_counter:delaytmp_rtl_1| ; 4          ; 0    ; |pulse_picker_div|lpm_counter:delaytmp_rtl_1        ; work         ;
;    |lpm_counter:widetmp_rtl_0|  ; 4          ; 0    ; |pulse_picker_div|lpm_counter:widetmp_rtl_0         ; work         ;
+---------------------------------+------------+------+-----------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------+
; Control Signals                                                                           ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; Name      ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; CLK       ; PIN_6    ; 26      ; Clock ; no     ; --                   ; --               ;
; ENABLE    ; PIN_14   ; 17      ; Clock ; no     ; --                   ; --               ;
; PD_CLK_IN ; PIN_33   ; 1       ; Clock ; no     ; --                   ; --               ;
+-----------+----------+---------+-------+--------+----------------------+------------------+


+----------------------------------------------+
; Non-Global High Fan-Out Signals              ;
+------------------------------------+---------+
; Name                               ; Fan-Out ;
+------------------------------------+---------+
; delayflag2                         ; 32      ;
; CLK                                ; 26      ;
; ratetmp[0]                         ; 25      ;
; ratetmp[4]                         ; 21      ;
; ratetmp[1]                         ; 21      ;
; ratetmp[2]                         ; 20      ;
; ratetmp[3]                         ; 19      ;
; RS[0]                              ; 18      ;
; RS[1]                              ; 18      ;
; ratetmp[5]                         ; 18      ;
; ENABLE                             ; 17      ;
; ratetmp[6]                         ; 17      ;
; ratetmp[7]                         ; 14      ;
; ratetmp[9]                         ; 12      ;
; ratetmp[8]                         ; 12      ;
; tmpflag2                           ; 11      ;
; ratetmp[10]                        ; 11      ;
; ratetmp[12]                        ; 10      ;
; ratetmp[11]                        ; 10      ;
; delayflag1                         ; 8       ;
; pulserate[12]                      ; 8       ;
; pwmflag                            ; 7       ;
; Equal9~58                          ; 7       ;
; Equal9~53                          ; 7       ;
; pulserate[11]                      ; 7       ;
; pulserate[10]                      ; 7       ;
; pulserate[9]                       ; 7       ;
; pulserate[6]                       ; 7       ;
; pulserate[5]                       ; 7       ;
; lpm_counter:widetmp_rtl_0|dffs[0]  ; 6       ;
; Equal8~12                          ; 6       ;
; lpm_counter:delaytmp_rtl_1|dffs[0] ; 6       ;
; pulserate[8]                       ; 6       ;
; pulserate[7]                       ; 6       ;
; Equal6~12                          ; 5       ;
; DATA[3]                            ; 4       ;
; DATA[2]                            ; 4       ;
; DATA[1]                            ; 4       ;
; DATA[0]                            ; 4       ;
; lpm_counter:widetmp_rtl_0|dffs[1]  ; 4       ;
; lpm_counter:delaytmp_rtl_1|dffs[1] ; 4       ;
; lpm_counter:widetmp_rtl_0|dffs[2]  ; 3       ;
; lpm_counter:delaytmp_rtl_1|dffs[2] ; 3       ;
; pulsedelay[0]                      ; 3       ;
; pulsewide[0]                       ; 3       ;
; DATA[7]                            ; 2       ;
; DATA[6]                            ; 2       ;
; DATA[5]                            ; 2       ;
; DATA[4]                            ; 2       ;
; tmp_c1                             ; 2       ;
+------------------------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; Output enables             ; 0 / 6 ( 0 % )      ;
; PIA buffers                ; 115 / 144 ( 80 % ) ;
+----------------------------+--------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 15.50) ; Number of LABs  (Total = 4) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 1                           ;
; 15                                      ; 0                           ;
; 16                                      ; 3                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 4                            ;
; 2                        ; 0                            ;
; 3                        ; 4                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 2.50) ; Number of LABs  (Total = 4) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 2                           ;
; 2                                               ; 1                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                      ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC1        ; ratetmp[5], pulserate[5], ratetmp[0], delayflag2, ratetmp[12], pulserate[12]                                                                                                                               ; ratetmp[0]~347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC11       ; ratetmp[2], ratetmp[0], ratetmp[4], ratetmp[1], ratetmp[3], ratetmp[11], ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[6], ratetmp[12], ratetmp[5], ratetmp[10], pwmflag, delayflag2, tmp_c1, Equal8~12, CLK ; tmp_c1, PWM_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC6        ; ratetmp[2], ratetmp[0], ratetmp[4], ratetmp[1], ratetmp[3], ratetmp[11], ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[6], ratetmp[12], ratetmp[5], ratetmp[10], pwmflag, delayflag2, Equal8~12, CLK         ; pwmflag, tmp_c1, lpm_counter:widetmp_rtl_0|dffs[0], widetmp~23sexp, lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC10       ; ratetmp[5]~370, ratetmp[4], ratetmp[5], delayflag2, ratetmp[5]~291, CLK, lpm_add_sub:Add2|addcore:adder[0]|g4~4sexp, ratetmp[3], ratetmp[2], ratetmp[1], ratetmp[0]                                        ; ratetmp[5], ratetmp[6], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~342, ratetmp[5]~359, ratetmp[5]~364, ratetmp[5]~370, ratetmp[6]~376, ratetmp[6]~387, tmpflag2~42, ratetmp[1]                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC5        ; Equal9~53, ratetmp[11], ratetmp[10], ratetmp[9], ratetmp[8], ratetmp[3], ratetmp[2], ratetmp[6], ratetmp[7], ratetmp[1], ratetmp[0], ratetmp[5], ratetmp[4], delayflag2, Equal9~58, ratetmp[12], CLK       ; Equal9~53, ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~342, ratetmp[5]~359, ratetmp[6]~376, tmpflag2~42, tmpflag2~47, ratetmp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC4        ; ratetmp[0]~353, ratetmp[8], pulserate[8], ratetmp[0], delayflag2, ratetmp[0]~268, CLK                                                                                                                      ; ratetmp[0], ratetmp[1], ratetmp[2], ratetmp[3], ratetmp[4], ratetmp[5]~291, ratetmp[6]~298, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, pwmflag, tmp_c1, ratetmp[0]~342, ratetmp[0]~347, ratetmp[0]~353, Equal9~65, lpm_add_sub:Add2|addcore:adder[0]|g4~4sexp, ratetmp[5], ratetmp[6]~300, ratetmp[6]~387                                                                                                                                                                                                     ;
;  A  ; LC16       ; Equal9~53, ratetmp[10], ratetmp[9], ratetmp[8], ratetmp[3], ratetmp[2], ratetmp[6], ratetmp[7], ratetmp[1], ratetmp[0], ratetmp[5], ratetmp[4], delayflag2, Equal9~58, ratetmp[11], CLK                    ; Equal9~58, ratetmp[11], ratetmp[12], tmpflag2, pwmflag, tmp_c1, ratetmp[0]~353, ratetmp[5]~370, ratetmp[6]~387, tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC9        ; ratetmp[5]~364, ratetmp[4], ratetmp[5], ratetmp[6], pulserate[6], ratetmp[11], pulserate[11], ratetmp[8], pulserate[8]                                                                                     ; ratetmp[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC15       ; ratetmp[6]~387, ratetmp[6], delayflag2, ratetmp[6]~298, ratetmp[4], ratetmp[6]~299, ratetmp[5], ratetmp[6]~300, CLK                                                                                        ; ratetmp[6], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~353, ratetmp[5]~364, ratetmp[5]~370, ratetmp[6]~376, ratetmp[6]~381, ratetmp[6]~387, Equal9~65, tmpflag2~53                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC14       ; ratetmp[6]~381, ratetmp[4], ratetmp[6], ratetmp[11], pulserate[11], ratetmp[8], pulserate[8], ratetmp[5], delayflag2, ratetmp[3], ratetmp[2], ratetmp[1], ratetmp[0]                                       ; ratetmp[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC13       ; ratetmp[6]~376, ratetmp[4], ratetmp[6], ratetmp[9], pulserate[9], ratetmp[7], pulserate[7], ratetmp[10], pulserate[10]                                                                                     ; ratetmp[6]~387                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC12       ; pulserate[5], ratetmp[5], ratetmp[4], ratetmp[6], ratetmp[12], pulserate[12], ratetmp[9], pulserate[9]                                                                                                     ; ratetmp[6]~381                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC8        ; ratetmp[5]~359, ratetmp[4], ratetmp[5], ratetmp[7], pulserate[7], ratetmp[10], pulserate[10], ratetmp[6], pulserate[6]                                                                                     ; ratetmp[5]~370                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC7        ; ratetmp[4], ratetmp[5], ratetmp[12], pulserate[12], ratetmp[9], pulserate[9]                                                                                                                               ; ratetmp[5]~364                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC3        ; ratetmp[0]~347, ratetmp[10], pulserate[10], ratetmp[0], delayflag2, ratetmp[6], pulserate[6], ratetmp[11], pulserate[11]                                                                                   ; ratetmp[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC2        ; ratetmp[0]~342, ratetmp[9], pulserate[9], ratetmp[0], delayflag2, ratetmp[7], pulserate[7], ratetmp[10], pulserate[10]                                                                                     ; ratetmp[0]~353                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC32       ; tmpflag2~53, ratetmp[11], pulserate[11], tmpflag2, ratetmp[8], pulserate[8], tmpflag2~34, CLK                                                                                                              ; tmpflag2, delayflag1, tmpflag2~42, tmpflag2~47, tmpflag2~53, lpm_counter:delaytmp_rtl_1|dffs[0], process_2~9sexp, lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], delayflag2                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC24       ; tmpflag2, delayflag2, delayflag1, PD_CLK_IN                                                                                                                                                                ; delayflag1, tmpflag2~42, lpm_counter:delaytmp_rtl_1|dffs[0], process_2~9sexp, lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], delayflag2                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC21       ; Equal6~12, Equal9~53, delayflag2, Equal9~58, CLK, delayflag1, tmpflag2                                                                                                                                     ; ratetmp[0], ratetmp[1], ratetmp[2], ratetmp[3], ratetmp[4], ratetmp[5], ratetmp[6], ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, delayflag1, delayflag2, pwmflag, tmp_c1, ratetmp[0]~342, ratetmp[0]~347, ratetmp[0]~353, ratetmp[6]~387, lpm_counter:delaytmp_rtl_1|dffs[0], process_2~9sexp, lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], lpm_counter:widetmp_rtl_0|dffs[0], widetmp~23sexp, lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3] ;
;  B  ; LC19       ; ratetmp[2], ratetmp[0], ratetmp[4], ratetmp[1], ratetmp[3], ratetmp[10], pulserate[10], ratetmp[6], pulserate[6]                                                                                           ; Equal9~58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC29       ; delayflag1, tmpflag2, ratetmp[5], pulserate[5], ratetmp[12], pulserate[12]                                                                                                                                 ; tmpflag2~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC30       ; tmpflag2~42, ratetmp[12], pulserate[12], tmpflag2, ratetmp[9], pulserate[9], ratetmp[7], pulserate[7]                                                                                                      ; tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC31       ; tmpflag2~47, ratetmp[10], pulserate[10], tmpflag2, ratetmp[6], pulserate[6], ratetmp[11], pulserate[11]                                                                                                    ; tmpflag2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC17       ; ratetmp[0], delayflag2, CLK, ratetmp[5], pulserate[5], ratetmp[12], pulserate[12]                                                                                                                          ; ratetmp[0]~268, ratetmp[2], ratetmp[3], ratetmp[4], ratetmp[5]~291, ratetmp[6]~298, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, pwmflag, tmp_c1, Equal9~65, lpm_add_sub:Add2|addcore:adder[0]|g4~4sexp, ratetmp[5], ratetmp[6]~300, ratetmp[6]~387, Equal9~53                                                                                                                                                                                                                                                  ;
;  B  ; LC26       ; ratetmp[3], ratetmp[2], ratetmp[1], ratetmp[0], delayflag2, CLK                                                                                                                                            ; ratetmp[0]~268, ratetmp[5], ratetmp[6]~299, ratetmp[6], lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, pwmflag, tmp_c1, ratetmp[5]~359, ratetmp[5]~364, ratetmp[5]~370, ratetmp[6]~376, ratetmp[6]~381, ratetmp[6]~387, Equal9~65                                                                                                                                                                                                                                                                                 ;
;  B  ; LC18       ; ratetmp[1], ratetmp[12], pulserate[12], ratetmp[9], pulserate[9], pulserate[7], ratetmp[7]                                                                                                                 ; ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], delayflag2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC23       ; ratetmp[6], ratetmp[5], ratetmp[4], ratetmp[3], ratetmp[2], ratetmp[1], ratetmp[0], ratetmp[7]                                                                                                             ; ratetmp[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC20       ; Equal9~65, ratetmp[2], ratetmp[0], ratetmp[4], ratetmp[1], ratetmp[3], ratetmp[11], pulserate[11], ratetmp[8], pulserate[8]                                                                                ; ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], delayflag2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC27       ; Equal9~53, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, delayflag2, Equal9~58, ratetmp[7], CLK                                                                                                   ; Equal9~53, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, ratetmp[7], ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~347, ratetmp[5]~364, ratetmp[6]~381, tmpflag2~47                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC25       ; Equal9~53, ratetmp[3], ratetmp[2], ratetmp[6], ratetmp[7], ratetmp[1], ratetmp[0], ratetmp[5], ratetmp[4], delayflag2, Equal9~58, ratetmp[8], CLK                                                          ; ratetmp[0], Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2, pwmflag, tmp_c1, ratetmp[5]~370, ratetmp[6]~387                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC28       ; Equal9~53, ratetmp[8], ratetmp[3], ratetmp[2], ratetmp[6], ratetmp[7], ratetmp[1], ratetmp[0], ratetmp[5], ratetmp[4], delayflag2, Equal9~58, ratetmp[9], CLK                                              ; Equal9~53, ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~347, ratetmp[5]~359, ratetmp[6]~376, ratetmp[6]~381, tmpflag2~47                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC22       ; Equal9~53, ratetmp[9], ratetmp[8], ratetmp[3], ratetmp[2], ratetmp[6], ratetmp[7], ratetmp[1], ratetmp[0], ratetmp[5], ratetmp[4], delayflag2, Equal9~58, ratetmp[10], CLK                                 ; ratetmp[10], ratetmp[11], ratetmp[12], pwmflag, tmp_c1, ratetmp[0]~347, ratetmp[0]~353, ratetmp[5]~364, ratetmp[6]~381, Equal9~65, tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC34       ; DATA[1], RS[1], RS[0], pulserate[6], ENABLE                                                                                                                                                                ; pulserate[6], ratetmp[6]~298, ratetmp[0]~353, ratetmp[5]~364, ratetmp[5]~370, Equal9~65, tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC37       ; DATA[0], RS[1], RS[0], pulsewide[0], ENABLE                                                                                                                                                                ; pulsewide[0], Equal8~12, ratetmp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC35       ; DATA[1], RS[1], RS[0], pulsewide[1], ENABLE                                                                                                                                                                ; pulsewide[1], Equal8~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC40       ; DATA[2], RS[1], RS[0], pulsewide[2], ENABLE                                                                                                                                                                ; pulsewide[2], ratetmp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  C  ; LC46       ; DATA[3], RS[1], RS[0], pulsewide[3], ENABLE                                                                                                                                                                ; pulsewide[3], Equal8~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC36       ; DATA[0], RS[1], RS[0], pulserate[5], ENABLE                                                                                                                                                                ; pulserate[5], ratetmp[5]~291, ratetmp[6]~299, ratetmp[0]~342, ratetmp[6]~376, tmpflag2~42, ratetmp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC44       ; DATA[2], RS[1], RS[0], pulserate[7], ENABLE                                                                                                                                                                ; pulserate[7], Equal9~53, ratetmp[0]~347, ratetmp[5]~364, ratetmp[6]~381, tmpflag2~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC38       ; ratetmp[2], ratetmp[1], ratetmp[0], delayflag2, CLK, pulsewide[2], lpm_counter:widetmp_rtl_0|dffs[2], pulsewide[0], lpm_counter:widetmp_rtl_0|dffs[0]                                                      ; ratetmp[0]~268, ratetmp[4], ratetmp[5]~291, ratetmp[6]~298, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, pwmflag, tmp_c1, Equal9~65, lpm_add_sub:Add2|addcore:adder[0]|g4~4sexp, ratetmp[5], ratetmp[6]~300, ratetmp[6]~387, Equal8~12                                                                                                                                                                                                                                                                          ;
;  C  ; LC39       ; ratetmp[3], pulsewide[0], lpm_counter:widetmp_rtl_0|dffs[0], pulsewide[3], lpm_counter:widetmp_rtl_0|dffs[3], pulsewide[1], lpm_counter:widetmp_rtl_0|dffs[1]                                              ; lpm_counter:widetmp_rtl_0|dffs[0], lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3], pwmflag, tmp_c1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC42       ; lpm_counter:widetmp_rtl_0|dffs[0], Equal8~12, CLK, pwmflag, delayflag2, widetmp~23sexp                                                                                                                     ; lpm_counter:widetmp_rtl_0|dffs[0], Equal8~12, lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3], ratetmp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC48       ; Equal8~12, lpm_counter:widetmp_rtl_0|dffs[0], lpm_counter:widetmp_rtl_0|dffs[1], CLK, pwmflag, delayflag2                                                                                                  ; Equal8~12, lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC41       ; Equal8~12, lpm_counter:widetmp_rtl_0|dffs[0], lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[2], CLK, pwmflag, delayflag2                                                               ; lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[3], ratetmp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC45       ; Equal8~12, lpm_counter:widetmp_rtl_0|dffs[2], lpm_counter:widetmp_rtl_0|dffs[0], lpm_counter:widetmp_rtl_0|dffs[1], lpm_counter:widetmp_rtl_0|dffs[3], CLK, pwmflag, delayflag2                            ; Equal8~12, lpm_counter:widetmp_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC33       ; DATA[3], RS[1], RS[0], pulserate[8], ENABLE                                                                                                                                                                ; ratetmp[0], pulserate[8], Equal9~58, tmpflag2, ratetmp[5]~370, ratetmp[6]~387                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC52       ; Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[0], lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], CLK, delayflag2, delayflag1, tmpflag2                                               ; lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], ratetmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC63       ; Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[0], lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[3], CLK, delayflag2, delayflag1, tmpflag2           ; Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC53       ; DATA[6], DATA[4], DATA[7], DATA[5], RS[1], RS[0], RF_ON~24, RF_ON~reg0, ENABLE                                                                                                                             ; RF_ON~reg0, RF_ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC54       ; DATA[3], RS[1], RS[0], pulsedelay[3], ENABLE                                                                                                                                                               ; pulsedelay[3], Equal6~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC59       ; DATA[2], RS[1], RS[0], pulsedelay[2], ENABLE                                                                                                                                                               ; pulsedelay[2], ratetmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC51       ; DATA[1], RS[1], RS[0], pulsedelay[1], ENABLE                                                                                                                                                               ; pulsedelay[1], Equal6~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC61       ; DATA[0], RS[1], RS[0], pulsedelay[0], ENABLE                                                                                                                                                               ; pulsedelay[0], Equal6~12, ratetmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC58       ; DATA[7], RS[1], RS[0], pulserate[12], ENABLE                                                                                                                                                               ; pulserate[12], Equal9~53, ratetmp[0]~342, ratetmp[5]~359, ratetmp[6]~376, tmpflag2~42, tmpflag2~47, ratetmp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC49       ; DATA[6], RS[1], RS[0], pulserate[11], ENABLE                                                                                                                                                               ; pulserate[11], Equal9~58, tmpflag2, ratetmp[0]~353, ratetmp[5]~370, ratetmp[6]~387, tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC62       ; CLK                                                                                                                                                                                                        ; PWM_TEST                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC50       ; DATA[5], RS[1], RS[0], pulserate[10], ENABLE                                                                                                                                                               ; pulserate[10], ratetmp[0]~347, ratetmp[0]~353, ratetmp[5]~364, ratetmp[6]~381, Equal9~65, tmpflag2~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC60       ; DATA[4], RS[1], RS[0], pulserate[9], ENABLE                                                                                                                                                                ; pulserate[9], Equal9~53, ratetmp[0]~347, ratetmp[5]~359, ratetmp[6]~376, ratetmp[6]~381, tmpflag2~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC56       ; ratetmp[1], ratetmp[0], delayflag2, CLK, pulsedelay[2], lpm_counter:delaytmp_rtl_1|dffs[2], pulsedelay[0], lpm_counter:delaytmp_rtl_1|dffs[0]                                                              ; ratetmp[0]~268, ratetmp[3], ratetmp[4], ratetmp[5]~291, ratetmp[6]~298, lpm_add_sub:Add2|addcore:adder[0]|unreg_res_node[7]~6, Equal9~58, ratetmp[8], ratetmp[9], ratetmp[10], ratetmp[11], ratetmp[12], tmpflag2~34, pwmflag, tmp_c1, Equal9~65, lpm_add_sub:Add2|addcore:adder[0]|g4~4sexp, ratetmp[5], ratetmp[6]~300, ratetmp[6]~387, Equal6~12                                                                                                                                                                                                                                                              ;
;  D  ; LC57       ; ratetmp[2], pulsedelay[0], lpm_counter:delaytmp_rtl_1|dffs[0], pulsedelay[3], lpm_counter:delaytmp_rtl_1|dffs[3], lpm_counter:delaytmp_rtl_1|dffs[1], pulsedelay[1]                                        ; lpm_counter:delaytmp_rtl_1|dffs[0], lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], delayflag2                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC55       ; lpm_counter:delaytmp_rtl_1|dffs[0], Equal6~12, CLK, delayflag2, delayflag1, tmpflag2, process_2~9sexp                                                                                                      ; lpm_counter:delaytmp_rtl_1|dffs[0], Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3], ratetmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC64       ; Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[0], lpm_counter:delaytmp_rtl_1|dffs[1], CLK, delayflag2, delayflag1, tmpflag2                                                                                   ; Equal6~12, lpm_counter:delaytmp_rtl_1|dffs[1], lpm_counter:delaytmp_rtl_1|dffs[2], lpm_counter:delaytmp_rtl_1|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Jan 20 15:11:16 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EPM3064ATC44-4 for design "pulse_picker"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Mon Jan 20 15:11:17 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


