[
    {
        "name": "_Z5conv2PfS_S_S_",
        "df_function": "%F263",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 30,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 241,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 30,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 241,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 conv2) BB 'codeRepl' [Loop] 'Outline_T3_F263_R2_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 69,
                        "column": 9
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 74,
                        "column": 6
                    }
                },
                "display_name": "L1_1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 30,
                                    "column": 0
                                },
                                "id": "VId_254_[?(?,32)]dc",
                                "name": "inp_img[*]",
                                "display_name": "DataType inp_img[92256]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 184512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 72,
                                        "column": 32
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 46128
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 50,
                                    "column": 11
                                },
                                "id": "VId_258_[?(?,32)]",
                                "name": "inp_image_local[*]",
                                "display_name": "DataType inp_image_local[46128]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 184512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 72,
                                        "column": 30
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 46128
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 46132
                },
                "subregions": [
                    {
                        "id": "%F264_R2",
                        "description": "<loop 'L1_1'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 69,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 74,
                                "column": 6
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L190",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 69,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 74,
                                "column": 6
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 46128,
                            "max": 46128
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 46128,
                            "max": 46128
                        },
                        "tc": {
                            "min": 46128,
                            "max": 46128
                        },
                        "ureg_id": "%L190",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 69,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 74,
                                "column": 6
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "inp_image_local",
                                    "display_name": "inp_image_local",
                                    "id": "266",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 50,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 conv2) BB 'codeRepl1' [Loop] 'Outline_T4_F263_R14_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 76,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 152,
                        "column": 2
                    }
                },
                "display_name": "L4",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 32,
                                    "column": 0
                                },
                                "id": "VId_256_[?(?,32)]dc",
                                "name": "filter[*]",
                                "display_name": "DataType filter[614400]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 614400,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 81,
                                        "column": 24
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 54,
                                    "column": 11
                                },
                                "id": "VId_260_[?(?,32)]",
                                "name": "filter_local[*]",
                                "display_name": "DataType filter_local[1200]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4800,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 102,
                                        "column": 26
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4800,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 81,
                                        "column": 22
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 60,
                                    "column": 11
                                },
                                "id": "VId_263_[?(?,32)]",
                                "name": "conv_out[*]",
                                "display_name": "DataType conv_out[729]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 129,
                                        "column": 89
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 4478976
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 140,
                                        "column": 20
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 87,
                                        "column": 16
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 129,
                                        "column": 89
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 4478976
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 50,
                                    "column": 11
                                },
                                "id": "VId_258_[?(?,32)]",
                                "name": "inp_image_local[*]",
                                "display_name": "DataType inp_image_local[46128]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 184512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 96,
                                        "column": 27
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 5904384
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 52,
                                    "column": 11
                                },
                                "id": "VId_259_[?(?,992)][?(?,32)]",
                                "name": "inp_img_2D[*][*]",
                                "display_name": "DataType inp_img_2D[31][31]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 3844,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 114,
                                        "column": 26
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 3844,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 96,
                                        "column": 25
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 5904384
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 56,
                                    "column": 11
                                },
                                "id": "VId_261_[?(?,160)][?(?,32)]",
                                "name": "filter_2D[*][*]",
                                "display_name": "DataType filter_2D[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 120,
                                        "column": 21
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 102,
                                        "column": 24
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 58,
                                    "column": 11
                                },
                                "id": "VId_262_[?(?,160)][?(?,32)]",
                                "name": "window_2D[*][*]",
                                "display_name": "DataType window_2D[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 120,
                                        "column": 41
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 114,
                                        "column": 24
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 62,
                                    "column": 11
                                },
                                "id": "VId_264_[?(?,160)][?(?,32)]",
                                "name": "sh[*][*]",
                                "display_name": "DataType sh[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 126,
                                        "column": 14
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 120,
                                        "column": 19
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 33,
                                    "column": 0
                                },
                                "id": "VId_257_[?(?,32)]dc",
                                "name": "bias[*]",
                                "display_name": "DataType bias[256]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 140,
                                        "column": 53
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 3
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 31,
                                    "column": 0
                                },
                                "id": "VId_255_[?(?,32)]dc",
                                "name": "out_img[*]",
                                "display_name": "DataType out_img[186624]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 373248,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 144,
                                        "column": 74
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 373248,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 147,
                                        "column": 74
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 186076162
                },
                "subregions": [
                    {
                        "id": "%F265_R2",
                        "description": "<loop 'L4'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 76,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 152,
                                "column": 2
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L172",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 76,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 152,
                                "column": 2
                            }
                        }
                    },
                    {
                        "id": "%L173",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 79,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 83,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L174",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 85,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 87,
                                "column": 18
                            }
                        }
                    },
                    {
                        "id": "%L175",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 91,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 134,
                                "column": 2
                            }
                        }
                    },
                    {
                        "id": "%L176",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 93,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 98,
                                "column": 4
                            }
                        }
                    },
                    {
                        "id": "%L177",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 95,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 97,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L178",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 99,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 105,
                                "column": 4
                            }
                        }
                    },
                    {
                        "id": "%L179",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 101,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 104,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L180",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 107,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 133,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L181",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 109,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 131,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L182",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 112,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 116,
                                "column": 6
                            }
                        }
                    },
                    {
                        "id": "%L183",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 113,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 115,
                                "column": 7
                            }
                        }
                    },
                    {
                        "id": "%L184",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 118,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 122,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L185",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 119,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 121,
                                "column": 10
                            }
                        }
                    },
                    {
                        "id": "%L186",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 124,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 128,
                                "column": 6
                            }
                        }
                    },
                    {
                        "id": "%L187",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 125,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 127,
                                "column": 7
                            }
                        }
                    },
                    {
                        "id": "%L188",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 136,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 150,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L189",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 138,
                                "column": 4
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 149,
                                "column": 4
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 186076160,
                            "max": 186076160
                        },
                        "ii": {
                            "min": 1453720,
                            "max": 1453720
                        },
                        "effective_tc": {
                            "min": 128,
                            "max": 128
                        },
                        "tc": {
                            "min": 128,
                            "max": 128
                        },
                        "ureg_id": "%L172",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 76,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 152,
                                "column": 2
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 6,
                                    "max": 6
                                },
                                "variables": [
                                    {
                                        "name": "i75 = load arrayidx163",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    },
                                    {
                                        "name": "add164 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    },
                                    {
                                        "name": "store add164, arrayidx163",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1200,
                            "max": 1200
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1200,
                            "max": 1200
                        },
                        "tc": {
                            "min": 1200,
                            "max": 1200
                        },
                        "ureg_id": "%L173",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 79,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 83,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "filter_local",
                                    "display_name": "filter_local",
                                    "id": "268",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 729,
                            "max": 729
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 729,
                            "max": 729
                        },
                        "tc": {
                            "min": 729,
                            "max": 729
                        },
                        "ureg_id": "%L174",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 85,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 87,
                                "column": 18
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "269",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1450320,
                            "max": 1450320
                        },
                        "ii": {
                            "min": 30215,
                            "max": 30215
                        },
                        "effective_tc": {
                            "min": 48,
                            "max": 48
                        },
                        "tc": {
                            "min": 48,
                            "max": 48
                        },
                        "ureg_id": "%L175",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 91,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 134,
                                "column": 2
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 6,
                                    "max": 6
                                },
                                "variables": [
                                    {
                                        "name": "i75 = load arrayidx163",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    },
                                    {
                                        "name": "add164 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    },
                                    {
                                        "name": "store add164, arrayidx163",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 129,
                                            "column": 89
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 496,
                            "max": 496
                        },
                        "ii": {
                            "min": 16,
                            "max": 16
                        },
                        "effective_tc": {
                            "min": 31,
                            "max": 31
                        },
                        "tc": {
                            "min": 31,
                            "max": 31
                        },
                        "ureg_id": "%L176",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 93,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 98,
                                "column": 4
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 31,
                                    "max": 31
                                },
                                "ii_lower_bound": {
                                    "min": 16,
                                    "max": 16
                                },
                                "variable": {
                                    "name": "inp_image_local",
                                    "display_name": "inp_image_local",
                                    "id": "270",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 50,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 31,
                                    "max": 31
                                },
                                "ii_lower_bound": {
                                    "min": 16,
                                    "max": 16
                                },
                                "variable": {
                                    "name": "inp_img_2D",
                                    "display_name": "inp_img_2D",
                                    "id": "271",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 52,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 31,
                            "max": 31
                        },
                        "ureg_id": "%L177",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 95,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 97,
                                "column": 5
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 15,
                            "max": 15
                        },
                        "ii": {
                            "min": 3,
                            "max": 3
                        },
                        "effective_tc": {
                            "min": 5,
                            "max": 5
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L178",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 99,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 105,
                                "column": 4
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 5,
                                    "max": 5
                                },
                                "ii_lower_bound": {
                                    "min": 3,
                                    "max": 3
                                },
                                "variable": {
                                    "name": "filter_local",
                                    "display_name": "filter_local",
                                    "id": "268",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 5,
                                    "max": 5
                                },
                                "ii_lower_bound": {
                                    "min": 3,
                                    "max": 3
                                },
                                "variable": {
                                    "name": "filter_2D",
                                    "display_name": "filter_2D",
                                    "id": "272",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 56,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L179",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 101,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 104,
                                "column": 5
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 29700,
                            "max": 29700
                        },
                        "ii": {
                            "min": 1100,
                            "max": 1100
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L180",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 107,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 133,
                                "column": 3
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1053,
                            "max": 1053
                        },
                        "ii": {
                            "min": 39,
                            "max": 39
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L181",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 109,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 131,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "269",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 25,
                                    "max": 25
                                },
                                "ii_lower_bound": {
                                    "min": 13,
                                    "max": 13
                                },
                                "variable": {
                                    "name": "inp_img_2D",
                                    "display_name": "inp_img_2D",
                                    "id": "271",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 52,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 25,
                                    "max": 25
                                },
                                "ii_lower_bound": {
                                    "min": 13,
                                    "max": 13
                                },
                                "variable": {
                                    "name": "filter_2D",
                                    "display_name": "filter_2D",
                                    "id": "272",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 56,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 50,
                                    "max": 50
                                },
                                "ii_lower_bound": {
                                    "min": 25,
                                    "max": 25
                                },
                                "variable": {
                                    "name": "window_2D",
                                    "display_name": "window_2D",
                                    "id": "273",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 58,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 50,
                                    "max": 50
                                },
                                "ii_lower_bound": {
                                    "min": 25,
                                    "max": 25
                                },
                                "variable": {
                                    "name": "sh",
                                    "display_name": "sh",
                                    "id": "274",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 62,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L182",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 112,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 116,
                                "column": 6
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L183",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 113,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 115,
                                "column": 7
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L184",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 118,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 122,
                                "column": 9
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L185",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 119,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 121,
                                "column": 10
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 36,
                            "max": 36
                        },
                        "ii": {
                            "min": 36,
                            "max": 36
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L186",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 124,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 128,
                                "column": 6
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add148 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 126,
                                            "column": 11
                                        }
                                    },
                                    {
                                        "name": "add148 [phi]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 126,
                                            "column": 11
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 21,
                            "max": 21
                        },
                        "ii": {
                            "min": 21,
                            "max": 21
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L187",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 125,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 127,
                                "column": 7
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add148 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 126,
                                            "column": 11
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1458,
                            "max": 1458
                        },
                        "ii": {
                            "min": 54,
                            "max": 54
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L188",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 136,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 150,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 27,
                                    "max": 27
                                },
                                "ii_lower_bound": {
                                    "min": 14,
                                    "max": 14
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "269",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L189",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 138,
                                "column": 4
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 149,
                                "column": 4
                            }
                        },
                        "details": []
                    }
                ]
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 conv2) BB 'codeRepl2' [Loop] 'Outline_T5_F263_R226_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 156,
                        "column": 9
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 161,
                        "column": 6
                    }
                },
                "display_name": "L2_1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 30,
                                    "column": 0
                                },
                                "id": "VId_254_[?(?,32)]dc",
                                "name": "inp_img[*]",
                                "display_name": "DataType inp_img[92256]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 184512,
                                                "end": 369024,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 159,
                                        "column": 32
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 46128
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 50,
                                    "column": 11
                                },
                                "id": "VId_258_[?(?,32)]",
                                "name": "inp_image_local[*]",
                                "display_name": "DataType inp_image_local[46128]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 184512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 159,
                                        "column": 30
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 46128
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 46132
                },
                "subregions": [
                    {
                        "id": "%F266_R2",
                        "description": "<loop 'L2_1'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 156,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 161,
                                "column": 6
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L171",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 156,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 161,
                                "column": 6
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 46128,
                            "max": 46128
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 46128,
                            "max": 46128
                        },
                        "tc": {
                            "min": 46128,
                            "max": 46128
                        },
                        "ureg_id": "%L171",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 156,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 161,
                                "column": 6
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "inp_image_local",
                                    "display_name": "inp_image_local",
                                    "id": "278",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 50,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "6": {
                "id": "6",
                "name": "Region<OutlineCall(R5 conv2) BB 'codeRepl3' [Loop] 'Outline_T6_F263_R238_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 164,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                        "line": 239,
                        "column": 2
                    }
                },
                "display_name": "L7",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 32,
                                    "column": 0
                                },
                                "id": "VId_256_[?(?,32)]dc",
                                "name": "filter[*]",
                                "display_name": "DataType filter[614400]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 614400,
                                                "end": 1228800,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 169,
                                        "column": 24
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 54,
                                    "column": 11
                                },
                                "id": "VId_260_[?(?,32)]",
                                "name": "filter_local[*]",
                                "display_name": "DataType filter_local[1200]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4800,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 189,
                                        "column": 30
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4800,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 169,
                                        "column": 22
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 60,
                                    "column": 11
                                },
                                "id": "VId_263_[?(?,32)]",
                                "name": "conv_out[*]",
                                "display_name": "DataType conv_out[729]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 216,
                                        "column": 92
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 4478976
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 225,
                                        "column": 22
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 175,
                                        "column": 16
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2916,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 216,
                                        "column": 92
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 4478976
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 50,
                                    "column": 11
                                },
                                "id": "VId_258_[?(?,32)]",
                                "name": "inp_image_local[*]",
                                "display_name": "DataType inp_image_local[46128]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 184512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 182,
                                        "column": 31
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 5904384
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 52,
                                    "column": 11
                                },
                                "id": "VId_259_[?(?,992)][?(?,32)]",
                                "name": "inp_img_2D[*][*]",
                                "display_name": "DataType inp_img_2D[31][31]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 3844,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 201,
                                        "column": 26
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 3844,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 182,
                                        "column": 29
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 5904384
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 56,
                                    "column": 11
                                },
                                "id": "VId_261_[?(?,160)][?(?,32)]",
                                "name": "filter_2D[*][*]",
                                "display_name": "DataType filter_2D[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 207,
                                        "column": 21
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 189,
                                        "column": 28
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 153600
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 58,
                                    "column": 11
                                },
                                "id": "VId_262_[?(?,160)][?(?,32)]",
                                "name": "window_2D[*][*]",
                                "display_name": "DataType window_2D[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 207,
                                        "column": 41
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 201,
                                        "column": 24
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 62,
                                    "column": 11
                                },
                                "id": "VId_264_[?(?,160)][?(?,32)]",
                                "name": "sh[*][*]",
                                "display_name": "DataType sh[5][5]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 213,
                                        "column": 17
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 207,
                                        "column": 19
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 111974400
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 33,
                                    "column": 0
                                },
                                "id": "VId_257_[?(?,32)]dc",
                                "name": "bias[*]",
                                "display_name": "DataType bias[256]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 512,
                                                "end": 1024,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 225,
                                        "column": 55
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 3
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                    "line": 31,
                                    "column": 0
                                },
                                "id": "VId_255_[?(?,32)]dc",
                                "name": "out_img[*]",
                                "display_name": "DataType out_img[186624]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 373248,
                                                "end": 746496,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 229,
                                        "column": 76
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 373248,
                                                "end": 746496,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 232,
                                        "column": 76
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 93312
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 186076162
                },
                "subregions": [
                    {
                        "id": "%F267_R2",
                        "description": "<loop 'L7'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 164,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 239,
                                "column": 2
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L153",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 164,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 239,
                                "column": 2
                            }
                        }
                    },
                    {
                        "id": "%L154",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 167,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 171,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L155",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 173,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 175,
                                "column": 18
                            }
                        }
                    },
                    {
                        "id": "%L156",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 177,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 220,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L157",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 179,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 184,
                                "column": 8
                            }
                        }
                    },
                    {
                        "id": "%L158",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 181,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 183,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L159",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 186,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 192,
                                "column": 8
                            }
                        }
                    },
                    {
                        "id": "%L160",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 188,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 191,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L161",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 194,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 219,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L162",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 196,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 218,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L163",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 198,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 203,
                                "column": 6
                            }
                        }
                    },
                    {
                        "id": "%L164",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 199,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 202,
                                "column": 7
                            }
                        }
                    },
                    {
                        "id": "%L165",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 205,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 209,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L166",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 206,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 208,
                                "column": 10
                            }
                        }
                    },
                    {
                        "id": "%L167",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 211,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 215,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L168",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 212,
                                "column": 10
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 214,
                                "column": 10
                            }
                        }
                    },
                    {
                        "id": "%L169",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 221,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 235,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L170",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 223,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 234,
                                "column": 6
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 186076160,
                            "max": 186076160
                        },
                        "ii": {
                            "min": 1453720,
                            "max": 1453720
                        },
                        "effective_tc": {
                            "min": 128,
                            "max": 128
                        },
                        "tc": {
                            "min": 128,
                            "max": 128
                        },
                        "ureg_id": "%L153",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 164,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 239,
                                "column": 2
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 6,
                                    "max": 6
                                },
                                "variables": [
                                    {
                                        "name": "i177 = load arrayidx398",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    },
                                    {
                                        "name": "add399 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    },
                                    {
                                        "name": "store add399, arrayidx398",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1200,
                            "max": 1200
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1200,
                            "max": 1200
                        },
                        "tc": {
                            "min": 1200,
                            "max": 1200
                        },
                        "ureg_id": "%L154",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 167,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 171,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "filter_local",
                                    "display_name": "filter_local",
                                    "id": "280",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 729,
                            "max": 729
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 729,
                            "max": 729
                        },
                        "tc": {
                            "min": 729,
                            "max": 729
                        },
                        "ureg_id": "%L155",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 173,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 175,
                                "column": 18
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "281",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1450320,
                            "max": 1450320
                        },
                        "ii": {
                            "min": 30215,
                            "max": 30215
                        },
                        "effective_tc": {
                            "min": 48,
                            "max": 48
                        },
                        "tc": {
                            "min": 48,
                            "max": 48
                        },
                        "ureg_id": "%L156",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 177,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 220,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 6,
                                    "max": 6
                                },
                                "variables": [
                                    {
                                        "name": "i177 = load arrayidx398",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    },
                                    {
                                        "name": "add399 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    },
                                    {
                                        "name": "store add399, arrayidx398",
                                        "display_name": "conv_out[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 216,
                                            "column": 92
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 496,
                            "max": 496
                        },
                        "ii": {
                            "min": 16,
                            "max": 16
                        },
                        "effective_tc": {
                            "min": 31,
                            "max": 31
                        },
                        "tc": {
                            "min": 31,
                            "max": 31
                        },
                        "ureg_id": "%L157",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 179,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 184,
                                "column": 8
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 31,
                                    "max": 31
                                },
                                "ii_lower_bound": {
                                    "min": 16,
                                    "max": 16
                                },
                                "variable": {
                                    "name": "inp_image_local",
                                    "display_name": "inp_image_local",
                                    "id": "282",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 50,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 31,
                                    "max": 31
                                },
                                "ii_lower_bound": {
                                    "min": 16,
                                    "max": 16
                                },
                                "variable": {
                                    "name": "inp_img_2D",
                                    "display_name": "inp_img_2D",
                                    "id": "283",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 52,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 31,
                            "max": 31
                        },
                        "ureg_id": "%L158",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 181,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 183,
                                "column": 9
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 15,
                            "max": 15
                        },
                        "ii": {
                            "min": 3,
                            "max": 3
                        },
                        "effective_tc": {
                            "min": 5,
                            "max": 5
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L159",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 186,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 192,
                                "column": 8
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 5,
                                    "max": 5
                                },
                                "ii_lower_bound": {
                                    "min": 3,
                                    "max": 3
                                },
                                "variable": {
                                    "name": "filter_local",
                                    "display_name": "filter_local",
                                    "id": "280",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 5,
                                    "max": 5
                                },
                                "ii_lower_bound": {
                                    "min": 3,
                                    "max": 3
                                },
                                "variable": {
                                    "name": "filter_2D",
                                    "display_name": "filter_2D",
                                    "id": "284",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 56,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L160",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 188,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 191,
                                "column": 9
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 29700,
                            "max": 29700
                        },
                        "ii": {
                            "min": 1100,
                            "max": 1100
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L161",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 194,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 219,
                                "column": 3
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1053,
                            "max": 1053
                        },
                        "ii": {
                            "min": 39,
                            "max": 39
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L162",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 196,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 218,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "281",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 25,
                                    "max": 25
                                },
                                "ii_lower_bound": {
                                    "min": 13,
                                    "max": 13
                                },
                                "variable": {
                                    "name": "inp_img_2D",
                                    "display_name": "inp_img_2D",
                                    "id": "283",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 52,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 25,
                                    "max": 25
                                },
                                "ii_lower_bound": {
                                    "min": 13,
                                    "max": 13
                                },
                                "variable": {
                                    "name": "filter_2D",
                                    "display_name": "filter_2D",
                                    "id": "284",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 56,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 50,
                                    "max": 50
                                },
                                "ii_lower_bound": {
                                    "min": 25,
                                    "max": 25
                                },
                                "variable": {
                                    "name": "window_2D",
                                    "display_name": "window_2D",
                                    "id": "285",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 58,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 50,
                                    "max": 50
                                },
                                "ii_lower_bound": {
                                    "min": 25,
                                    "max": 25
                                },
                                "variable": {
                                    "name": "sh",
                                    "display_name": "sh",
                                    "id": "286",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 62,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L163",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 198,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 203,
                                "column": 6
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L164",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 199,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 202,
                                "column": 7
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L165",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 205,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 209,
                                "column": 9
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L166",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 206,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 208,
                                "column": 10
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 36,
                            "max": 36
                        },
                        "ii": {
                            "min": 36,
                            "max": 36
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L167",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 211,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 215,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add382 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 213,
                                            "column": 14
                                        }
                                    },
                                    {
                                        "name": "add382 [phi]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 213,
                                            "column": 14
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 21,
                            "max": 21
                        },
                        "ii": {
                            "min": 21,
                            "max": 21
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 5,
                            "max": 5
                        },
                        "ureg_id": "%L168",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 212,
                                "column": 10
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 214,
                                "column": 10
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "lm [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add382 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                            "line": 213,
                                            "column": 14
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1458,
                            "max": 1458
                        },
                        "ii": {
                            "min": 54,
                            "max": 54
                        },
                        "effective_tc": {
                            "min": 27,
                            "max": 27
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L169",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 221,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 235,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 27,
                                    "max": 27
                                },
                                "ii_lower_bound": {
                                    "min": 14,
                                    "max": 14
                                },
                                "variable": {
                                    "name": "conv_out",
                                    "display_name": "conv_out",
                                    "id": "281",
                                    "location": {
                                        "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                        "line": 60,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 1,
                            "max": 1
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 27,
                            "max": 27
                        },
                        "ureg_id": "%L170",
                        "src_range": {
                            "start_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 223,
                                "column": 6
                            },
                            "end_loc": {
                                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                                "line": 234,
                                "column": 6
                            }
                        },
                        "details": []
                    }
                ]
            }
        },
        "channels": {
            "inp_img[*]_RAW_1_3_#0": {
                "name": "inp_img[*]_RAW_1_3_#0",
                "variable_id": "VId_254_[?(?,32)]dc",
                "variable_name": "inp_img[*]",
                "declaration": "DataType inp_img[92256]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 30,
                    "column": 0
                },
                "metrics": {
                    "volume": 1476096,
                    "channel_rate": 7.932751751403814E-3
                },
                "source": "1",
                "sink": "3"
            },
            "filter[*]_RAW_1_4_#1": {
                "name": "filter[*]_RAW_1_4_#1",
                "variable_id": "VId_256_[?(?,32)]dc",
                "variable_name": "filter[*]",
                "declaration": "DataType filter[614400]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 32,
                    "column": 0
                },
                "metrics": {
                    "volume": 4915200,
                    "channel_rate": 2.6414990223196887E-2
                },
                "source": "1",
                "sink": "4"
            },
            "bias[*]_RAW_1_4_#2": {
                "name": "bias[*]_RAW_1_4_#2",
                "variable_id": "VId_257_[?(?,32)]dc",
                "variable_name": "bias[*]",
                "declaration": "DataType bias[256]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 33,
                    "column": 0
                },
                "metrics": {
                    "volume": 4096,
                    "channel_rate": 2.201249185266407E-5
                },
                "source": "1",
                "sink": "4"
            },
            "inp_image_local[*]_RAW_3_4_#3": {
                "name": "inp_image_local[*]_RAW_3_4_#3",
                "variable_id": "VId_258_[?(?,32)]",
                "variable_name": "inp_image_local[*]",
                "declaration": "DataType inp_image_local[46128]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 50,
                    "column": 11
                },
                "metrics": {
                    "volume": 188940288,
                    "channel_rate": 1.0153922241796882E0
                },
                "source": "3",
                "sink": "4"
            },
            "inp_image_local[*]_WAR_4_5_#4": {
                "name": "inp_image_local[*]_WAR_4_5_#4",
                "variable_id": "VId_258_[?(?,32)]",
                "variable_name": "inp_image_local[*]",
                "declaration": "DataType inp_image_local[46128]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 50,
                    "column": 11
                },
                "source": "4",
                "sink": "5"
            },
            "inp_img[*]_RAR_3_5_#5": {
                "name": "inp_img[*]_RAR_3_5_#5",
                "variable_id": "VId_254_[?(?,32)]dc",
                "variable_name": "inp_img[*]",
                "declaration": "DataType inp_img[92256]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 30,
                    "column": 0
                },
                "source": "3",
                "sink": "5"
            },
            "inp_image_local[*]_RAW_5_6_#6": {
                "name": "inp_image_local[*]_RAW_5_6_#6",
                "variable_id": "VId_258_[?(?,32)]",
                "variable_name": "inp_image_local[*]",
                "declaration": "DataType inp_image_local[46128]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 50,
                    "column": 11
                },
                "metrics": {
                    "volume": 188940288,
                    "channel_rate": 1.0153922241796882E0
                },
                "source": "5",
                "sink": "6"
            },
            "inp_img_2D[*][*]_RAW_4_6_#7": {
                "name": "inp_img_2D[*][*]_RAW_4_6_#7",
                "variable_id": "VId_259_[?(?,992)][?(?,32)]",
                "variable_name": "inp_img_2D[*][*]",
                "declaration": "DataType inp_img_2D[31][31]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 52,
                    "column": 11
                },
                "metrics": {
                    "volume": 3583180800,
                    "channel_rate": 1.925652787271053E1
                },
                "source": "4",
                "sink": "6"
            },
            "filter_local[*]_RAW_4_6_#8": {
                "name": "filter_local[*]_RAW_4_6_#8",
                "variable_id": "VId_260_[?(?,32)]",
                "variable_name": "filter_local[*]",
                "declaration": "DataType filter_local[1200]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 54,
                    "column": 11
                },
                "metrics": {
                    "volume": 4915200,
                    "channel_rate": 2.6414990223196887E-2
                },
                "source": "4",
                "sink": "6"
            },
            "filter_2D[*][*]_RAW_4_6_#9": {
                "name": "filter_2D[*][*]_RAW_4_6_#9",
                "variable_id": "VId_261_[?(?,160)][?(?,32)]",
                "variable_name": "filter_2D[*][*]",
                "declaration": "DataType filter_2D[5][5]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 56,
                    "column": 11
                },
                "metrics": {
                    "volume": 3583180800,
                    "channel_rate": 1.925652787271053E1
                },
                "source": "4",
                "sink": "6"
            },
            "window_2D[*][*]_RAW_4_6_#10": {
                "name": "window_2D[*][*]_RAW_4_6_#10",
                "variable_id": "VId_262_[?(?,160)][?(?,32)]",
                "variable_name": "window_2D[*][*]",
                "declaration": "DataType window_2D[5][5]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 58,
                    "column": 11
                },
                "metrics": {
                    "volume": 3583180800,
                    "channel_rate": 1.925652787271053E1
                },
                "source": "4",
                "sink": "6"
            },
            "conv_out[*]_RAW_4_6_#11": {
                "name": "conv_out[*]_RAW_4_6_#11",
                "variable_id": "VId_263_[?(?,32)]",
                "variable_name": "conv_out[*]",
                "declaration": "DataType conv_out[729]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 60,
                    "column": 11
                },
                "metrics": {
                    "volume": 146313216,
                    "channel_rate": 7.863082214690134E-1
                },
                "source": "4",
                "sink": "6"
            },
            "sh[*][*]_RAW_4_6_#12": {
                "name": "sh[*][*]_RAW_4_6_#12",
                "variable_id": "VId_264_[?(?,160)][?(?,32)]",
                "variable_name": "sh[*][*]",
                "declaration": "DataType sh[5][5]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 62,
                    "column": 11
                },
                "metrics": {
                    "volume": 3583180800,
                    "channel_rate": 1.925652787271053E1
                },
                "source": "4",
                "sink": "6"
            },
            "inp_img_2D[*][*]_WAR_4_6_#13": {
                "name": "inp_img_2D[*][*]_WAR_4_6_#13",
                "variable_id": "VId_259_[?(?,992)][?(?,32)]",
                "variable_name": "inp_img_2D[*][*]",
                "declaration": "DataType inp_img_2D[31][31]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 52,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_local[*]_WAR_4_6_#14": {
                "name": "filter_local[*]_WAR_4_6_#14",
                "variable_id": "VId_260_[?(?,32)]",
                "variable_name": "filter_local[*]",
                "declaration": "DataType filter_local[1200]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 54,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_2D[*][*]_WAR_4_6_#15": {
                "name": "filter_2D[*][*]_WAR_4_6_#15",
                "variable_id": "VId_261_[?(?,160)][?(?,32)]",
                "variable_name": "filter_2D[*][*]",
                "declaration": "DataType filter_2D[5][5]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 56,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "window_2D[*][*]_WAR_4_6_#16": {
                "name": "window_2D[*][*]_WAR_4_6_#16",
                "variable_id": "VId_262_[?(?,160)][?(?,32)]",
                "variable_name": "window_2D[*][*]",
                "declaration": "DataType window_2D[5][5]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 58,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "conv_out[*]_WAR_4_6_#17": {
                "name": "conv_out[*]_WAR_4_6_#17",
                "variable_id": "VId_263_[?(?,32)]",
                "variable_name": "conv_out[*]",
                "declaration": "DataType conv_out[729]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 60,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "sh[*][*]_WAR_4_6_#18": {
                "name": "sh[*][*]_WAR_4_6_#18",
                "variable_id": "VId_264_[?(?,160)][?(?,32)]",
                "variable_name": "sh[*][*]",
                "declaration": "DataType sh[5][5]",
                "kind": "Ptr",
                "dependence": "WAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 62,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "out_img[*]_WAW_4_6_#19": {
                "name": "out_img[*]_WAW_4_6_#19",
                "variable_id": "VId_255_[?(?,32)]dc",
                "variable_name": "out_img[*]",
                "declaration": "DataType out_img[186624]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 31,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "inp_img_2D[*][*]_WAW_4_6_#20": {
                "name": "inp_img_2D[*][*]_WAW_4_6_#20",
                "variable_id": "VId_259_[?(?,992)][?(?,32)]",
                "variable_name": "inp_img_2D[*][*]",
                "declaration": "DataType inp_img_2D[31][31]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 52,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_local[*]_WAW_4_6_#21": {
                "name": "filter_local[*]_WAW_4_6_#21",
                "variable_id": "VId_260_[?(?,32)]",
                "variable_name": "filter_local[*]",
                "declaration": "DataType filter_local[1200]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 54,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_2D[*][*]_WAW_4_6_#22": {
                "name": "filter_2D[*][*]_WAW_4_6_#22",
                "variable_id": "VId_261_[?(?,160)][?(?,32)]",
                "variable_name": "filter_2D[*][*]",
                "declaration": "DataType filter_2D[5][5]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 56,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "window_2D[*][*]_WAW_4_6_#23": {
                "name": "window_2D[*][*]_WAW_4_6_#23",
                "variable_id": "VId_262_[?(?,160)][?(?,32)]",
                "variable_name": "window_2D[*][*]",
                "declaration": "DataType window_2D[5][5]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 58,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "conv_out[*]_WAW_4_6_#24": {
                "name": "conv_out[*]_WAW_4_6_#24",
                "variable_id": "VId_263_[?(?,32)]",
                "variable_name": "conv_out[*]",
                "declaration": "DataType conv_out[729]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 60,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "sh[*][*]_WAW_4_6_#25": {
                "name": "sh[*][*]_WAW_4_6_#25",
                "variable_id": "VId_264_[?(?,160)][?(?,32)]",
                "variable_name": "sh[*][*]",
                "declaration": "DataType sh[5][5]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 62,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter[*]_RAR_4_6_#26": {
                "name": "filter[*]_RAR_4_6_#26",
                "variable_id": "VId_256_[?(?,32)]dc",
                "variable_name": "filter[*]",
                "declaration": "DataType filter[614400]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 32,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "bias[*]_RAR_4_6_#27": {
                "name": "bias[*]_RAR_4_6_#27",
                "variable_id": "VId_257_[?(?,32)]dc",
                "variable_name": "bias[*]",
                "declaration": "DataType bias[256]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 33,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "inp_img_2D[*][*]_RAR_4_6_#28": {
                "name": "inp_img_2D[*][*]_RAR_4_6_#28",
                "variable_id": "VId_259_[?(?,992)][?(?,32)]",
                "variable_name": "inp_img_2D[*][*]",
                "declaration": "DataType inp_img_2D[31][31]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 52,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_local[*]_RAR_4_6_#29": {
                "name": "filter_local[*]_RAR_4_6_#29",
                "variable_id": "VId_260_[?(?,32)]",
                "variable_name": "filter_local[*]",
                "declaration": "DataType filter_local[1200]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 54,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "filter_2D[*][*]_RAR_4_6_#30": {
                "name": "filter_2D[*][*]_RAR_4_6_#30",
                "variable_id": "VId_261_[?(?,160)][?(?,32)]",
                "variable_name": "filter_2D[*][*]",
                "declaration": "DataType filter_2D[5][5]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 56,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "window_2D[*][*]_RAR_4_6_#31": {
                "name": "window_2D[*][*]_RAR_4_6_#31",
                "variable_id": "VId_262_[?(?,160)][?(?,32)]",
                "variable_name": "window_2D[*][*]",
                "declaration": "DataType window_2D[5][5]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 58,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "conv_out[*]_RAR_4_6_#32": {
                "name": "conv_out[*]_RAR_4_6_#32",
                "variable_id": "VId_263_[?(?,32)]",
                "variable_name": "conv_out[*]",
                "declaration": "DataType conv_out[729]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 60,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "sh[*][*]_RAR_4_6_#33": {
                "name": "sh[*][*]_RAR_4_6_#33",
                "variable_id": "VId_264_[?(?,160)][?(?,32)]",
                "variable_name": "sh[*][*]",
                "declaration": "DataType sh[5][5]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 62,
                    "column": 11
                },
                "source": "4",
                "sink": "6"
            },
            "out_img[*]_RAW_6_2_#34": {
                "name": "out_img[*]_RAW_6_2_#34",
                "variable_id": "VId_255_[?(?,32)]dc",
                "variable_name": "out_img[*]",
                "declaration": "DataType out_img[186624]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                    "line": 31,
                    "column": 0
                },
                "metrics": {
                    "volume": 5971968,
                    "channel_rate": 3.209421312118422E-2
                },
                "source": "6",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "5",
                "sink": "6"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "6",
                "sink": "2"
            }
        ]
    }
]