 
****************************************
Report : area
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Dec 21 17:29:47 2021
****************************************

Library(s) Used:

    ssc_core_slow (File: /mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db)

Number of ports:                          788
Number of nets:                          3025
Number of cells:                         2161
Number of combinational cells:           1893
Number of sequential cells:               239
Number of macros/black boxes:              11
Number of buf/inv:                        404
Number of references:                      13

Combinational area:              29308.639896
Buf/Inv area:                     3197.110005
Noncombinational area:           12309.680052
Macro/Black Box area:              386.319988
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 42004.639936
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area             Local cell area
                                  -------------------  -------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes     Design
--------------------------------  ----------  -------  ----------  ----------  --------  ---------------------------------
cal_phase                         42004.6399    100.0    381.4200      0.0000    0.0000  cal_phase
calvn                              9357.6300     22.3   4616.4100   4425.1200   35.1200  cal_vn
calvn/clk_gate_Vins_0_reg            40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_1
calvn/clk_gate_Vins_2_reg            40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_3
calvn/clk_gate_Vins_4_reg            40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_4
calvn/clk_gate_Vins_6_reg            40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_7
calvn/clk_gate_max_v_reg             40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_9
calvn/clk_gate_min_v_reg             40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_10
calvn/clk_gate_v_cnt_reg             40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cal_vn_2
cordic                            13698.1200     32.6  10171.0200   3406.6800    0.0000  cordic_int
cordic/clk_gate_res_out_reg          40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cordic_int_1
cordic/clk_gate_res_rg_reg           40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cordic_int_2
cordic/clk_gate_yn_reg               40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_cordic_int_0
dot                               18567.4699     44.2   6623.1400   2322.9400  351.2000  dotVn_2
dot/booth_cos                      4608.7500     11.0   3670.5400    898.0700    0.0000  signMul_0
dot/booth_cos/clk_gate_PsumReg_reg    40.1400     0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_signMul_0_0
dot/booth_sin                      4621.3000     11.0   3683.0900    898.0700    0.0000  signMul_1
dot/booth_sin/clk_gate_PsumReg_reg    40.1400     0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_signMul_0_1
dot/clk_gate_psum2_reg               40.1400      0.1     12.5400     27.6000    0.0000  SNPS_CLOCK_GATE_HIGH_dotVn_2
--------------------------------  ----------  -------  ----------  ----------  --------  ---------------------------------
Total                                                  29308.6399  12309.6801  386.3200

1
