verilog blk_mem_gen_v8_4_4 -d "FLOAT_MAC=1" \
"../build/build_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../build/build_project.srcs/sources_1/ip/axi_memory_interconnect/sim/axi_memory_interconnect.v" \
"../build/build_project.srcs/sources_1/ip/axi_L_register_control_crossbar/sim/axi_L_register_control_crossbar.v" \
"../build/build_project.srcs/sources_1/ip/aggregation_buffer_sdp_bram/sim/aggregation_buffer_sdp_bram.v" \
"../build/build_project.srcs/sources_1/ip/transformation_buffer_sdp_bram/sim/transformation_buffer_sdp_bram.v" \
"../build/build_project.srcs/sources_1/ip/scale_factor_queue/sim/scale_factor_queue.v" \
"../../imports/verilog-axi/rtl/axi_ram.v" \
"../ip/lib/buffers/ultraram.v" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../ip/lib/buffers/bram_fifo.sv" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../../imports/nocrouter/src/rtl/noc/noc_pkg.sv" \
"../ip/include/top_pkg.sv" \
"../ip/aggregation_engine/include/age_pkg.sv" \
"../ip/node_scoreboard/include/node_scoreboard_pkg.sv" \
"../ip/prefetcher/include/prefetcher_pkg.sv" \
"../build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs_pkg.sv" \
"../build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs_pkg.sv" \
"../build/regbanks/prefetcher_regbank/prefetcher_regbank_regs_pkg.sv" \
"../build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs_pkg.sv" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../../imports/nocrouter/src/if/input_block2crossbar.sv" \
"../../imports/nocrouter/src/if/input_block2switch_allocator.sv" \
"../../imports/nocrouter/src/if/input_block2vc_allocator.sv" \
"../../imports/nocrouter/src/if/router2router.sv  " \
"../../imports/nocrouter/src/if/switch_allocator2crossbar.sv" \
"../../imports/nocrouter/src/rtl/allocators/round_robin_arbiter.sv" \
"../../imports/nocrouter/src/rtl/allocators/separable_input_first_allocator.sv" \
"../../imports/nocrouter/src/rtl/allocators/switch_allocator.sv  " \
"../../imports/nocrouter/src/rtl/allocators/vc_allocator.sv" \
"../../imports/nocrouter/src/rtl/router/router.sv" \
"../../imports/nocrouter/src/rtl/crossbar/crossbar.sv" \
"../../imports/nocrouter/src/rtl/input_port/circular_buffer.sv" \
"../../imports/nocrouter/src/rtl/input_port/input_block.sv" \
"../../imports/nocrouter/src/rtl/input_port/input_buffer.sv" \
"../../imports/nocrouter/src/rtl/input_port/input_port.sv" \
"../../imports/nocrouter/src/rtl/input_port/rc_unit.sv" \
"../../imports/nocrouter/src/rtl/noc/node_link.sv" \
"../../imports/nocrouter/src/rtl/noc/router_link.sv" \
"../../imports/nocrouter/src/rtl/noc/mesh.sv" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../ip/lib/arithmetic/aggregators/passthrough_aggregator.sv" \
"../ip/lib/arithmetic/aggregators/sum_aggregator.sv" \
"../ip/lib/buffers/hybrid_buffer/hybrid_buffer_slot.sv" \
"../ip/lib/buffers/hybrid_buffer/hybrid_buffer.sv" \
"../ip/lib/buffers/hybrid_buffer/hybrid_buffer_driver.sv" \
"../ip/lib/axi/axi_read_master.sv" \
"../ip/lib/axi/axi_write_master.sv" \
"../ip/lib/arithmetic/float_mac.sv" \
"../ip/lib/arithmetic/fixed_point_mac.sv" \
"../ip/lib/arithmetic/mac.sv" \
"../ip/lib/base_components/binary_to_onehot.sv" \
"../ip/lib/base_components/count_ones.sv" \
"../ip/lib/base_components/onehot_to_binary_comb.sv" \
"../ip/lib/base_components/rr_arbiter.sv" \
"../ip/lib/systolic_modules/activation_core.sv" \
"../ip/lib/systolic_modules/processing_element.sv" \
"../ip/lib/systolic_modules/systolic_module.sv" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs.sv" \
"../build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_wrapper.sv" \
"../build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs.sv" \
"../build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_wrapper.sv" \
"../build/regbanks/prefetcher_regbank/prefetcher_regbank_regs.sv" \
"../build/regbanks/prefetcher_regbank/prefetcher_regbank_wrapper.sv" \
"../build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs.sv" \
"../build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_wrapper.sv" \
"../ip/include/arch_package.sv" \
"../ip/include/arch_defines.v" \

sv xil_defaultlib --include "../build/regbanks/aggregation_engine_regbank" --include "../build/regbanks/node_scoreboard_regbank" --include "../../imports" -d "FLOAT_MAC=1" \
"../ip/aggregation_engine/rtl/feature_aggregator.sv" \
"../ip/aggregation_engine/rtl/aggregation_core_allocator.sv" \
"../ip/aggregation_engine/rtl/aggregation_core.sv" \
"../ip/aggregation_engine/rtl/aggregation_manager.sv" \
"../ip/aggregation_engine/rtl/buffer_manager.sv" \
"../ip/aggregation_engine/rtl/aggregation_mesh.sv" \
"../ip/aggregation_engine/rtl/aggregation_engine.sv" \
"../ip/node_scoreboard/rtl/node_scoreboard.sv" \
"../ip/lib/buffers/ultraram_fifo.sv" \
"../ip/prefetcher/rtl/prefetcher_streaming_manager.sv" \
"../ip/prefetcher/rtl/prefetcher_fetch_tag.sv" \
"../ip/prefetcher/rtl/prefetcher_feature_bank.sv" \
"../ip/prefetcher/rtl/prefetcher_weight_bank.sv" \
"../ip/prefetcher/rtl/prefetcher.sv" \
"../ip/transformation_engine/rtl/feature_transformation_core.sv" \
"../ip/transformation_engine/rtl/feature_transformation_engine.sv" \
"../ip/top/rtl/top.sv" \
"../ip/top/rtl/top_fast_build.sv" \

nosort
