$date
	Mon Sep 19 23:28:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # ci $end
$var wire 1 $ sum $end
$var wire 1 % co $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
1"
1!
$end
#41
0%
0$
0!
0"
0#
#81
1$
1#
#141
1"
0#
#181
0$
1%
1#
#261
1$
0%
1!
0"
0#
#301
0$
1%
1#
#361
1"
0#
#401
1$
1#
#482
