Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 01 16:06:47 2023
| Host         :  running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file iic_drive_control_sets_placed.rpt
| Design       : iic_drive
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+--------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+-----------------------+--------------------+------------------+----------------+
|  dri_clk_OBUF_BUFG | i2c_data_r[7]_i_1_n_0 | clk_cnt[9]_i_2_n_0 |                4 |              8 |
|  clk_IBUF_BUFG     |                       | clk_cnt[9]_i_2_n_0 |                4 |             11 |
|  dri_clk_OBUF_BUFG | addr_t[15]_i_1_n_0    | clk_cnt[9]_i_2_n_0 |               11 |             25 |
|  dri_clk_OBUF_BUFG |                       | clk_cnt[9]_i_2_n_0 |               14 |             29 |
+--------------------+-----------------------+--------------------+------------------+----------------+


