#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0037AD08 .scope module, "test_flip_flop" "test_flip_flop" 2 49;
 .timescale 0 0;
v005DBD70_0 .net "a", 0 0, v005DAC10_0; 1 drivers
v005DBDC8_0 .net "b", 0 0, v005DAE78_0; 1 drivers
v005DBE20_0 .net "c", 0 0, v005DB0E0_0; 1 drivers
v005DBE78_0 .net "clock", 0 0, v005DBD18_0; 1 drivers
v005DBED0_0 .var "clr", 0 0;
v005DBF28_0 .net "d", 0 0, v005DB348_0; 1 drivers
v005DBF80_0 .net "e", 0 0, v005DB5B0_0; 1 drivers
v005DBFD8_0 .var "x", 0 0;
S_0037B0C0 .scope module, "clk" "clock" 2 52, 3 1, S_0037AD08;
 .timescale 0 0;
v005DBD18_0 .var "clk", 0 0;
S_0037AD90 .scope module, "CDD5_1" "CDD5" 2 53, 2 34, S_0037AD08;
 .timescale 0 0;
L_005B1760 .functor NOT 1, v005DBFD8_0, C4<0>, C4<0>, C4<0>;
L_005B1798 .functor NOT 1, v005DB608_0, C4<0>, C4<0>, C4<0>;
L_005B1808 .functor NOT 1, v005DB138_0, C4<0>, C4<0>, C4<0>;
L_005B1878 .functor NOT 1, v005DAC68_0, C4<0>, C4<0>, C4<0>;
L_005B18E8/0/0 .functor AND 1, L_005B1798, v005DB3A0_0, L_005B1808, v005DAED0_0;
L_005B18E8/0/4 .functor AND 1, L_005B1878, C4<1>, C4<1>, C4<1>;
L_005B18E8 .functor AND 1, L_005B18E8/0/0, L_005B18E8/0/4, C4<1>, C4<1>;
L_005B1A38 .functor OR 1, L_005B1760, L_005B18E8, C4<0>, C4<0>;
v005DB660_0 .alias "a", 0 0, v005DBD70_0;
v005DB6B8_0 .alias "b", 0 0, v005DBDC8_0;
v005DB710_0 .alias "c", 0 0, v005DBE20_0;
v005DB768_0 .alias "clk", 0 0, v005DBE78_0;
v005DB7C0_0 .net "clr", 0 0, v005DBED0_0; 1 drivers
v005DB818_0 .alias "d", 0 0, v005DBF28_0;
v005DB870_0 .alias "e", 0 0, v005DBF80_0;
v005DB8C8_0 .net "in", 0 0, v005DBFD8_0; 1 drivers
v005DB920_0 .net "n0", 0 0, L_005B1798; 1 drivers
v005DB978_0 .net "n2", 0 0, L_005B1808; 1 drivers
v005DB9D0_0 .net "n4", 0 0, L_005B1878; 1 drivers
v005DBA28_0 .net "ni", 0 0, L_005B1760; 1 drivers
v005DBA80_0 .net "pt0", 0 0, L_005B18E8; 1 drivers
v005DBAD8_0 .net "pt1", 0 0, L_005B1A38; 1 drivers
v005DBB30_0 .net "qn0", 0 0, v005DB608_0; 1 drivers
v005DBB88_0 .net "qn1", 0 0, v005DB3A0_0; 1 drivers
v005DBC10_0 .net "qn2", 0 0, v005DB138_0; 1 drivers
v005DBC68_0 .net "qn3", 0 0, v005DAED0_0; 1 drivers
v005DBCC0_0 .net "qn4", 0 0, v005DAC68_0; 1 drivers
S_0037B038 .scope module, "FPJK1" "FlipflopJK" 2 42, 2 2, S_0037AD90;
 .timescale 0 0;
v005DB3F8_0 .alias "clear", 0 0, v005DB7C0_0;
v005DB450_0 .alias "clk", 0 0, v005DBE78_0;
v005DB4A8_0 .alias "j", 0 0, v005DB8C8_0;
v005DB500_0 .alias "k", 0 0, v005DB8C8_0;
v005DB558_0 .alias "preset", 0 0, v005DBAD8_0;
v005DB5B0_0 .var "q", 0 0;
v005DB608_0 .var "qnot", 0 0;
E_0037F570 .event posedge, v005DB450_0;
S_0037AFB0 .scope module, "FPJK2" "FlipflopJK" 2 43, 2 2, S_0037AD90;
 .timescale 0 0;
v005DB190_0 .alias "clear", 0 0, v005DB7C0_0;
v005DB1E8_0 .alias "clk", 0 0, v005DBF80_0;
v005DB240_0 .alias "j", 0 0, v005DB8C8_0;
v005DB298_0 .alias "k", 0 0, v005DB8C8_0;
v005DB2F0_0 .alias "preset", 0 0, v005DBAD8_0;
v005DB348_0 .var "q", 0 0;
v005DB3A0_0 .var "qnot", 0 0;
E_0037F6B0 .event posedge, v005DB1E8_0;
S_0037AF28 .scope module, "FPJK3" "FlipflopJK" 2 44, 2 2, S_0037AD90;
 .timescale 0 0;
v005DAF28_0 .alias "clear", 0 0, v005DB7C0_0;
v005DAF80_0 .alias "clk", 0 0, v005DBF28_0;
v005DAFD8_0 .alias "j", 0 0, v005DB8C8_0;
v005DB030_0 .alias "k", 0 0, v005DB8C8_0;
v005DB088_0 .alias "preset", 0 0, v005DBAD8_0;
v005DB0E0_0 .var "q", 0 0;
v005DB138_0 .var "qnot", 0 0;
E_0037F730 .event posedge, v005DAF80_0;
S_0037AEA0 .scope module, "FPJK4" "FlipflopJK" 2 45, 2 2, S_0037AD90;
 .timescale 0 0;
v005DACC0_0 .alias "clear", 0 0, v005DB7C0_0;
v005DAD18_0 .alias "clk", 0 0, v005DBE20_0;
v005DAD70_0 .alias "j", 0 0, v005DB8C8_0;
v005DADC8_0 .alias "k", 0 0, v005DB8C8_0;
v005DAE20_0 .alias "preset", 0 0, v005DBAD8_0;
v005DAE78_0 .var "q", 0 0;
v005DAED0_0 .var "qnot", 0 0;
E_0037F770 .event posedge, v005DAD18_0;
S_0037AE18 .scope module, "FPJK5" "FlipflopJK" 2 46, 2 2, S_0037AD90;
 .timescale 0 0;
v0037FBF0_0 .alias "clear", 0 0, v005DB7C0_0;
v0037FC48_0 .alias "clk", 0 0, v005DBDC8_0;
v0037FCA0_0 .alias "j", 0 0, v005DB8C8_0;
v00372C68_0 .alias "k", 0 0, v005DB8C8_0;
v00372CC0_0 .alias "preset", 0 0, v005DBAD8_0;
v005DAC10_0 .var "q", 0 0;
v005DAC68_0 .var "qnot", 0 0;
E_0037F6D0 .event posedge, v0037FC48_0;
    .scope S_0037B0C0;
T_0 ;
    %set/v v005DBD18_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0037B0C0;
T_1 ;
    %delay 6, 0;
    %load/v 8, v005DBD18_0, 1;
    %inv 8, 1;
    %set/v v005DBD18_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0037B038;
T_2 ;
    %wait E_0037F570;
    %load/v 8, v005DB3F8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB5B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB608_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005DB558_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB5B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB608_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005DB4A8_0, 1;
    %load/v 9, v005DB500_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB5B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB608_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005DB4A8_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB5B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB608_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005DB4A8_0, 1;
    %load/v 9, v005DB500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005DB5B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB5B0_0, 0, 8;
    %load/v 8, v005DB608_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB608_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0037AFB0;
T_3 ;
    %wait E_0037F6B0;
    %load/v 8, v005DB190_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3A0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005DB2F0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB348_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3A0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005DB240_0, 1;
    %load/v 9, v005DB298_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB348_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3A0_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005DB240_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB298_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3A0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005DB240_0, 1;
    %load/v 9, v005DB298_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005DB348_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB348_0, 0, 8;
    %load/v 8, v005DB3A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3A0_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0037AF28;
T_4 ;
    %wait E_0037F730;
    %load/v 8, v005DAF28_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB138_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005DB088_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB138_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005DAFD8_0, 1;
    %load/v 9, v005DB030_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB138_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005DAFD8_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB138_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005DAFD8_0, 1;
    %load/v 9, v005DB030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005DB0E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0E0_0, 0, 8;
    %load/v 8, v005DB138_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB138_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0037AEA0;
T_5 ;
    %wait E_0037F770;
    %load/v 8, v005DACC0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAE78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAED0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005DAE20_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAE78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAED0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005DAD70_0, 1;
    %load/v 9, v005DADC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAE78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAED0_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005DAD70_0, 1;
    %inv 8, 1;
    %load/v 9, v005DADC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAE78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAED0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005DAD70_0, 1;
    %load/v 9, v005DADC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005DAE78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAE78_0, 0, 8;
    %load/v 8, v005DAED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAED0_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0037AE18;
T_6 ;
    %wait E_0037F6D0;
    %load/v 8, v0037FBF0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC68_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00372CC0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC68_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0037FCA0_0, 1;
    %load/v 9, v00372C68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC68_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v0037FCA0_0, 1;
    %inv 8, 1;
    %load/v 9, v00372C68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC68_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v0037FCA0_0, 1;
    %load/v 9, v00372C68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005DAC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC10_0, 0, 8;
    %load/v 8, v005DAC68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAC68_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0037AD08;
T_7 ;
    %delay 12, 0;
    %set/v v005DBED0_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBED0_0, 0, 1;
    %set/v v005DBFD8_0, 0, 1;
    %vpi_call 2 58 "$display", "Guia 09 - Exercicio 03 - CDD - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 59 "$display", "JK  QN4 QN3 QN2 QN1 QN0";
    %vpi_call 2 60 "$monitor", "%b    %b   %b   %b   %b   %b", v005DBFD8_0, v005DBD70_0, v005DBDC8_0, v005DBE20_0, v005DBF28_0, v005DBF80_0;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 12, 0;
    %set/v v005DBFD8_0, 1, 1;
    %delay 36, 0;
    %vpi_call 2 72 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\Gabriel\PUC\2º\ARQ\Guia09\Exercicio03.v";
    "./clock.v";
