Version 4
SHEET 1 880 680
WIRE 320 -144 80 -144
WIRE 416 -144 384 -144
WIRE 80 -96 80 -144
WIRE 320 -96 80 -96
WIRE 416 -96 400 -96
WIRE 80 -48 80 -96
WIRE 320 -48 80 -48
WIRE 416 -32 400 -32
WIRE 320 -16 176 -16
WIRE 80 32 80 -48
WIRE 320 32 80 32
WIRE 416 48 400 48
WIRE 176 64 176 -16
WIRE 320 64 176 64
WIRE 80 112 80 32
WIRE 320 112 80 112
WIRE 176 144 176 64
WIRE 320 144 176 144
WIRE 80 192 80 112
WIRE 320 192 80 192
WIRE 176 224 176 144
WIRE 320 224 176 224
WIRE 80 272 80 192
WIRE 320 272 80 272
WIRE 416 288 400 288
WIRE 176 304 176 224
WIRE 320 304 176 304
WIRE 80 352 80 272
WIRE 176 352 176 304
WIRE 80 448 80 432
WIRE 176 448 176 432
FLAG 80 448 0
FLAG 176 448 0
FLAG 416 -96 NOT
IOPIN 416 -96 Out
FLAG 80 -144 u1
FLAG 176 -16 u2
FLAG 416 -32 AND
IOPIN 416 -32 Out
FLAG 416 48 OR
IOPIN 416 48 Out
FLAG 416 128 NAND
IOPIN 416 128 Out
FLAG 416 208 NOR
IOPIN 416 208 Out
FLAG 416 -144 BUF
IOPIN 416 -144 Out
FLAG 416 288 XOR
IOPIN 416 288 Out
SYMBOL voltage 80 336 R0
WINDOW 3 0 144 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1 0.5 1m 1m 0.5 1)
SYMATTR InstName V1
SYMBOL voltage 176 336 R0
WINDOW 3 0 176 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1 0.7 1m 1m 0.7 1.4)
SYMATTR InstName V2
SYMBOL Contraille\\Logic\\contraille-and2 352 -32 R0
SYMATTR InstName U2
SYMBOL Contraille\\Logic\\contraille-or2 352 48 R0
SYMATTR InstName U3
SYMBOL Contraille\\Logic\\contraille-nand2 352 128 R0
SYMATTR InstName U4
SYMBOL Contraille\\Logic\\contraille-nor2 352 208 R0
SYMATTR InstName U5
SYMBOL Contraille\\Logic\\contraille-buf 352 -144 R0
SYMATTR InstName U6
SYMBOL Contraille\\Logic\\contraille-not 352 -96 R0
SYMATTR InstName U1
SYMBOL Contraille\\Logic\\contraille-xor2 352 288 R0
SYMATTR InstName U7
TEXT 48 -272 Left 4 ;Logic gate test
TEXT 64 -232 Left 2 ;© 2020 @RR_Inyo
TEXT 88 -200 Left 2 !.tran 4
