Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:51:23 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sv_chip0_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.576ns (27.363%)  route 1.529ns (72.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.422     7.419    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.295     6.808    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.576ns (27.389%)  route 1.527ns (72.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 6.886 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.420     7.417    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.677     6.886    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.138    
                         clock uncertainty           -0.035     7.103    
    SLICE_X67Y126        FDSE (Setup_fdse_C_S)       -0.295     6.808    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 6.908 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.699     6.908    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.160    
                         clock uncertainty           -0.035     7.125    
    SLICE_X67Y124        FDRE (Setup_fdre_C_R)       -0.295     6.830    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.576ns (27.131%)  route 1.547ns (72.869%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 6.908 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, unplaced)        0.440     7.437    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, unplaced)     1.699     6.908    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.160    
                         clock uncertainty           -0.035     7.125    
    SLICE_X67Y124        FDRE (Setup_fdre_C_R)       -0.295     6.830    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 x_reg_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.576ns (27.442%)  route 1.523ns (72.558%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 6.907 - 2.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y130        net (fo=11842, unplaced)     1.853     5.314    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.175     5.489    x_reg_l_reg[3]/Q
    SLICE_X68Y130        net (fo=2, unplaced)         0.556     6.045    x_reg_l[3]
    SLICE_X68Y130        LUT4 (Prop_lut4_I1_O)        0.051     6.096    tm3_vidout_red[1]_i_62/O
    SLICE_X68Y130        net (fo=1, unset)            0.014     6.110    tm3_vidout_red[1]_i_62_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.363    tm3_vidout_red_reg[1]_i_30/CO[3]
    SLICE_X68Y131        net (fo=1, unset)            0.007     6.370    tm3_vidout_red_reg[1]_i_30_n_0
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.424    tm3_vidout_red_reg[1]_i_5/CO[3]
    SLICE_X67Y125        net (fo=2, unplaced)         0.530     6.954    tm3_vidout_red4
    SLICE_X67Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.997    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, unplaced)        0.416     7.413    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, unplaced)     1.698     6.907    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.252     7.159    
                         clock uncertainty           -0.035     7.124    
    SLICE_X67Y126        FDSE (Setup_fdse_C_S)       -0.295     6.829    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.527ns (22.340%)  route 1.832ns (77.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X69Y156        net (fo=12, unplaced)        0.815     7.389    find_max_inst/res_1_101
    SLICE_X69Y156        LUT3 (Prop_lut3_I1_O)        0.043     7.432    find_max_inst/res_1_10[0]_i_1/O
    SLICE_X69Y156        net (fo=1, unset)            0.052     7.484    find_max_inst/res_1_10[0]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y156        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X69Y156        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[0]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.527ns (22.340%)  route 1.832ns (77.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X69Y156        net (fo=12, unplaced)        0.815     7.389    find_max_inst/res_1_101
    SLICE_X69Y156        LUT3 (Prop_lut3_I1_O)        0.043     7.432    find_max_inst/res_1_10[2]_i_1/O
    SLICE_X69Y156        net (fo=1, unset)            0.052     7.484    find_max_inst/res_1_10[2]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y156        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X69Y156        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[2]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.527ns (22.340%)  route 1.832ns (77.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X66Y156        net (fo=12, unplaced)        0.815     7.389    find_max_inst/res_1_101
    SLICE_X66Y156        LUT3 (Prop_lut3_I1_O)        0.043     7.432    find_max_inst/res_1_10[3]_i_1/O
    SLICE_X66Y156        net (fo=1, unset)            0.052     7.484    find_max_inst/res_1_10[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y156        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X66Y156        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[3]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.527ns (22.340%)  route 1.832ns (77.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X68Y157        net (fo=12, unplaced)        0.815     7.389    find_max_inst/res_1_101
    SLICE_X68Y157        LUT3 (Prop_lut3_I1_O)        0.043     7.432    find_max_inst/res_1_10[4]_i_1/O
    SLICE_X68Y157        net (fo=1, unset)            0.052     7.484    find_max_inst/res_1_10[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y157        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X68Y157        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[4]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.527ns (22.340%)  route 1.832ns (77.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X69Y159        net (fo=12, unplaced)        0.815     7.389    find_max_inst/res_1_101
    SLICE_X69Y159        LUT3 (Prop_lut3_I1_O)        0.043     7.432    find_max_inst/res_1_10[8]_i_1/O
    SLICE_X69Y159        net (fo=1, unset)            0.052     7.484    find_max_inst/res_1_10[8]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y159        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X69Y159        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[8]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 combine_res_inst_18/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            find_max_inst/res_1_10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.527ns (23.033%)  route 1.761ns (76.967%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.708 - 2.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y158        net (fo=11842, unplaced)     1.664     5.125    combine_res_inst_18/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.175     5.300    combine_res_inst_18/dout_reg[9]/Q
    SLICE_X69Y158        net (fo=3, unplaced)         0.954     6.254    find_max_inst/d_in18[9]
    SLICE_X69Y158        LUT4 (Prop_lut4_I3_O)        0.047     6.301    find_max_inst/res_1_10[10]_i_5/O
    SLICE_X69Y158        net (fo=1, unset)            0.011     6.312    find_max_inst/res_1_10[10]_i_5_n_0
    SLICE_X69Y158        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.262     6.574    find_max_inst/res_1_10_reg[10]_i_2/CO[1]
    SLICE_X69Y156        net (fo=12, unplaced)        0.744     7.318    find_max_inst/res_1_101
    SLICE_X69Y156        LUT3 (Prop_lut3_I1_O)        0.043     7.361    find_max_inst/res_1_10[6]_i_1/O
    SLICE_X69Y156        net (fo=1, unset)            0.052     7.413    find_max_inst/res_1_10[6]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y156        net (fo=11842, unplaced)     1.499     6.708    find_max_inst/clk
                         clock pessimism              0.252     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X69Y156        FDRE (Setup_fdre_C_D)        0.047     6.972    find_max_inst/res_1_10_reg[6]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 -0.441    




