// Seed: 1380829639
module module_0 (
    input  tri   id_0,
    input  wand  id_1
    , id_5,
    output wand  id_2,
    input  uwire id_3
);
  wire id_6;
  task id_7;
    begin : LABEL_0
      id_5 <= 1 - 1;
      if (id_5)
        if (1) id_2 = id_0;
        else id_7 = id_0;
    end
  endtask
  assign id_7 = (1);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3
);
  always @(posedge 1 or 1) id_0 = id_3;
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
