$date
	Sat Nov 01 17:05:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & x $end
$scope module q1_ins $end
$var wire 1 # E $end
$var wire 1 ' Ja $end
$var wire 1 ( Jb $end
$var wire 1 ) Ka $end
$var wire 1 * Kb $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module stagea $end
$var wire 1 ' J $end
$var wire 1 ) K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 " Q $end
$upscope $end
$scope module stageb $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
0$
0#
x"
x!
$end
#2
0"
0!
1$
#4
0$
#6
1$
#8
0$
#10
1$
0%
#12
0$
#14
1$
#16
0$
#18
1$
#20
0$
1&
#22
1$
#24
0$
#26
1$
#28
0$
#30
1!
0'
0)
1$
0&
1(
1*
1#
#32
0$
#34
1)
1'
0!
1$
#36
0$
#38
0)
0'
1!
1"
1$
#40
1'
1)
0$
1&
#42
0)
0'
0"
0!
1$
#44
0$
#46
1)
1'
1!
1$
#48
0$
#50
1"
0'
0)
1$
0&
0(
0*
0#
#52
0$
#54
1$
#56
0$
#58
1$
#60
0$
1&
#62
1$
#64
0$
#66
1$
#68
0$
#70
1)
1'
0!
1$
0&
1(
1*
1#
#72
0$
#74
0)
0'
0"
1!
1$
#76
0$
#78
1)
1'
0!
1$
#80
0'
0)
0$
1&
#82
1)
1'
1!
1$
#84
0$
#86
0)
0'
0!
1"
1$
#88
0$
#90
1)
1'
1!
1$
