--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MAIN_1.twx MAIN_1.ncd -o MAIN_1.twr MAIN_1.pcf -ucf
MAIN_1_NEW.ucf

Design file:              MAIN_1.ncd
Physical constraint file: MAIN_1.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   11.372(R)|CLK_BUFGP         |   0.000|
AA          |   12.391(R)|CLK_BUFGP         |   0.000|
B           |   12.534(R)|CLK_BUFGP         |   0.000|
BB          |   12.994(R)|CLK_BUFGP         |   0.000|
C           |   11.842(R)|CLK_BUFGP         |   0.000|
CC          |   12.122(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.129|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D0             |A              |   11.005|
D0             |AA             |   12.024|
D0             |B              |   12.167|
D0             |BB             |   12.627|
D0             |C              |   11.475|
D0             |CC             |   11.755|
D1             |A              |   10.486|
D1             |AA             |   11.505|
D1             |B              |   11.648|
D1             |BB             |   12.108|
D1             |C              |   10.956|
D1             |CC             |   11.236|
D2             |A              |    9.481|
D2             |AA             |   10.500|
D2             |B              |   10.643|
D2             |BB             |   11.103|
D2             |C              |    9.951|
D2             |CC             |   10.231|
D3             |A              |    7.583|
D3             |AA             |    8.602|
D3             |B              |    8.745|
D3             |BB             |    9.205|
D3             |C              |    8.053|
D3             |CC             |    8.333|
H1             |A              |    7.694|
H1             |AA             |    7.492|
H1             |C              |    5.891|
H1             |CC             |    6.138|
H2             |A              |    7.626|
H2             |AA             |    7.537|
H2             |B              |    6.402|
H2             |BB             |    6.811|
H3             |B              |    6.649|
H3             |BB             |    7.114|
H3             |C              |    6.090|
H3             |CC             |    6.393|
LOW            |A              |    6.494|
LOW            |AA             |    6.186|
LOW            |B              |    7.676|
LOW            |BB             |    8.107|
LOW            |C              |    7.022|
LOW            |CC             |    7.275|
---------------+---------------+---------+


Analysis completed Sun Oct 02 01:19:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



