#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 13 15:03:16 2023
# Process ID: 24860
# Current directory: C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.runs/synth_1
# Command line: vivado.exe -log Ex3_feux_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ex3_feux_top.tcl
# Log file: C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.runs/synth_1/Ex3_feux_top.vds
# Journal file: C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ex3_feux_top.tcl -notrace
Command: synth_design -top Ex3_feux_top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ex3_feux_top' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/Ex3_feux_top.vhd:21]
INFO: [Synth 8-3491] module 'FSM_Moore' declared at 'C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/feux_moore.vhd:4' bound to instance 'u0' of component 'FSM_Moore' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/Ex3_feux_top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FSM_Moore' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/feux_moore.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'FSM_Moore' (1#1) [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/feux_moore.vhd:17]
INFO: [Synth 8-3491] module 'Counter8' declared at 'C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Counter.vhd:4' bound to instance 'u1' of component 'Counter8' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/Ex3_feux_top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Counter8' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Counter8' (2#1) [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Counter.vhd:12]
INFO: [Synth 8-3491] module 'Divisor' declared at 'C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Divider.vhd:4' bound to instance 'u2' of component 'Divisor' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/Ex3_feux_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Divisor' [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Divider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Divisor' (3#1) [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/new/Divider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Ex3_feux_top' (4#1) [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/sources_1/imports/Documents/Ex3_feux_top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ex3_feux_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ex3_feux_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_Moore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               c_prvsecr |                              000 |                              000
               c_prosecr |                              001 |                              001
               c_prrsecr |                              010 |                              010
               c_prrsecv |                              011 |                              011
               c_prrseco |                              100 |                              100
              c_prrsecr2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_Moore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |     4|
|5     |LUT3   |    31|
|6     |LUT4   |     9|
|7     |LUT5   |     6|
|8     |LUT6   |     4|
|9     |FDCE   |    19|
|10    |FDPE   |    12|
|11    |FDRE   |     9|
|12    |IBUF   |     3|
|13    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1006.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.270 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1006.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1011.809 ; gain = 5.539
INFO: [Common 17-1381] The checkpoint 'C:/Users/Stan/Documents/Git/System-Numeric-Exercices/Exercice_23/Exercice_23.runs/synth_1/Ex3_feux_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ex3_feux_top_utilization_synth.rpt -pb Ex3_feux_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 15:03:39 2023...
