#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e346b080a0 .scope module, "computer" "computer" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x55e346bbaa40_0 .net "addrbus", 7 0, L_0x55e346bdbeb0;  1 drivers
v0x55e346bbab20_0 .net "alu_mode", 2 0, v0x55e346b9ded0_0;  1 drivers
v0x55e346bbabe0_0 .net "c_ci", 0 0, L_0x55e346bbebc0;  1 drivers
v0x55e346bbac80_0 .net "c_co", 0 0, L_0x55e346bbf3c0;  1 drivers
v0x55e346bbad70_0 .net "c_cs", 0 0, L_0x55e346bc0050;  1 drivers
v0x55e346bbaeb0_0 .net "c_ee", 0 0, L_0x55e346bc2c30;  1 drivers
v0x55e346bbafa0_0 .net "c_eo", 0 0, L_0x55e346bc2590;  1 drivers
v0x55e346bbb090_0 .net "c_halt", 0 0, L_0x55e346bc89e0;  1 drivers
v0x55e346bbb130_0 .net "c_ii", 0 0, L_0x55e346bbdc50;  1 drivers
v0x55e346bbb260_0 .net "c_mi", 0 0, L_0x55e346bc39e0;  1 drivers
v0x55e346bbb350_0 .net "c_rfi", 0 0, L_0x55e346bc0e00;  1 drivers
v0x55e346bbb440_0 .net "c_rfo", 0 0, L_0x55e346bc20a0;  1 drivers
v0x55e346bbb530_0 .net "c_ri", 0 0, L_0x55e346bc4a30;  1 drivers
v0x55e346bbb620_0 .net "c_ro", 0 0, L_0x55e346bc5930;  1 drivers
v0x55e346bbb710_0 .net "c_sd", 0 0, L_0x55e346bc83a0;  1 drivers
v0x55e346bbb800_0 .net "c_si", 0 0, L_0x55e346bc6f50;  1 drivers
v0x55e346bbb8a0_0 .net "c_so", 0 0, L_0x55e346bc75a0;  1 drivers
o0x7fa5e28f29a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e346bbbaa0_0 .net "clk", 0 0, o0x7fa5e28f29a8;  0 drivers
v0x55e346bbbb40_0 .net "cycle_clk", 0 0, v0x55e346b9d7a0_0;  1 drivers
RS_0x7fa5e28ef138 .resolv tri, L_0x55e346bc90c0, L_0x55e346bc9160, L_0x55e346bd2df0, L_0x55e346bd2f20, L_0x55e346be6070;
v0x55e346bbbc30_0 .net8 "data_bus", 7 0, RS_0x7fa5e28ef138;  5 drivers
v0x55e346bbbcd0_0 .net "flag_carry", 0 0, v0x55e346bad120_0;  1 drivers
v0x55e346bbbdc0_0 .net "flag_zero", 0 0, v0x55e346bad1e0_0;  1 drivers
o0x7fa5e28f2a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e346bbbeb0_0 .net "halt", 0 0, o0x7fa5e28f2a08;  0 drivers
v0x55e346bbbf50_0 .net "iaddr", 2 0, v0x55e346b9dfd0_0;  1 drivers
v0x55e346bbc040_0 .net "instruction", 7 0, L_0x55e346be57c0;  1 drivers
v0x55e346bbc130_0 .net "internal_clk", 0 0, v0x55e346b9d8e0_0;  1 drivers
v0x55e346bbc1d0_0 .net "oaddr", 2 0, v0x55e346b9e130_0;  1 drivers
v0x55e346bbc2c0_0 .net "opcode", 7 0, v0x55e346b9e1d0_0;  1 drivers
v0x55e346bbc3b0_0 .net "operand1", 2 0, L_0x55e346bbca10;  1 drivers
v0x55e346bbc4a0_0 .net "operand2", 2 0, L_0x55e346bbcab0;  1 drivers
v0x55e346bbc5b0_0 .net "ram_clk", 0 0, v0x55e346b9d9d0_0;  1 drivers
v0x55e346b9cfd0_0 .array/port v0x55e346b9cfd0, 0;
v0x55e346bbc6a0_0 .net "reg_a", 7 0, v0x55e346b9cfd0_0;  1 drivers
v0x55e346b9cfd0_1 .array/port v0x55e346b9cfd0, 1;
v0x55e346bbc760_0 .net "reg_b", 7 0, v0x55e346b9cfd0_1;  1 drivers
v0x55e346bbc820_0 .var "reset", 0 0;
v0x55e346bbc8c0_0 .net "state", 7 0, v0x55e346b7b590_0;  1 drivers
S_0x55e346b0a300 .scope module, "FINITO" "fsm" 2 57, 3 3 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "opcode";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "state";
L_0x55e346be61b0 .functor OR 1, L_0x55e346be6110, v0x55e346bbc820_0, C4<0>, C4<0>;
L_0x7fa5e28a4b18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e346b0b0f0_0 .net/2u *"_ivl_0", 7 0, L_0x7fa5e28a4b18;  1 drivers
v0x55e346b02860_0 .net *"_ivl_2", 0 0, L_0x55e346be6110;  1 drivers
v0x55e346aff910_0 .net "clk", 0 0, v0x55e346b9d7a0_0;  alias, 1 drivers
v0x55e346afc9c0_0 .var "cycle", 3 0;
v0x55e346af9a70_0 .net "opcode", 7 0, v0x55e346b9e1d0_0;  alias, 1 drivers
v0x55e346af6b20_0 .net "reset", 0 0, v0x55e346bbc820_0;  1 drivers
v0x55e346af3ba0_0 .net "reset_cycle", 0 0, L_0x55e346be61b0;  1 drivers
v0x55e346b7b590_0 .var "state", 7 0;
E_0x55e346b82cc0 .event posedge, v0x55e346aff910_0;
E_0x55e346a3fdd0 .event negedge, v0x55e346aff910_0;
L_0x55e346be6110 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4b18;
S_0x55e346b20b60 .scope module, "IRelai" "register" 2 53, 4 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x55e3469e2550_0 .net *"_ivl_1", 0 0, L_0x55e346bdc420;  1 drivers
v0x55e3469e2630_0 .net *"_ivl_13", 0 0, L_0x55e346bdc870;  1 drivers
v0x55e3469e2710_0 .net *"_ivl_15", 0 0, L_0x55e346bdc910;  1 drivers
v0x55e3469e27d0_0 .net *"_ivl_19", 0 0, L_0x55e346bdca50;  1 drivers
v0x55e3469e28b0_0 .net *"_ivl_21", 0 0, L_0x55e346bdcaf0;  1 drivers
v0x55e346b89800_0 .net *"_ivl_25", 0 0, L_0x55e346bdcca0;  1 drivers
v0x55e346b898a0_0 .net *"_ivl_27", 0 0, L_0x55e346bdcd40;  1 drivers
v0x55e346b89940_0 .net *"_ivl_3", 0 0, L_0x55e346bdc4c0;  1 drivers
v0x55e346b89a00_0 .net *"_ivl_31", 0 0, L_0x55e346bdcf50;  1 drivers
v0x55e346b89b70_0 .net *"_ivl_33", 0 0, L_0x55e346bdd080;  1 drivers
v0x55e346b89c50_0 .net *"_ivl_37", 0 0, L_0x55e346bdd300;  1 drivers
v0x55e346b89d30_0 .net *"_ivl_39", 0 0, L_0x55e346bdd3a0;  1 drivers
v0x55e346b89e10_0 .net *"_ivl_43", 0 0, L_0x55e346bdd590;  1 drivers
v0x55e346b89ef0_0 .net *"_ivl_45", 0 0, L_0x55e346bdd6f0;  1 drivers
v0x55e346b89fd0_0 .net *"_ivl_7", 0 0, L_0x55e346bdc690;  1 drivers
v0x55e346b8a0b0_0 .net *"_ivl_9", 0 0, L_0x55e346bdc730;  1 drivers
v0x55e346b8a190_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b8a550_0 .net "en", 0 0, L_0x55e346bbdc50;  alias, 1 drivers
v0x55e346b8a610_0 .net "h1", 0 0, L_0x55e346bdc560;  1 drivers
v0x55e346b8a700_0 .net "h2", 0 0, L_0x55e346bdc7d0;  1 drivers
v0x55e346b8a7f0_0 .net "h3", 0 0, L_0x55e346bdc9b0;  1 drivers
v0x55e346b8a8e0_0 .net "h4", 0 0, L_0x55e346bdcb90;  1 drivers
v0x55e346b8a9d0_0 .net "h5", 0 0, L_0x55e346bdce60;  1 drivers
v0x55e346b8aac0_0 .net "h6", 0 0, L_0x55e346bdd120;  1 drivers
v0x55e346b8abb0_0 .net "h7", 0 0, L_0x55e346bdd1c0;  1 drivers
v0x55e346b8aca0_0 .net "h8", 0 0, L_0x55e346bdd790;  1 drivers
v0x55e346b8ad90_0 .net8 "in", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346b8ae70_0 .net "out", 7 0, L_0x55e346be57c0;  alias, 1 drivers
L_0x55e346bdc420 .part RS_0x7fa5e28ef138, 0, 1;
L_0x55e346bdc4c0 .part L_0x55e346be57c0, 0, 1;
L_0x55e346bdc560 .functor MUXZ 1, L_0x55e346bdc4c0, L_0x55e346bdc420, L_0x55e346bbdc50, C4<>;
L_0x55e346bdc690 .part RS_0x7fa5e28ef138, 1, 1;
L_0x55e346bdc730 .part L_0x55e346be57c0, 1, 1;
L_0x55e346bdc7d0 .functor MUXZ 1, L_0x55e346bdc730, L_0x55e346bdc690, L_0x55e346bbdc50, C4<>;
L_0x55e346bdc870 .part RS_0x7fa5e28ef138, 2, 1;
L_0x55e346bdc910 .part L_0x55e346be57c0, 2, 1;
L_0x55e346bdc9b0 .functor MUXZ 1, L_0x55e346bdc910, L_0x55e346bdc870, L_0x55e346bbdc50, C4<>;
L_0x55e346bdca50 .part RS_0x7fa5e28ef138, 3, 1;
L_0x55e346bdcaf0 .part L_0x55e346be57c0, 3, 1;
L_0x55e346bdcb90 .functor MUXZ 1, L_0x55e346bdcaf0, L_0x55e346bdca50, L_0x55e346bbdc50, C4<>;
L_0x55e346bdcca0 .part RS_0x7fa5e28ef138, 4, 1;
L_0x55e346bdcd40 .part L_0x55e346be57c0, 4, 1;
L_0x55e346bdce60 .functor MUXZ 1, L_0x55e346bdcd40, L_0x55e346bdcca0, L_0x55e346bbdc50, C4<>;
L_0x55e346bdcf50 .part RS_0x7fa5e28ef138, 5, 1;
L_0x55e346bdd080 .part L_0x55e346be57c0, 5, 1;
L_0x55e346bdd120 .functor MUXZ 1, L_0x55e346bdd080, L_0x55e346bdcf50, L_0x55e346bbdc50, C4<>;
L_0x55e346bdd300 .part RS_0x7fa5e28ef138, 6, 1;
L_0x55e346bdd3a0 .part L_0x55e346be57c0, 6, 1;
L_0x55e346bdd1c0 .functor MUXZ 1, L_0x55e346bdd3a0, L_0x55e346bdd300, L_0x55e346bbdc50, C4<>;
L_0x55e346bdd590 .part RS_0x7fa5e28ef138, 7, 1;
L_0x55e346bdd6f0 .part L_0x55e346be57c0, 7, 1;
L_0x55e346bdd790 .functor MUXZ 1, L_0x55e346bdd6f0, L_0x55e346bdd590, L_0x55e346bbdc50, C4<>;
LS_0x55e346be57c0_0_0 .concat8 [ 1 1 1 1], L_0x55e346bdeb60, L_0x55e346bdfa30, L_0x55e346be0940, L_0x55e346be1850;
LS_0x55e346be57c0_0_4 .concat8 [ 1 1 1 1], L_0x55e346be2760, L_0x55e346be3670, L_0x55e346be4580, L_0x55e346be5490;
L_0x55e346be57c0 .concat8 [ 4 4 0 0], LS_0x55e346be57c0_0_0, LS_0x55e346be57c0_0_4;
S_0x55e346af2db0 .scope module, "d1" "D_FlipFlop" 4 13, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bddfa0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b71ff0_0 .net "D", 0 0, L_0x55e346bdc560;  alias, 1 drivers
v0x55e346b72090_0 .net "Q", 0 0, L_0x55e346bdeb60;  1 drivers
v0x55e346b71870_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b71940_0 .net "mitte", 0 0, L_0x55e346bddd10;  1 drivers
S_0x55e346b7ae10 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346af2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdcc30 .functor NOT 1, L_0x55e346bdc560, C4<0>, C4<0>, C4<0>;
L_0x55e346bdd9a0 .functor AND 1, L_0x55e346bdcc30, L_0x55e346bddfa0, C4<1>, C4<1>;
L_0x55e346bdda10 .functor NOT 1, L_0x55e346bdd9a0, C4<0>, C4<0>, C4<0>;
L_0x55e346bddad0 .functor AND 1, L_0x55e346bdc560, L_0x55e346bddfa0, C4<1>, C4<1>;
L_0x55e346bddb90 .functor NOT 1, L_0x55e346bddad0, C4<0>, C4<0>, C4<0>;
L_0x55e346bddc50 .functor AND 1, L_0x55e346bdda10, L_0x55e346bddee0, C4<1>, C4<1>;
L_0x55e346bddd10 .functor NOT 1, L_0x55e346bddc50, C4<0>, C4<0>, C4<0>;
L_0x55e346bdddd0 .functor AND 1, L_0x55e346bddb90, L_0x55e346bddd10, C4<1>, C4<1>;
L_0x55e346bddee0 .functor NOT 1, L_0x55e346bdddd0, C4<0>, C4<0>, C4<0>;
v0x55e346b780e0_0 .net "D", 0 0, L_0x55e346bdc560;  alias, 1 drivers
v0x55e346b781c0_0 .net "Q", 0 0, L_0x55e346bddd10;  alias, 1 drivers
v0x55e346b77960_0 .net *"_ivl_0", 0 0, L_0x55e346bdcc30;  1 drivers
v0x55e346b77a20_0 .net *"_ivl_11", 0 0, L_0x55e346bddc50;  1 drivers
v0x55e346b78ff0_0 .net *"_ivl_15", 0 0, L_0x55e346bdddd0;  1 drivers
v0x55e346b78870_0 .net *"_ivl_3", 0 0, L_0x55e346bdd9a0;  1 drivers
v0x55e346b78930_0 .net *"_ivl_7", 0 0, L_0x55e346bddad0;  1 drivers
v0x55e346b75b90_0 .net "a", 0 0, L_0x55e346bdda10;  1 drivers
v0x55e346b75c30_0 .net "b", 0 0, L_0x55e346bddb90;  1 drivers
v0x55e346b75410_0 .net "clk", 0 0, L_0x55e346bddfa0;  1 drivers
v0x55e346b754d0_0 .net "nq", 0 0, L_0x55e346bddee0;  1 drivers
S_0x55e346b76340 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346af2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bde010 .functor NOT 1, L_0x55e346bddd10, C4<0>, C4<0>, C4<0>;
L_0x55e346bde080 .functor AND 1, L_0x55e346bde010, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bde950 .functor NOT 1, L_0x55e346bde080, C4<0>, C4<0>, C4<0>;
L_0x55e346bde9c0 .functor AND 1, L_0x55e346bddd10, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdea30 .functor NOT 1, L_0x55e346bde9c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdeaa0 .functor AND 1, L_0x55e346bde950, L_0x55e346bded80, C4<1>, C4<1>;
L_0x55e346bdeb60 .functor NOT 1, L_0x55e346bdeaa0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdec70 .functor AND 1, L_0x55e346bdea30, L_0x55e346bdeb60, C4<1>, C4<1>;
L_0x55e346bded80 .functor NOT 1, L_0x55e346bdec70, C4<0>, C4<0>, C4<0>;
v0x55e346b76b30_0 .net "D", 0 0, L_0x55e346bddd10;  alias, 1 drivers
v0x55e346b735f0_0 .net "Q", 0 0, L_0x55e346bdeb60;  alias, 1 drivers
v0x55e346b73690_0 .net *"_ivl_0", 0 0, L_0x55e346bde010;  1 drivers
v0x55e346b72e70_0 .net *"_ivl_11", 0 0, L_0x55e346bdeaa0;  1 drivers
v0x55e346b72f30_0 .net *"_ivl_15", 0 0, L_0x55e346bdec70;  1 drivers
v0x55e346b74520_0 .net *"_ivl_3", 0 0, L_0x55e346bde080;  1 drivers
v0x55e346b745e0_0 .net *"_ivl_7", 0 0, L_0x55e346bde9c0;  1 drivers
v0x55e346b73da0_0 .net "a", 0 0, L_0x55e346bde950;  1 drivers
v0x55e346b73e40_0 .net "b", 0 0, L_0x55e346bdea30;  1 drivers
v0x55e346b71170_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b70940_0 .net "nq", 0 0, L_0x55e346bded80;  1 drivers
S_0x55e346b6eb20 .scope module, "d2" "D_FlipFlop" 4 14, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdf5e0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b65580_0 .net "D", 0 0, L_0x55e346bdc7d0;  alias, 1 drivers
v0x55e346b65620_0 .net "Q", 0 0, L_0x55e346bdfa30;  1 drivers
v0x55e346b64e00_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b64ed0_0 .net "mitte", 0 0, L_0x55e346bdf270;  1 drivers
S_0x55e346b6e3a0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdee90 .functor NOT 1, L_0x55e346bdc7d0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdef00 .functor AND 1, L_0x55e346bdee90, L_0x55e346bdf5e0, C4<1>, C4<1>;
L_0x55e346bdef70 .functor NOT 1, L_0x55e346bdef00, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf030 .functor AND 1, L_0x55e346bdc7d0, L_0x55e346bdf5e0, C4<1>, C4<1>;
L_0x55e346bdf0f0 .functor NOT 1, L_0x55e346bdf030, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf1b0 .functor AND 1, L_0x55e346bdef70, L_0x55e346bdf4d0, C4<1>, C4<1>;
L_0x55e346bdf270 .functor NOT 1, L_0x55e346bdf1b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf330 .functor AND 1, L_0x55e346bdf0f0, L_0x55e346bdf270, C4<1>, C4<1>;
L_0x55e346bdf4d0 .functor NOT 1, L_0x55e346bdf330, C4<0>, C4<0>, C4<0>;
v0x55e346b6faa0_0 .net "D", 0 0, L_0x55e346bdc7d0;  alias, 1 drivers
v0x55e346b6f2d0_0 .net "Q", 0 0, L_0x55e346bdf270;  alias, 1 drivers
v0x55e346b6f390_0 .net *"_ivl_0", 0 0, L_0x55e346bdee90;  1 drivers
v0x55e346b6c5f0_0 .net *"_ivl_11", 0 0, L_0x55e346bdf1b0;  1 drivers
v0x55e346b6c690_0 .net *"_ivl_15", 0 0, L_0x55e346bdf330;  1 drivers
v0x55e346b6be70_0 .net *"_ivl_3", 0 0, L_0x55e346bdef00;  1 drivers
v0x55e346b6bf10_0 .net *"_ivl_7", 0 0, L_0x55e346bdf030;  1 drivers
v0x55e346b6d520_0 .net "a", 0 0, L_0x55e346bdef70;  1 drivers
v0x55e346b6d5e0_0 .net "b", 0 0, L_0x55e346bdf0f0;  1 drivers
v0x55e346b6cda0_0 .net "clk", 0 0, L_0x55e346bdf5e0;  1 drivers
v0x55e346b6ce40_0 .net "nq", 0 0, L_0x55e346bdf4d0;  1 drivers
S_0x55e346b6a050 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdf650 .functor NOT 1, L_0x55e346bdf270, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf6c0 .functor AND 1, L_0x55e346bdf650, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdf780 .functor NOT 1, L_0x55e346bdf6c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf840 .functor AND 1, L_0x55e346bdf270, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdf8b0 .functor NOT 1, L_0x55e346bdf840, C4<0>, C4<0>, C4<0>;
L_0x55e346bdf970 .functor AND 1, L_0x55e346bdf780, L_0x55e346bdfc50, C4<1>, C4<1>;
L_0x55e346bdfa30 .functor NOT 1, L_0x55e346bdf970, C4<0>, C4<0>, C4<0>;
L_0x55e346bdfb40 .functor AND 1, L_0x55e346bdf8b0, L_0x55e346bdfa30, C4<1>, C4<1>;
L_0x55e346bdfc50 .functor NOT 1, L_0x55e346bdfb40, C4<0>, C4<0>, C4<0>;
v0x55e346b69990_0 .net "D", 0 0, L_0x55e346bdf270;  alias, 1 drivers
v0x55e346b6af80_0 .net "Q", 0 0, L_0x55e346bdfa30;  alias, 1 drivers
v0x55e346b6b020_0 .net *"_ivl_0", 0 0, L_0x55e346bdf650;  1 drivers
v0x55e346b6a800_0 .net *"_ivl_11", 0 0, L_0x55e346bdf970;  1 drivers
v0x55e346b6a8c0_0 .net *"_ivl_15", 0 0, L_0x55e346bdfb40;  1 drivers
v0x55e346b67b20_0 .net *"_ivl_3", 0 0, L_0x55e346bdf6c0;  1 drivers
v0x55e346b67bc0_0 .net *"_ivl_7", 0 0, L_0x55e346bdf840;  1 drivers
v0x55e346b673a0_0 .net "a", 0 0, L_0x55e346bdf780;  1 drivers
v0x55e346b67460_0 .net "b", 0 0, L_0x55e346bdf8b0;  1 drivers
v0x55e346b68b00_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b682d0_0 .net "nq", 0 0, L_0x55e346bdfc50;  1 drivers
S_0x55e346b664b0 .scope module, "d3" "D_FlipFlop" 4 15, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be04f0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346aed6d0_0 .net "D", 0 0, L_0x55e346bdc9b0;  alias, 1 drivers
v0x55e346aed770_0 .net "Q", 0 0, L_0x55e346be0940;  1 drivers
v0x55e346aec080_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346aec150_0 .net "mitte", 0 0, L_0x55e346be01d0;  1 drivers
S_0x55e346b63050 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b664b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdfd60 .functor NOT 1, L_0x55e346bdc9b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdfe60 .functor AND 1, L_0x55e346bdfd60, L_0x55e346be04f0, C4<1>, C4<1>;
L_0x55e346bdfed0 .functor NOT 1, L_0x55e346bdfe60, C4<0>, C4<0>, C4<0>;
L_0x55e346bdff90 .functor AND 1, L_0x55e346bdc9b0, L_0x55e346be04f0, C4<1>, C4<1>;
L_0x55e346be0050 .functor NOT 1, L_0x55e346bdff90, C4<0>, C4<0>, C4<0>;
L_0x55e346be0110 .functor AND 1, L_0x55e346bdfed0, L_0x55e346be0430, C4<1>, C4<1>;
L_0x55e346be01d0 .functor NOT 1, L_0x55e346be0110, C4<0>, C4<0>, C4<0>;
L_0x55e346be0290 .functor AND 1, L_0x55e346be0050, L_0x55e346be01d0, C4<1>, C4<1>;
L_0x55e346be0430 .functor NOT 1, L_0x55e346be0290, C4<0>, C4<0>, C4<0>;
v0x55e346b628d0_0 .net "D", 0 0, L_0x55e346bdc9b0;  alias, 1 drivers
v0x55e346b629b0_0 .net "Q", 0 0, L_0x55e346be01d0;  alias, 1 drivers
v0x55e346b63f80_0 .net *"_ivl_0", 0 0, L_0x55e346bdfd60;  1 drivers
v0x55e346b64070_0 .net *"_ivl_11", 0 0, L_0x55e346be0110;  1 drivers
v0x55e346b63800_0 .net *"_ivl_15", 0 0, L_0x55e346be0290;  1 drivers
v0x55e346b638f0_0 .net *"_ivl_3", 0 0, L_0x55e346bdfe60;  1 drivers
v0x55e346b60ab0_0 .net *"_ivl_7", 0 0, L_0x55e346bdff90;  1 drivers
v0x55e346b60b50_0 .net "a", 0 0, L_0x55e346bdfed0;  1 drivers
v0x55e346b60330_0 .net "b", 0 0, L_0x55e346be0050;  1 drivers
v0x55e346b603f0_0 .net "clk", 0 0, L_0x55e346be04f0;  1 drivers
v0x55e346b619e0_0 .net "nq", 0 0, L_0x55e346be0430;  1 drivers
S_0x55e346b61260 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b664b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be0560 .functor NOT 1, L_0x55e346be01d0, C4<0>, C4<0>, C4<0>;
L_0x55e346be05d0 .functor AND 1, L_0x55e346be0560, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be0690 .functor NOT 1, L_0x55e346be05d0, C4<0>, C4<0>, C4<0>;
L_0x55e346be0750 .functor AND 1, L_0x55e346be01d0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be07c0 .functor NOT 1, L_0x55e346be0750, C4<0>, C4<0>, C4<0>;
L_0x55e346be0880 .functor AND 1, L_0x55e346be0690, L_0x55e346be0b60, C4<1>, C4<1>;
L_0x55e346be0940 .functor NOT 1, L_0x55e346be0880, C4<0>, C4<0>, C4<0>;
L_0x55e346be0a50 .functor AND 1, L_0x55e346be07c0, L_0x55e346be0940, C4<1>, C4<1>;
L_0x55e346be0b60 .functor NOT 1, L_0x55e346be0a50, C4<0>, C4<0>, C4<0>;
v0x55e346b5e430_0 .net "D", 0 0, L_0x55e346be01d0;  alias, 1 drivers
v0x55e346b5e4f0_0 .net "Q", 0 0, L_0x55e346be0940;  alias, 1 drivers
v0x55e346b5dcb0_0 .net *"_ivl_0", 0 0, L_0x55e346be0560;  1 drivers
v0x55e346b5dd70_0 .net *"_ivl_11", 0 0, L_0x55e346be0880;  1 drivers
v0x55e346ac4b70_0 .net *"_ivl_15", 0 0, L_0x55e346be0a50;  1 drivers
v0x55e346ac4c60_0 .net *"_ivl_3", 0 0, L_0x55e346be05d0;  1 drivers
v0x55e346b68f30_0 .net *"_ivl_7", 0 0, L_0x55e346be0750;  1 drivers
v0x55e346b68ff0_0 .net "a", 0 0, L_0x55e346be0690;  1 drivers
v0x55e346acaa60_0 .net "b", 0 0, L_0x55e346be07c0;  1 drivers
v0x55e346ac61d0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346ac6300_0 .net "nq", 0 0, L_0x55e346be0b60;  1 drivers
S_0x55e346ae9ac0 .scope module, "d4" "D_FlipFlop" 4 16, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be1400 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b1d900_0 .net "D", 0 0, L_0x55e346bdcb90;  alias, 1 drivers
v0x55e346b1d9a0_0 .net "Q", 0 0, L_0x55e346be1850;  1 drivers
v0x55e346b1a6a0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b1a770_0 .net "mitte", 0 0, L_0x55e346be10e0;  1 drivers
S_0x55e346ae8470 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346ae9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be0c70 .functor NOT 1, L_0x55e346bdcb90, C4<0>, C4<0>, C4<0>;
L_0x55e346be0d70 .functor AND 1, L_0x55e346be0c70, L_0x55e346be1400, C4<1>, C4<1>;
L_0x55e346be0de0 .functor NOT 1, L_0x55e346be0d70, C4<0>, C4<0>, C4<0>;
L_0x55e346be0ea0 .functor AND 1, L_0x55e346bdcb90, L_0x55e346be1400, C4<1>, C4<1>;
L_0x55e346be0f60 .functor NOT 1, L_0x55e346be0ea0, C4<0>, C4<0>, C4<0>;
L_0x55e346be1020 .functor AND 1, L_0x55e346be0de0, L_0x55e346be1340, C4<1>, C4<1>;
L_0x55e346be10e0 .functor NOT 1, L_0x55e346be1020, C4<0>, C4<0>, C4<0>;
L_0x55e346be11a0 .functor AND 1, L_0x55e346be0f60, L_0x55e346be10e0, C4<1>, C4<1>;
L_0x55e346be1340 .functor NOT 1, L_0x55e346be11a0, C4<0>, C4<0>, C4<0>;
v0x55e346ae4f40_0 .net "D", 0 0, L_0x55e346bdcb90;  alias, 1 drivers
v0x55e346ae5020_0 .net "Q", 0 0, L_0x55e346be10e0;  alias, 1 drivers
v0x55e346ae1a10_0 .net *"_ivl_0", 0 0, L_0x55e346be0c70;  1 drivers
v0x55e346ae1ad0_0 .net *"_ivl_11", 0 0, L_0x55e346be1020;  1 drivers
v0x55e346ade4e0_0 .net *"_ivl_15", 0 0, L_0x55e346be11a0;  1 drivers
v0x55e346ade5a0_0 .net *"_ivl_3", 0 0, L_0x55e346be0d70;  1 drivers
v0x55e346adafb0_0 .net *"_ivl_7", 0 0, L_0x55e346be0ea0;  1 drivers
v0x55e346adb070_0 .net "a", 0 0, L_0x55e346be0de0;  1 drivers
v0x55e346ad8310_0 .net "b", 0 0, L_0x55e346be0f60;  1 drivers
v0x55e346ad3e70_0 .net "clk", 0 0, L_0x55e346be1400;  1 drivers
v0x55e346ad3f30_0 .net "nq", 0 0, L_0x55e346be1340;  1 drivers
S_0x55e346acd020 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346ae9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be1470 .functor NOT 1, L_0x55e346be10e0, C4<0>, C4<0>, C4<0>;
L_0x55e346be14e0 .functor AND 1, L_0x55e346be1470, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be15a0 .functor NOT 1, L_0x55e346be14e0, C4<0>, C4<0>, C4<0>;
L_0x55e346be1660 .functor AND 1, L_0x55e346be10e0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be16d0 .functor NOT 1, L_0x55e346be1660, C4<0>, C4<0>, C4<0>;
L_0x55e346be1790 .functor AND 1, L_0x55e346be15a0, L_0x55e346be1a70, C4<1>, C4<1>;
L_0x55e346be1850 .functor NOT 1, L_0x55e346be1790, C4<0>, C4<0>, C4<0>;
L_0x55e346be1960 .functor AND 1, L_0x55e346be16d0, L_0x55e346be1850, C4<1>, C4<1>;
L_0x55e346be1a70 .functor NOT 1, L_0x55e346be1960, C4<0>, C4<0>, C4<0>;
v0x55e346b05150_0 .net "D", 0 0, L_0x55e346be10e0;  alias, 1 drivers
v0x55e346b05210_0 .net "Q", 0 0, L_0x55e346be1850;  alias, 1 drivers
v0x55e346b02200_0 .net *"_ivl_0", 0 0, L_0x55e346be1470;  1 drivers
v0x55e346b022f0_0 .net *"_ivl_11", 0 0, L_0x55e346be1790;  1 drivers
v0x55e346aff2b0_0 .net *"_ivl_15", 0 0, L_0x55e346be1960;  1 drivers
v0x55e346aff350_0 .net *"_ivl_3", 0 0, L_0x55e346be14e0;  1 drivers
v0x55e346afc360_0 .net *"_ivl_7", 0 0, L_0x55e346be1660;  1 drivers
v0x55e346afc420_0 .net "a", 0 0, L_0x55e346be15a0;  1 drivers
v0x55e346af9410_0 .net "b", 0 0, L_0x55e346be16d0;  1 drivers
v0x55e346af64c0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346af6560_0 .net "nq", 0 0, L_0x55e346be1a70;  1 drivers
S_0x55e346b17440 .scope module, "d5" "D_FlipFlop" 4 17, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be2310 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b1de00_0 .net "D", 0 0, L_0x55e346bdce60;  alias, 1 drivers
v0x55e346b1dea0_0 .net "Q", 0 0, L_0x55e346be2760;  1 drivers
v0x55e346b1df40_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b1aba0_0 .net "mitte", 0 0, L_0x55e346be1ff0;  1 drivers
S_0x55e346b141e0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b17440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be1b80 .functor NOT 1, L_0x55e346bdce60, C4<0>, C4<0>, C4<0>;
L_0x55e346be1c80 .functor AND 1, L_0x55e346be1b80, L_0x55e346be2310, C4<1>, C4<1>;
L_0x55e346be1cf0 .functor NOT 1, L_0x55e346be1c80, C4<0>, C4<0>, C4<0>;
L_0x55e346be1db0 .functor AND 1, L_0x55e346bdce60, L_0x55e346be2310, C4<1>, C4<1>;
L_0x55e346be1e70 .functor NOT 1, L_0x55e346be1db0, C4<0>, C4<0>, C4<0>;
L_0x55e346be1f30 .functor AND 1, L_0x55e346be1cf0, L_0x55e346be2250, C4<1>, C4<1>;
L_0x55e346be1ff0 .functor NOT 1, L_0x55e346be1f30, C4<0>, C4<0>, C4<0>;
L_0x55e346be20b0 .functor AND 1, L_0x55e346be1e70, L_0x55e346be1ff0, C4<1>, C4<1>;
L_0x55e346be2250 .functor NOT 1, L_0x55e346be20b0, C4<0>, C4<0>, C4<0>;
v0x55e346b10f80_0 .net "D", 0 0, L_0x55e346bdce60;  alias, 1 drivers
v0x55e346b11020_0 .net "Q", 0 0, L_0x55e346be1ff0;  alias, 1 drivers
v0x55e346b0dd20_0 .net *"_ivl_0", 0 0, L_0x55e346be1b80;  1 drivers
v0x55e346b0dde0_0 .net *"_ivl_11", 0 0, L_0x55e346be1f30;  1 drivers
v0x55e346aee710_0 .net *"_ivl_15", 0 0, L_0x55e346be20b0;  1 drivers
v0x55e346aee7d0_0 .net *"_ivl_3", 0 0, L_0x55e346be1c80;  1 drivers
v0x55e346aee010_0 .net *"_ivl_7", 0 0, L_0x55e346be1db0;  1 drivers
v0x55e346aee0d0_0 .net "a", 0 0, L_0x55e346be1cf0;  1 drivers
v0x55e346b54ac0_0 .net "b", 0 0, L_0x55e346be1e70;  1 drivers
v0x55e346b55700_0 .net "clk", 0 0, L_0x55e346be2310;  1 drivers
v0x55e346b557c0_0 .net "nq", 0 0, L_0x55e346be2250;  1 drivers
S_0x55e346ab9a90 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b17440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be2380 .functor NOT 1, L_0x55e346be1ff0, C4<0>, C4<0>, C4<0>;
L_0x55e346be23f0 .functor AND 1, L_0x55e346be2380, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be24b0 .functor NOT 1, L_0x55e346be23f0, C4<0>, C4<0>, C4<0>;
L_0x55e346be2570 .functor AND 1, L_0x55e346be1ff0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be25e0 .functor NOT 1, L_0x55e346be2570, C4<0>, C4<0>, C4<0>;
L_0x55e346be26a0 .functor AND 1, L_0x55e346be24b0, L_0x55e346be2980, C4<1>, C4<1>;
L_0x55e346be2760 .functor NOT 1, L_0x55e346be26a0, C4<0>, C4<0>, C4<0>;
L_0x55e346be2870 .functor AND 1, L_0x55e346be25e0, L_0x55e346be2760, C4<1>, C4<1>;
L_0x55e346be2980 .functor NOT 1, L_0x55e346be2870, C4<0>, C4<0>, C4<0>;
v0x55e346ad9960_0 .net "D", 0 0, L_0x55e346be1ff0;  alias, 1 drivers
v0x55e346ad9a20_0 .net "Q", 0 0, L_0x55e346be2760;  alias, 1 drivers
v0x55e346ad9ac0_0 .net *"_ivl_0", 0 0, L_0x55e346be2380;  1 drivers
v0x55e346ad0940_0 .net *"_ivl_11", 0 0, L_0x55e346be26a0;  1 drivers
v0x55e346ad09e0_0 .net *"_ivl_15", 0 0, L_0x55e346be2870;  1 drivers
v0x55e346ad0aa0_0 .net *"_ivl_3", 0 0, L_0x55e346be23f0;  1 drivers
v0x55e346b0dfb0_0 .net *"_ivl_7", 0 0, L_0x55e346be2570;  1 drivers
v0x55e346b0e070_0 .net "a", 0 0, L_0x55e346be24b0;  1 drivers
v0x55e346a408d0_0 .net "b", 0 0, L_0x55e346be25e0;  1 drivers
v0x55e346a40990_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a40a30_0 .net "nq", 0 0, L_0x55e346be2980;  1 drivers
S_0x55e346b1ac60 .scope module, "d6" "D_FlipFlop" 4 18, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be3220 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346a32880_0 .net "D", 0 0, L_0x55e346bdd120;  alias, 1 drivers
v0x55e346a32920_0 .net "Q", 0 0, L_0x55e346be3670;  1 drivers
v0x55e346a39890_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a39960_0 .net "mitte", 0 0, L_0x55e346be2f00;  1 drivers
S_0x55e346b17940 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b1ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be2a90 .functor NOT 1, L_0x55e346bdd120, C4<0>, C4<0>, C4<0>;
L_0x55e346be2b90 .functor AND 1, L_0x55e346be2a90, L_0x55e346be3220, C4<1>, C4<1>;
L_0x55e346be2c00 .functor NOT 1, L_0x55e346be2b90, C4<0>, C4<0>, C4<0>;
L_0x55e346be2cc0 .functor AND 1, L_0x55e346bdd120, L_0x55e346be3220, C4<1>, C4<1>;
L_0x55e346be2d80 .functor NOT 1, L_0x55e346be2cc0, C4<0>, C4<0>, C4<0>;
L_0x55e346be2e40 .functor AND 1, L_0x55e346be2c00, L_0x55e346be3160, C4<1>, C4<1>;
L_0x55e346be2f00 .functor NOT 1, L_0x55e346be2e40, C4<0>, C4<0>, C4<0>;
L_0x55e346be2fc0 .functor AND 1, L_0x55e346be2d80, L_0x55e346be2f00, C4<1>, C4<1>;
L_0x55e346be3160 .functor NOT 1, L_0x55e346be2fc0, C4<0>, C4<0>, C4<0>;
v0x55e346b146e0_0 .net "D", 0 0, L_0x55e346bdd120;  alias, 1 drivers
v0x55e346b147c0_0 .net "Q", 0 0, L_0x55e346be2f00;  alias, 1 drivers
v0x55e346b14880_0 .net *"_ivl_0", 0 0, L_0x55e346be2a90;  1 drivers
v0x55e346b11480_0 .net *"_ivl_11", 0 0, L_0x55e346be2e40;  1 drivers
v0x55e346b11540_0 .net *"_ivl_15", 0 0, L_0x55e346be2fc0;  1 drivers
v0x55e346b0e220_0 .net *"_ivl_3", 0 0, L_0x55e346be2b90;  1 drivers
v0x55e346b0e2e0_0 .net *"_ivl_7", 0 0, L_0x55e346be2cc0;  1 drivers
v0x55e346b0e3a0_0 .net "a", 0 0, L_0x55e346be2c00;  1 drivers
v0x55e346b05650_0 .net "b", 0 0, L_0x55e346be2d80;  1 drivers
v0x55e346b05710_0 .net "clk", 0 0, L_0x55e346be3220;  1 drivers
v0x55e346b057d0_0 .net "nq", 0 0, L_0x55e346be3160;  1 drivers
S_0x55e346a7a190 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b1ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be3290 .functor NOT 1, L_0x55e346be2f00, C4<0>, C4<0>, C4<0>;
L_0x55e346be3300 .functor AND 1, L_0x55e346be3290, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be33c0 .functor NOT 1, L_0x55e346be3300, C4<0>, C4<0>, C4<0>;
L_0x55e346be3480 .functor AND 1, L_0x55e346be2f00, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be34f0 .functor NOT 1, L_0x55e346be3480, C4<0>, C4<0>, C4<0>;
L_0x55e346be35b0 .functor AND 1, L_0x55e346be33c0, L_0x55e346be3890, C4<1>, C4<1>;
L_0x55e346be3670 .functor NOT 1, L_0x55e346be35b0, C4<0>, C4<0>, C4<0>;
L_0x55e346be3780 .functor AND 1, L_0x55e346be34f0, L_0x55e346be3670, C4<1>, C4<1>;
L_0x55e346be3890 .functor NOT 1, L_0x55e346be3780, C4<0>, C4<0>, C4<0>;
v0x55e346a7a370_0 .net "D", 0 0, L_0x55e346be2f00;  alias, 1 drivers
v0x55e346a7a410_0 .net "Q", 0 0, L_0x55e346be3670;  alias, 1 drivers
v0x55e346a7a4b0_0 .net *"_ivl_0", 0 0, L_0x55e346be3290;  1 drivers
v0x55e346a7b7e0_0 .net *"_ivl_11", 0 0, L_0x55e346be35b0;  1 drivers
v0x55e346a7b8a0_0 .net *"_ivl_15", 0 0, L_0x55e346be3780;  1 drivers
v0x55e346a7b9b0_0 .net *"_ivl_3", 0 0, L_0x55e346be3300;  1 drivers
v0x55e346a7ba70_0 .net *"_ivl_7", 0 0, L_0x55e346be3480;  1 drivers
v0x55e346a7bb30_0 .net "a", 0 0, L_0x55e346be33c0;  1 drivers
v0x55e346a32550_0 .net "b", 0 0, L_0x55e346be34f0;  1 drivers
v0x55e346a326a0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a32740_0 .net "nq", 0 0, L_0x55e346be3890;  1 drivers
S_0x55e346a39a20 .scope module, "d7" "D_FlipFlop" 4 19, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be4130 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346a57880_0 .net "D", 0 0, L_0x55e346bdd1c0;  alias, 1 drivers
v0x55e346a57920_0 .net "Q", 0 0, L_0x55e346be4580;  1 drivers
v0x55e346a579c0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a601e0_0 .net "mitte", 0 0, L_0x55e346be3e10;  1 drivers
S_0x55e346a309b0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346a39a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be39a0 .functor NOT 1, L_0x55e346bdd1c0, C4<0>, C4<0>, C4<0>;
L_0x55e346be3aa0 .functor AND 1, L_0x55e346be39a0, L_0x55e346be4130, C4<1>, C4<1>;
L_0x55e346be3b10 .functor NOT 1, L_0x55e346be3aa0, C4<0>, C4<0>, C4<0>;
L_0x55e346be3bd0 .functor AND 1, L_0x55e346bdd1c0, L_0x55e346be4130, C4<1>, C4<1>;
L_0x55e346be3c90 .functor NOT 1, L_0x55e346be3bd0, C4<0>, C4<0>, C4<0>;
L_0x55e346be3d50 .functor AND 1, L_0x55e346be3b10, L_0x55e346be4070, C4<1>, C4<1>;
L_0x55e346be3e10 .functor NOT 1, L_0x55e346be3d50, C4<0>, C4<0>, C4<0>;
L_0x55e346be3ed0 .functor AND 1, L_0x55e346be3c90, L_0x55e346be3e10, C4<1>, C4<1>;
L_0x55e346be4070 .functor NOT 1, L_0x55e346be3ed0, C4<0>, C4<0>, C4<0>;
v0x55e346a30c20_0 .net "D", 0 0, L_0x55e346bdd1c0;  alias, 1 drivers
v0x55e346a30d00_0 .net "Q", 0 0, L_0x55e346be3e10;  alias, 1 drivers
v0x55e346a39c50_0 .net *"_ivl_0", 0 0, L_0x55e346be39a0;  1 drivers
v0x55e346a25580_0 .net *"_ivl_11", 0 0, L_0x55e346be3d50;  1 drivers
v0x55e346a25640_0 .net *"_ivl_15", 0 0, L_0x55e346be3ed0;  1 drivers
v0x55e346a25750_0 .net *"_ivl_3", 0 0, L_0x55e346be3aa0;  1 drivers
v0x55e346a25810_0 .net *"_ivl_7", 0 0, L_0x55e346be3bd0;  1 drivers
v0x55e346a258d0_0 .net "a", 0 0, L_0x55e346be3b10;  1 drivers
v0x55e346a43200_0 .net "b", 0 0, L_0x55e346be3c90;  1 drivers
v0x55e346a43350_0 .net "clk", 0 0, L_0x55e346be4130;  1 drivers
v0x55e346a43410_0 .net "nq", 0 0, L_0x55e346be4070;  1 drivers
S_0x55e346a47ba0 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346a39a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be41a0 .functor NOT 1, L_0x55e346be3e10, C4<0>, C4<0>, C4<0>;
L_0x55e346be4210 .functor AND 1, L_0x55e346be41a0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be42d0 .functor NOT 1, L_0x55e346be4210, C4<0>, C4<0>, C4<0>;
L_0x55e346be4390 .functor AND 1, L_0x55e346be3e10, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be4400 .functor NOT 1, L_0x55e346be4390, C4<0>, C4<0>, C4<0>;
L_0x55e346be44c0 .functor AND 1, L_0x55e346be42d0, L_0x55e346be47a0, C4<1>, C4<1>;
L_0x55e346be4580 .functor NOT 1, L_0x55e346be44c0, C4<0>, C4<0>, C4<0>;
L_0x55e346be4690 .functor AND 1, L_0x55e346be4400, L_0x55e346be4580, C4<1>, C4<1>;
L_0x55e346be47a0 .functor NOT 1, L_0x55e346be4690, C4<0>, C4<0>, C4<0>;
v0x55e346a47d80_0 .net "D", 0 0, L_0x55e346be3e10;  alias, 1 drivers
v0x55e346a47e40_0 .net "Q", 0 0, L_0x55e346be4580;  alias, 1 drivers
v0x55e346a47ee0_0 .net *"_ivl_0", 0 0, L_0x55e346be41a0;  1 drivers
v0x55e346a43550_0 .net *"_ivl_11", 0 0, L_0x55e346be44c0;  1 drivers
v0x55e346a53aa0_0 .net *"_ivl_15", 0 0, L_0x55e346be4690;  1 drivers
v0x55e346a53b60_0 .net *"_ivl_3", 0 0, L_0x55e346be4210;  1 drivers
v0x55e346a53c20_0 .net *"_ivl_7", 0 0, L_0x55e346be4390;  1 drivers
v0x55e346a53ce0_0 .net "a", 0 0, L_0x55e346be42d0;  1 drivers
v0x55e346a53da0_0 .net "b", 0 0, L_0x55e346be4400;  1 drivers
v0x55e346a576a0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a57740_0 .net "nq", 0 0, L_0x55e346be47a0;  1 drivers
S_0x55e346a602a0 .scope module, "d8" "D_FlipFlop" 4 20, 4 25 0, S_0x55e346b20b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be5040 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346a3f410_0 .net "D", 0 0, L_0x55e346bdd790;  alias, 1 drivers
v0x55e346a3f4b0_0 .net "Q", 0 0, L_0x55e346be5490;  1 drivers
v0x55e346a3f580_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e3469e2490_0 .net "mitte", 0 0, L_0x55e346be4d20;  1 drivers
S_0x55e346a604d0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346a602a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be48b0 .functor NOT 1, L_0x55e346bdd790, C4<0>, C4<0>, C4<0>;
L_0x55e346be49b0 .functor AND 1, L_0x55e346be48b0, L_0x55e346be5040, C4<1>, C4<1>;
L_0x55e346be4a20 .functor NOT 1, L_0x55e346be49b0, C4<0>, C4<0>, C4<0>;
L_0x55e346be4ae0 .functor AND 1, L_0x55e346bdd790, L_0x55e346be5040, C4<1>, C4<1>;
L_0x55e346be4ba0 .functor NOT 1, L_0x55e346be4ae0, C4<0>, C4<0>, C4<0>;
L_0x55e346be4c60 .functor AND 1, L_0x55e346be4a20, L_0x55e346be4f80, C4<1>, C4<1>;
L_0x55e346be4d20 .functor NOT 1, L_0x55e346be4c60, C4<0>, C4<0>, C4<0>;
L_0x55e346be4de0 .functor AND 1, L_0x55e346be4ba0, L_0x55e346be4d20, C4<1>, C4<1>;
L_0x55e346be4f80 .functor NOT 1, L_0x55e346be4de0, C4<0>, C4<0>, C4<0>;
v0x55e346a37ef0_0 .net "D", 0 0, L_0x55e346bdd790;  alias, 1 drivers
v0x55e346a37f90_0 .net "Q", 0 0, L_0x55e346be4d20;  alias, 1 drivers
v0x55e346a38050_0 .net *"_ivl_0", 0 0, L_0x55e346be48b0;  1 drivers
v0x55e346a38110_0 .net *"_ivl_11", 0 0, L_0x55e346be4c60;  1 drivers
v0x55e346a381d0_0 .net *"_ivl_15", 0 0, L_0x55e346be4de0;  1 drivers
v0x55e346a6c2b0_0 .net *"_ivl_3", 0 0, L_0x55e346be49b0;  1 drivers
v0x55e346a6c370_0 .net *"_ivl_7", 0 0, L_0x55e346be4ae0;  1 drivers
v0x55e346a6c430_0 .net "a", 0 0, L_0x55e346be4a20;  1 drivers
v0x55e346a6c4f0_0 .net "b", 0 0, L_0x55e346be4ba0;  1 drivers
v0x55e346a6c5b0_0 .net "clk", 0 0, L_0x55e346be5040;  1 drivers
v0x55e346a6c670_0 .net "nq", 0 0, L_0x55e346be4f80;  1 drivers
S_0x55e346a6f6b0 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346a602a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346be50b0 .functor NOT 1, L_0x55e346be4d20, C4<0>, C4<0>, C4<0>;
L_0x55e346be5120 .functor AND 1, L_0x55e346be50b0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be51e0 .functor NOT 1, L_0x55e346be5120, C4<0>, C4<0>, C4<0>;
L_0x55e346be52a0 .functor AND 1, L_0x55e346be4d20, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346be5310 .functor NOT 1, L_0x55e346be52a0, C4<0>, C4<0>, C4<0>;
L_0x55e346be53d0 .functor AND 1, L_0x55e346be51e0, L_0x55e346be56b0, C4<1>, C4<1>;
L_0x55e346be5490 .functor NOT 1, L_0x55e346be53d0, C4<0>, C4<0>, C4<0>;
L_0x55e346be55a0 .functor AND 1, L_0x55e346be5310, L_0x55e346be5490, C4<1>, C4<1>;
L_0x55e346be56b0 .functor NOT 1, L_0x55e346be55a0, C4<0>, C4<0>, C4<0>;
v0x55e346a6f840_0 .net "D", 0 0, L_0x55e346be4d20;  alias, 1 drivers
v0x55e346a6f900_0 .net "Q", 0 0, L_0x55e346be5490;  alias, 1 drivers
v0x55e346a6f9a0_0 .net *"_ivl_0", 0 0, L_0x55e346be50b0;  1 drivers
v0x55e346a6fa90_0 .net *"_ivl_11", 0 0, L_0x55e346be53d0;  1 drivers
v0x55e346a73880_0 .net *"_ivl_15", 0 0, L_0x55e346be55a0;  1 drivers
v0x55e346a73990_0 .net *"_ivl_3", 0 0, L_0x55e346be5120;  1 drivers
v0x55e346a73a50_0 .net *"_ivl_7", 0 0, L_0x55e346be52a0;  1 drivers
v0x55e346a73b10_0 .net "a", 0 0, L_0x55e346be51e0;  1 drivers
v0x55e346a73bd0_0 .net "b", 0 0, L_0x55e346be5310;  1 drivers
v0x55e346a3f230_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346a3f2d0_0 .net "nq", 0 0, L_0x55e346be56b0;  1 drivers
S_0x55e346b8afd0 .scope module, "MARina" "register" 2 51, 4 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x55e346b99ae0_0 .net *"_ivl_1", 0 0, L_0x55e346bd3050;  1 drivers
v0x55e346b99bc0_0 .net *"_ivl_13", 0 0, L_0x55e346bd3530;  1 drivers
v0x55e346b99ca0_0 .net *"_ivl_15", 0 0, L_0x55e346bd35d0;  1 drivers
v0x55e346b99d60_0 .net *"_ivl_19", 0 0, L_0x55e346bd3800;  1 drivers
v0x55e346b99e40_0 .net *"_ivl_21", 0 0, L_0x55e346bd3900;  1 drivers
v0x55e346b99f70_0 .net *"_ivl_25", 0 0, L_0x55e346bd3b00;  1 drivers
v0x55e346b9a050_0 .net *"_ivl_27", 0 0, L_0x55e346bd3ba0;  1 drivers
v0x55e346b9a130_0 .net *"_ivl_3", 0 0, L_0x55e346bd30f0;  1 drivers
v0x55e346b9a210_0 .net *"_ivl_31", 0 0, L_0x55e346bd3e00;  1 drivers
v0x55e346b9a380_0 .net *"_ivl_33", 0 0, L_0x55e346bd3f30;  1 drivers
v0x55e346b9a460_0 .net *"_ivl_37", 0 0, L_0x55e346bd41b0;  1 drivers
v0x55e346b9a540_0 .net *"_ivl_39", 0 0, L_0x55e346bd4250;  1 drivers
v0x55e346b9a620_0 .net *"_ivl_43", 0 0, L_0x55e346bd4440;  1 drivers
v0x55e346b9a700_0 .net *"_ivl_45", 0 0, L_0x55e346bd45a0;  1 drivers
v0x55e346b9a7e0_0 .net *"_ivl_7", 0 0, L_0x55e346bd32c0;  1 drivers
v0x55e346b9a8c0_0 .net *"_ivl_9", 0 0, L_0x55e346bd3360;  1 drivers
v0x55e346b9a9a0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b9aa40_0 .net "en", 0 0, L_0x55e346bc39e0;  alias, 1 drivers
v0x55e346b9ab00_0 .net "h1", 0 0, L_0x55e346bd3190;  1 drivers
v0x55e346b9aba0_0 .net "h2", 0 0, L_0x55e346bd3490;  1 drivers
v0x55e346b9ac90_0 .net "h3", 0 0, L_0x55e346bd36c0;  1 drivers
v0x55e346b9ad80_0 .net "h4", 0 0, L_0x55e346bd39a0;  1 drivers
v0x55e346b9ae70_0 .net "h5", 0 0, L_0x55e346bd3cc0;  1 drivers
v0x55e346b9af60_0 .net "h6", 0 0, L_0x55e346bd3fd0;  1 drivers
v0x55e346b9b050_0 .net "h7", 0 0, L_0x55e346bd4070;  1 drivers
v0x55e346b9b140_0 .net "h8", 0 0, L_0x55e346bd4640;  1 drivers
v0x55e346b9b230_0 .net8 "in", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346b9b2f0_0 .net "out", 7 0, L_0x55e346bdbeb0;  alias, 1 drivers
L_0x55e346bd3050 .part RS_0x7fa5e28ef138, 0, 1;
L_0x55e346bd30f0 .part L_0x55e346bdbeb0, 0, 1;
L_0x55e346bd3190 .functor MUXZ 1, L_0x55e346bd30f0, L_0x55e346bd3050, L_0x55e346bc39e0, C4<>;
L_0x55e346bd32c0 .part RS_0x7fa5e28ef138, 1, 1;
L_0x55e346bd3360 .part L_0x55e346bdbeb0, 1, 1;
L_0x55e346bd3490 .functor MUXZ 1, L_0x55e346bd3360, L_0x55e346bd32c0, L_0x55e346bc39e0, C4<>;
L_0x55e346bd3530 .part RS_0x7fa5e28ef138, 2, 1;
L_0x55e346bd35d0 .part L_0x55e346bdbeb0, 2, 1;
L_0x55e346bd36c0 .functor MUXZ 1, L_0x55e346bd35d0, L_0x55e346bd3530, L_0x55e346bc39e0, C4<>;
L_0x55e346bd3800 .part RS_0x7fa5e28ef138, 3, 1;
L_0x55e346bd3900 .part L_0x55e346bdbeb0, 3, 1;
L_0x55e346bd39a0 .functor MUXZ 1, L_0x55e346bd3900, L_0x55e346bd3800, L_0x55e346bc39e0, C4<>;
L_0x55e346bd3b00 .part RS_0x7fa5e28ef138, 4, 1;
L_0x55e346bd3ba0 .part L_0x55e346bdbeb0, 4, 1;
L_0x55e346bd3cc0 .functor MUXZ 1, L_0x55e346bd3ba0, L_0x55e346bd3b00, L_0x55e346bc39e0, C4<>;
L_0x55e346bd3e00 .part RS_0x7fa5e28ef138, 5, 1;
L_0x55e346bd3f30 .part L_0x55e346bdbeb0, 5, 1;
L_0x55e346bd3fd0 .functor MUXZ 1, L_0x55e346bd3f30, L_0x55e346bd3e00, L_0x55e346bc39e0, C4<>;
L_0x55e346bd41b0 .part RS_0x7fa5e28ef138, 6, 1;
L_0x55e346bd4250 .part L_0x55e346bdbeb0, 6, 1;
L_0x55e346bd4070 .functor MUXZ 1, L_0x55e346bd4250, L_0x55e346bd41b0, L_0x55e346bc39e0, C4<>;
L_0x55e346bd4440 .part RS_0x7fa5e28ef138, 7, 1;
L_0x55e346bd45a0 .part L_0x55e346bdbeb0, 7, 1;
L_0x55e346bd4640 .functor MUXZ 1, L_0x55e346bd45a0, L_0x55e346bd4440, L_0x55e346bc39e0, C4<>;
LS_0x55e346bdbeb0_0_0 .concat8 [ 1 1 1 1], L_0x55e346bd52a0, L_0x55e346bd6120, L_0x55e346bd7030, L_0x55e346bd7f40;
LS_0x55e346bdbeb0_0_4 .concat8 [ 1 1 1 1], L_0x55e346bd8e50, L_0x55e346bd9d60, L_0x55e346bdac70, L_0x55e346bdbb80;
L_0x55e346bdbeb0 .concat8 [ 4 4 0 0], LS_0x55e346bdbeb0_0_0, LS_0x55e346bdbeb0_0_4;
S_0x55e346b8b1b0 .scope module, "d1" "D_FlipFlop" 4 13, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd4e50 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b8cae0_0 .net "D", 0 0, L_0x55e346bd3190;  alias, 1 drivers
v0x55e346b8cb80_0 .net "Q", 0 0, L_0x55e346bd52a0;  1 drivers
v0x55e346b8cc20_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b8ccc0_0 .net "mitte", 0 0, L_0x55e346bd4bc0;  1 drivers
S_0x55e346b8b400 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b8b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd3a40 .functor NOT 1, L_0x55e346bd3190, C4<0>, C4<0>, C4<0>;
L_0x55e346bd4850 .functor AND 1, L_0x55e346bd3a40, L_0x55e346bd4e50, C4<1>, C4<1>;
L_0x55e346bd48c0 .functor NOT 1, L_0x55e346bd4850, C4<0>, C4<0>, C4<0>;
L_0x55e346bd4980 .functor AND 1, L_0x55e346bd3190, L_0x55e346bd4e50, C4<1>, C4<1>;
L_0x55e346bd4a40 .functor NOT 1, L_0x55e346bd4980, C4<0>, C4<0>, C4<0>;
L_0x55e346bd4b00 .functor AND 1, L_0x55e346bd48c0, L_0x55e346bd4d90, C4<1>, C4<1>;
L_0x55e346bd4bc0 .functor NOT 1, L_0x55e346bd4b00, C4<0>, C4<0>, C4<0>;
L_0x55e346bd4c80 .functor AND 1, L_0x55e346bd4a40, L_0x55e346bd4bc0, C4<1>, C4<1>;
L_0x55e346bd4d90 .functor NOT 1, L_0x55e346bd4c80, C4<0>, C4<0>, C4<0>;
v0x55e346b8b670_0 .net "D", 0 0, L_0x55e346bd3190;  alias, 1 drivers
v0x55e346b8b750_0 .net "Q", 0 0, L_0x55e346bd4bc0;  alias, 1 drivers
v0x55e346b8b810_0 .net *"_ivl_0", 0 0, L_0x55e346bd3a40;  1 drivers
v0x55e346b8b8d0_0 .net *"_ivl_11", 0 0, L_0x55e346bd4b00;  1 drivers
v0x55e346b8b990_0 .net *"_ivl_15", 0 0, L_0x55e346bd4c80;  1 drivers
v0x55e346b8baa0_0 .net *"_ivl_3", 0 0, L_0x55e346bd4850;  1 drivers
v0x55e346b8bb60_0 .net *"_ivl_7", 0 0, L_0x55e346bd4980;  1 drivers
v0x55e346b8bc20_0 .net "a", 0 0, L_0x55e346bd48c0;  1 drivers
v0x55e346b8bce0_0 .net "b", 0 0, L_0x55e346bd4a40;  1 drivers
v0x55e346b8bda0_0 .net "clk", 0 0, L_0x55e346bd4e50;  1 drivers
v0x55e346b8be60_0 .net "nq", 0 0, L_0x55e346bd4d90;  1 drivers
S_0x55e346b8bfa0 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b8b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd4ec0 .functor NOT 1, L_0x55e346bd4bc0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd4f30 .functor AND 1, L_0x55e346bd4ec0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd4ff0 .functor NOT 1, L_0x55e346bd4f30, C4<0>, C4<0>, C4<0>;
L_0x55e346bd50b0 .functor AND 1, L_0x55e346bd4bc0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd5120 .functor NOT 1, L_0x55e346bd50b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd51e0 .functor AND 1, L_0x55e346bd4ff0, L_0x55e346bd54c0, C4<1>, C4<1>;
L_0x55e346bd52a0 .functor NOT 1, L_0x55e346bd51e0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd53b0 .functor AND 1, L_0x55e346bd5120, L_0x55e346bd52a0, C4<1>, C4<1>;
L_0x55e346bd54c0 .functor NOT 1, L_0x55e346bd53b0, C4<0>, C4<0>, C4<0>;
v0x55e346b8c180_0 .net "D", 0 0, L_0x55e346bd4bc0;  alias, 1 drivers
v0x55e346b8c240_0 .net "Q", 0 0, L_0x55e346bd52a0;  alias, 1 drivers
v0x55e346b8c2e0_0 .net *"_ivl_0", 0 0, L_0x55e346bd4ec0;  1 drivers
v0x55e346b8c3a0_0 .net *"_ivl_11", 0 0, L_0x55e346bd51e0;  1 drivers
v0x55e346b8c460_0 .net *"_ivl_15", 0 0, L_0x55e346bd53b0;  1 drivers
v0x55e346b8c570_0 .net *"_ivl_3", 0 0, L_0x55e346bd4f30;  1 drivers
v0x55e346b8c630_0 .net *"_ivl_7", 0 0, L_0x55e346bd50b0;  1 drivers
v0x55e346b8c6f0_0 .net "a", 0 0, L_0x55e346bd4ff0;  1 drivers
v0x55e346b8c7b0_0 .net "b", 0 0, L_0x55e346bd5120;  1 drivers
v0x55e346b8c900_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b8c9a0_0 .net "nq", 0 0, L_0x55e346bd54c0;  1 drivers
S_0x55e346b8cd80 .scope module, "d2" "D_FlipFlop" 4 14, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd5cd0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b8e720_0 .net "D", 0 0, L_0x55e346bd3490;  alias, 1 drivers
v0x55e346b8e7c0_0 .net "Q", 0 0, L_0x55e346bd6120;  1 drivers
v0x55e346b8e860_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b8e900_0 .net "mitte", 0 0, L_0x55e346bd59b0;  1 drivers
S_0x55e346b8cfb0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b8cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd55d0 .functor NOT 1, L_0x55e346bd3490, C4<0>, C4<0>, C4<0>;
L_0x55e346bd5640 .functor AND 1, L_0x55e346bd55d0, L_0x55e346bd5cd0, C4<1>, C4<1>;
L_0x55e346bd56b0 .functor NOT 1, L_0x55e346bd5640, C4<0>, C4<0>, C4<0>;
L_0x55e346bd5770 .functor AND 1, L_0x55e346bd3490, L_0x55e346bd5cd0, C4<1>, C4<1>;
L_0x55e346bd5830 .functor NOT 1, L_0x55e346bd5770, C4<0>, C4<0>, C4<0>;
L_0x55e346bd58f0 .functor AND 1, L_0x55e346bd56b0, L_0x55e346bd5c10, C4<1>, C4<1>;
L_0x55e346bd59b0 .functor NOT 1, L_0x55e346bd58f0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd5a70 .functor AND 1, L_0x55e346bd5830, L_0x55e346bd59b0, C4<1>, C4<1>;
L_0x55e346bd5c10 .functor NOT 1, L_0x55e346bd5a70, C4<0>, C4<0>, C4<0>;
v0x55e346b8d220_0 .net "D", 0 0, L_0x55e346bd3490;  alias, 1 drivers
v0x55e346b8d300_0 .net "Q", 0 0, L_0x55e346bd59b0;  alias, 1 drivers
v0x55e346b8d3c0_0 .net *"_ivl_0", 0 0, L_0x55e346bd55d0;  1 drivers
v0x55e346b8d480_0 .net *"_ivl_11", 0 0, L_0x55e346bd58f0;  1 drivers
v0x55e346b8d540_0 .net *"_ivl_15", 0 0, L_0x55e346bd5a70;  1 drivers
v0x55e346b8d650_0 .net *"_ivl_3", 0 0, L_0x55e346bd5640;  1 drivers
v0x55e346b8d710_0 .net *"_ivl_7", 0 0, L_0x55e346bd5770;  1 drivers
v0x55e346b8d7d0_0 .net "a", 0 0, L_0x55e346bd56b0;  1 drivers
v0x55e346b8d890_0 .net "b", 0 0, L_0x55e346bd5830;  1 drivers
v0x55e346b8d9e0_0 .net "clk", 0 0, L_0x55e346bd5cd0;  1 drivers
v0x55e346b8daa0_0 .net "nq", 0 0, L_0x55e346bd5c10;  1 drivers
S_0x55e346b8dbe0 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b8cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd5d40 .functor NOT 1, L_0x55e346bd59b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd5db0 .functor AND 1, L_0x55e346bd5d40, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd5e70 .functor NOT 1, L_0x55e346bd5db0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd5f30 .functor AND 1, L_0x55e346bd59b0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd5fa0 .functor NOT 1, L_0x55e346bd5f30, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6060 .functor AND 1, L_0x55e346bd5e70, L_0x55e346bd6340, C4<1>, C4<1>;
L_0x55e346bd6120 .functor NOT 1, L_0x55e346bd6060, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6230 .functor AND 1, L_0x55e346bd5fa0, L_0x55e346bd6120, C4<1>, C4<1>;
L_0x55e346bd6340 .functor NOT 1, L_0x55e346bd6230, C4<0>, C4<0>, C4<0>;
v0x55e346b8ddc0_0 .net "D", 0 0, L_0x55e346bd59b0;  alias, 1 drivers
v0x55e346b8de80_0 .net "Q", 0 0, L_0x55e346bd6120;  alias, 1 drivers
v0x55e346b8df20_0 .net *"_ivl_0", 0 0, L_0x55e346bd5d40;  1 drivers
v0x55e346b8dfe0_0 .net *"_ivl_11", 0 0, L_0x55e346bd6060;  1 drivers
v0x55e346b8e0a0_0 .net *"_ivl_15", 0 0, L_0x55e346bd6230;  1 drivers
v0x55e346b8e1b0_0 .net *"_ivl_3", 0 0, L_0x55e346bd5db0;  1 drivers
v0x55e346b8e270_0 .net *"_ivl_7", 0 0, L_0x55e346bd5f30;  1 drivers
v0x55e346b8e330_0 .net "a", 0 0, L_0x55e346bd5e70;  1 drivers
v0x55e346b8e3f0_0 .net "b", 0 0, L_0x55e346bd5fa0;  1 drivers
v0x55e346b8e540_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b8e5e0_0 .net "nq", 0 0, L_0x55e346bd6340;  1 drivers
S_0x55e346b8e9c0 .scope module, "d3" "D_FlipFlop" 4 15, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd6be0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b903a0_0 .net "D", 0 0, L_0x55e346bd36c0;  alias, 1 drivers
v0x55e346b90440_0 .net "Q", 0 0, L_0x55e346bd7030;  1 drivers
v0x55e346b90510_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b905e0_0 .net "mitte", 0 0, L_0x55e346bd68c0;  1 drivers
S_0x55e346b8ebf0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b8e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd6450 .functor NOT 1, L_0x55e346bd36c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6550 .functor AND 1, L_0x55e346bd6450, L_0x55e346bd6be0, C4<1>, C4<1>;
L_0x55e346bd65c0 .functor NOT 1, L_0x55e346bd6550, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6680 .functor AND 1, L_0x55e346bd36c0, L_0x55e346bd6be0, C4<1>, C4<1>;
L_0x55e346bd6740 .functor NOT 1, L_0x55e346bd6680, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6800 .functor AND 1, L_0x55e346bd65c0, L_0x55e346bd6b20, C4<1>, C4<1>;
L_0x55e346bd68c0 .functor NOT 1, L_0x55e346bd6800, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6980 .functor AND 1, L_0x55e346bd6740, L_0x55e346bd68c0, C4<1>, C4<1>;
L_0x55e346bd6b20 .functor NOT 1, L_0x55e346bd6980, C4<0>, C4<0>, C4<0>;
v0x55e346b8ee40_0 .net "D", 0 0, L_0x55e346bd36c0;  alias, 1 drivers
v0x55e346b8ef20_0 .net "Q", 0 0, L_0x55e346bd68c0;  alias, 1 drivers
v0x55e346b8efe0_0 .net *"_ivl_0", 0 0, L_0x55e346bd6450;  1 drivers
v0x55e346b8f0d0_0 .net *"_ivl_11", 0 0, L_0x55e346bd6800;  1 drivers
v0x55e346b8f190_0 .net *"_ivl_15", 0 0, L_0x55e346bd6980;  1 drivers
v0x55e346b8f2a0_0 .net *"_ivl_3", 0 0, L_0x55e346bd6550;  1 drivers
v0x55e346b8f360_0 .net *"_ivl_7", 0 0, L_0x55e346bd6680;  1 drivers
v0x55e346b8f420_0 .net "a", 0 0, L_0x55e346bd65c0;  1 drivers
v0x55e346b8f4e0_0 .net "b", 0 0, L_0x55e346bd6740;  1 drivers
v0x55e346b8f630_0 .net "clk", 0 0, L_0x55e346bd6be0;  1 drivers
v0x55e346b8f6f0_0 .net "nq", 0 0, L_0x55e346bd6b20;  1 drivers
S_0x55e346b8f830 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b8e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd6c50 .functor NOT 1, L_0x55e346bd68c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6cc0 .functor AND 1, L_0x55e346bd6c50, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd6d80 .functor NOT 1, L_0x55e346bd6cc0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6e40 .functor AND 1, L_0x55e346bd68c0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd6eb0 .functor NOT 1, L_0x55e346bd6e40, C4<0>, C4<0>, C4<0>;
L_0x55e346bd6f70 .functor AND 1, L_0x55e346bd6d80, L_0x55e346bd7250, C4<1>, C4<1>;
L_0x55e346bd7030 .functor NOT 1, L_0x55e346bd6f70, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7140 .functor AND 1, L_0x55e346bd6eb0, L_0x55e346bd7030, C4<1>, C4<1>;
L_0x55e346bd7250 .functor NOT 1, L_0x55e346bd7140, C4<0>, C4<0>, C4<0>;
v0x55e346b8fa10_0 .net "D", 0 0, L_0x55e346bd68c0;  alias, 1 drivers
v0x55e346b8fad0_0 .net "Q", 0 0, L_0x55e346bd7030;  alias, 1 drivers
v0x55e346b8fb70_0 .net *"_ivl_0", 0 0, L_0x55e346bd6c50;  1 drivers
v0x55e346b8fc60_0 .net *"_ivl_11", 0 0, L_0x55e346bd6f70;  1 drivers
v0x55e346b8fd20_0 .net *"_ivl_15", 0 0, L_0x55e346bd7140;  1 drivers
v0x55e346b8fe30_0 .net *"_ivl_3", 0 0, L_0x55e346bd6cc0;  1 drivers
v0x55e346b8fef0_0 .net *"_ivl_7", 0 0, L_0x55e346bd6e40;  1 drivers
v0x55e346b8ffb0_0 .net "a", 0 0, L_0x55e346bd6d80;  1 drivers
v0x55e346b90070_0 .net "b", 0 0, L_0x55e346bd6eb0;  1 drivers
v0x55e346b901c0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b90260_0 .net "nq", 0 0, L_0x55e346bd7250;  1 drivers
S_0x55e346b906a0 .scope module, "d4" "D_FlipFlop" 4 16, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd7af0 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b92070_0 .net "D", 0 0, L_0x55e346bd39a0;  alias, 1 drivers
v0x55e346b92110_0 .net "Q", 0 0, L_0x55e346bd7f40;  1 drivers
v0x55e346b921e0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b922b0_0 .net "mitte", 0 0, L_0x55e346bd77d0;  1 drivers
S_0x55e346b908d0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b906a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd7360 .functor NOT 1, L_0x55e346bd39a0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7460 .functor AND 1, L_0x55e346bd7360, L_0x55e346bd7af0, C4<1>, C4<1>;
L_0x55e346bd74d0 .functor NOT 1, L_0x55e346bd7460, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7590 .functor AND 1, L_0x55e346bd39a0, L_0x55e346bd7af0, C4<1>, C4<1>;
L_0x55e346bd7650 .functor NOT 1, L_0x55e346bd7590, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7710 .functor AND 1, L_0x55e346bd74d0, L_0x55e346bd7a30, C4<1>, C4<1>;
L_0x55e346bd77d0 .functor NOT 1, L_0x55e346bd7710, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7890 .functor AND 1, L_0x55e346bd7650, L_0x55e346bd77d0, C4<1>, C4<1>;
L_0x55e346bd7a30 .functor NOT 1, L_0x55e346bd7890, C4<0>, C4<0>, C4<0>;
v0x55e346b90b40_0 .net "D", 0 0, L_0x55e346bd39a0;  alias, 1 drivers
v0x55e346b90c20_0 .net "Q", 0 0, L_0x55e346bd77d0;  alias, 1 drivers
v0x55e346b90ce0_0 .net *"_ivl_0", 0 0, L_0x55e346bd7360;  1 drivers
v0x55e346b90da0_0 .net *"_ivl_11", 0 0, L_0x55e346bd7710;  1 drivers
v0x55e346b90e60_0 .net *"_ivl_15", 0 0, L_0x55e346bd7890;  1 drivers
v0x55e346b90f70_0 .net *"_ivl_3", 0 0, L_0x55e346bd7460;  1 drivers
v0x55e346b91030_0 .net *"_ivl_7", 0 0, L_0x55e346bd7590;  1 drivers
v0x55e346b910f0_0 .net "a", 0 0, L_0x55e346bd74d0;  1 drivers
v0x55e346b911b0_0 .net "b", 0 0, L_0x55e346bd7650;  1 drivers
v0x55e346b91300_0 .net "clk", 0 0, L_0x55e346bd7af0;  1 drivers
v0x55e346b913c0_0 .net "nq", 0 0, L_0x55e346bd7a30;  1 drivers
S_0x55e346b91500 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b906a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd7b60 .functor NOT 1, L_0x55e346bd77d0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7bd0 .functor AND 1, L_0x55e346bd7b60, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd7c90 .functor NOT 1, L_0x55e346bd7bd0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7d50 .functor AND 1, L_0x55e346bd77d0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd7dc0 .functor NOT 1, L_0x55e346bd7d50, C4<0>, C4<0>, C4<0>;
L_0x55e346bd7e80 .functor AND 1, L_0x55e346bd7c90, L_0x55e346bd8160, C4<1>, C4<1>;
L_0x55e346bd7f40 .functor NOT 1, L_0x55e346bd7e80, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8050 .functor AND 1, L_0x55e346bd7dc0, L_0x55e346bd7f40, C4<1>, C4<1>;
L_0x55e346bd8160 .functor NOT 1, L_0x55e346bd8050, C4<0>, C4<0>, C4<0>;
v0x55e346b916e0_0 .net "D", 0 0, L_0x55e346bd77d0;  alias, 1 drivers
v0x55e346b917a0_0 .net "Q", 0 0, L_0x55e346bd7f40;  alias, 1 drivers
v0x55e346b91840_0 .net *"_ivl_0", 0 0, L_0x55e346bd7b60;  1 drivers
v0x55e346b91930_0 .net *"_ivl_11", 0 0, L_0x55e346bd7e80;  1 drivers
v0x55e346b919f0_0 .net *"_ivl_15", 0 0, L_0x55e346bd8050;  1 drivers
v0x55e346b91b00_0 .net *"_ivl_3", 0 0, L_0x55e346bd7bd0;  1 drivers
v0x55e346b91bc0_0 .net *"_ivl_7", 0 0, L_0x55e346bd7d50;  1 drivers
v0x55e346b91c80_0 .net "a", 0 0, L_0x55e346bd7c90;  1 drivers
v0x55e346b91d40_0 .net "b", 0 0, L_0x55e346bd7dc0;  1 drivers
v0x55e346b91e90_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b91f30_0 .net "nq", 0 0, L_0x55e346bd8160;  1 drivers
S_0x55e346b92370 .scope module, "d5" "D_FlipFlop" 4 17, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd8a00 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b93d60_0 .net "D", 0 0, L_0x55e346bd3cc0;  alias, 1 drivers
v0x55e346b93e00_0 .net "Q", 0 0, L_0x55e346bd8e50;  1 drivers
v0x55e346b93ed0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b93fa0_0 .net "mitte", 0 0, L_0x55e346bd86e0;  1 drivers
S_0x55e346b925f0 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b92370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd8270 .functor NOT 1, L_0x55e346bd3cc0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8370 .functor AND 1, L_0x55e346bd8270, L_0x55e346bd8a00, C4<1>, C4<1>;
L_0x55e346bd83e0 .functor NOT 1, L_0x55e346bd8370, C4<0>, C4<0>, C4<0>;
L_0x55e346bd84a0 .functor AND 1, L_0x55e346bd3cc0, L_0x55e346bd8a00, C4<1>, C4<1>;
L_0x55e346bd8560 .functor NOT 1, L_0x55e346bd84a0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8620 .functor AND 1, L_0x55e346bd83e0, L_0x55e346bd8940, C4<1>, C4<1>;
L_0x55e346bd86e0 .functor NOT 1, L_0x55e346bd8620, C4<0>, C4<0>, C4<0>;
L_0x55e346bd87a0 .functor AND 1, L_0x55e346bd8560, L_0x55e346bd86e0, C4<1>, C4<1>;
L_0x55e346bd8940 .functor NOT 1, L_0x55e346bd87a0, C4<0>, C4<0>, C4<0>;
v0x55e346b92860_0 .net "D", 0 0, L_0x55e346bd3cc0;  alias, 1 drivers
v0x55e346b92940_0 .net "Q", 0 0, L_0x55e346bd86e0;  alias, 1 drivers
v0x55e346b92a00_0 .net *"_ivl_0", 0 0, L_0x55e346bd8270;  1 drivers
v0x55e346b92ac0_0 .net *"_ivl_11", 0 0, L_0x55e346bd8620;  1 drivers
v0x55e346b92b80_0 .net *"_ivl_15", 0 0, L_0x55e346bd87a0;  1 drivers
v0x55e346b92c90_0 .net *"_ivl_3", 0 0, L_0x55e346bd8370;  1 drivers
v0x55e346b92d50_0 .net *"_ivl_7", 0 0, L_0x55e346bd84a0;  1 drivers
v0x55e346b92e10_0 .net "a", 0 0, L_0x55e346bd83e0;  1 drivers
v0x55e346b92ed0_0 .net "b", 0 0, L_0x55e346bd8560;  1 drivers
v0x55e346b93020_0 .net "clk", 0 0, L_0x55e346bd8a00;  1 drivers
v0x55e346b930e0_0 .net "nq", 0 0, L_0x55e346bd8940;  1 drivers
S_0x55e346b93220 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b92370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd8a70 .functor NOT 1, L_0x55e346bd86e0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8ae0 .functor AND 1, L_0x55e346bd8a70, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd8ba0 .functor NOT 1, L_0x55e346bd8ae0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8c60 .functor AND 1, L_0x55e346bd86e0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd8cd0 .functor NOT 1, L_0x55e346bd8c60, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8d90 .functor AND 1, L_0x55e346bd8ba0, L_0x55e346bd9070, C4<1>, C4<1>;
L_0x55e346bd8e50 .functor NOT 1, L_0x55e346bd8d90, C4<0>, C4<0>, C4<0>;
L_0x55e346bd8f60 .functor AND 1, L_0x55e346bd8cd0, L_0x55e346bd8e50, C4<1>, C4<1>;
L_0x55e346bd9070 .functor NOT 1, L_0x55e346bd8f60, C4<0>, C4<0>, C4<0>;
v0x55e346b93400_0 .net "D", 0 0, L_0x55e346bd86e0;  alias, 1 drivers
v0x55e346b934c0_0 .net "Q", 0 0, L_0x55e346bd8e50;  alias, 1 drivers
v0x55e346b93560_0 .net *"_ivl_0", 0 0, L_0x55e346bd8a70;  1 drivers
v0x55e346b93620_0 .net *"_ivl_11", 0 0, L_0x55e346bd8d90;  1 drivers
v0x55e346b936e0_0 .net *"_ivl_15", 0 0, L_0x55e346bd8f60;  1 drivers
v0x55e346b937f0_0 .net *"_ivl_3", 0 0, L_0x55e346bd8ae0;  1 drivers
v0x55e346b938b0_0 .net *"_ivl_7", 0 0, L_0x55e346bd8c60;  1 drivers
v0x55e346b93970_0 .net "a", 0 0, L_0x55e346bd8ba0;  1 drivers
v0x55e346b93a30_0 .net "b", 0 0, L_0x55e346bd8cd0;  1 drivers
v0x55e346b93b80_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b93c20_0 .net "nq", 0 0, L_0x55e346bd9070;  1 drivers
S_0x55e346b94060 .scope module, "d6" "D_FlipFlop" 4 18, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd9910 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b95a30_0 .net "D", 0 0, L_0x55e346bd3fd0;  alias, 1 drivers
v0x55e346b95ad0_0 .net "Q", 0 0, L_0x55e346bd9d60;  1 drivers
v0x55e346b95ba0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b95c70_0 .net "mitte", 0 0, L_0x55e346bd95f0;  1 drivers
S_0x55e346b94290 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b94060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd9180 .functor NOT 1, L_0x55e346bd3fd0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd9280 .functor AND 1, L_0x55e346bd9180, L_0x55e346bd9910, C4<1>, C4<1>;
L_0x55e346bd92f0 .functor NOT 1, L_0x55e346bd9280, C4<0>, C4<0>, C4<0>;
L_0x55e346bd93b0 .functor AND 1, L_0x55e346bd3fd0, L_0x55e346bd9910, C4<1>, C4<1>;
L_0x55e346bd9470 .functor NOT 1, L_0x55e346bd93b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd9530 .functor AND 1, L_0x55e346bd92f0, L_0x55e346bd9850, C4<1>, C4<1>;
L_0x55e346bd95f0 .functor NOT 1, L_0x55e346bd9530, C4<0>, C4<0>, C4<0>;
L_0x55e346bd96b0 .functor AND 1, L_0x55e346bd9470, L_0x55e346bd95f0, C4<1>, C4<1>;
L_0x55e346bd9850 .functor NOT 1, L_0x55e346bd96b0, C4<0>, C4<0>, C4<0>;
v0x55e346b94500_0 .net "D", 0 0, L_0x55e346bd3fd0;  alias, 1 drivers
v0x55e346b945e0_0 .net "Q", 0 0, L_0x55e346bd95f0;  alias, 1 drivers
v0x55e346b946a0_0 .net *"_ivl_0", 0 0, L_0x55e346bd9180;  1 drivers
v0x55e346b94760_0 .net *"_ivl_11", 0 0, L_0x55e346bd9530;  1 drivers
v0x55e346b94820_0 .net *"_ivl_15", 0 0, L_0x55e346bd96b0;  1 drivers
v0x55e346b94930_0 .net *"_ivl_3", 0 0, L_0x55e346bd9280;  1 drivers
v0x55e346b949f0_0 .net *"_ivl_7", 0 0, L_0x55e346bd93b0;  1 drivers
v0x55e346b94ab0_0 .net "a", 0 0, L_0x55e346bd92f0;  1 drivers
v0x55e346b94b70_0 .net "b", 0 0, L_0x55e346bd9470;  1 drivers
v0x55e346b94cc0_0 .net "clk", 0 0, L_0x55e346bd9910;  1 drivers
v0x55e346b94d80_0 .net "nq", 0 0, L_0x55e346bd9850;  1 drivers
S_0x55e346b94ec0 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b94060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bd9980 .functor NOT 1, L_0x55e346bd95f0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd99f0 .functor AND 1, L_0x55e346bd9980, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd9ab0 .functor NOT 1, L_0x55e346bd99f0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd9b70 .functor AND 1, L_0x55e346bd95f0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bd9be0 .functor NOT 1, L_0x55e346bd9b70, C4<0>, C4<0>, C4<0>;
L_0x55e346bd9ca0 .functor AND 1, L_0x55e346bd9ab0, L_0x55e346bd9f80, C4<1>, C4<1>;
L_0x55e346bd9d60 .functor NOT 1, L_0x55e346bd9ca0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd9e70 .functor AND 1, L_0x55e346bd9be0, L_0x55e346bd9d60, C4<1>, C4<1>;
L_0x55e346bd9f80 .functor NOT 1, L_0x55e346bd9e70, C4<0>, C4<0>, C4<0>;
v0x55e346b950a0_0 .net "D", 0 0, L_0x55e346bd95f0;  alias, 1 drivers
v0x55e346b95160_0 .net "Q", 0 0, L_0x55e346bd9d60;  alias, 1 drivers
v0x55e346b95200_0 .net *"_ivl_0", 0 0, L_0x55e346bd9980;  1 drivers
v0x55e346b952f0_0 .net *"_ivl_11", 0 0, L_0x55e346bd9ca0;  1 drivers
v0x55e346b953b0_0 .net *"_ivl_15", 0 0, L_0x55e346bd9e70;  1 drivers
v0x55e346b954c0_0 .net *"_ivl_3", 0 0, L_0x55e346bd99f0;  1 drivers
v0x55e346b95580_0 .net *"_ivl_7", 0 0, L_0x55e346bd9b70;  1 drivers
v0x55e346b95640_0 .net "a", 0 0, L_0x55e346bd9ab0;  1 drivers
v0x55e346b95700_0 .net "b", 0 0, L_0x55e346bd9be0;  1 drivers
v0x55e346b95850_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b958f0_0 .net "nq", 0 0, L_0x55e346bd9f80;  1 drivers
S_0x55e346b95d30 .scope module, "d7" "D_FlipFlop" 4 19, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bda820 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b97700_0 .net "D", 0 0, L_0x55e346bd4070;  alias, 1 drivers
v0x55e346b977a0_0 .net "Q", 0 0, L_0x55e346bdac70;  1 drivers
v0x55e346b97870_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b97940_0 .net "mitte", 0 0, L_0x55e346bda500;  1 drivers
S_0x55e346b95f60 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b95d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bda090 .functor NOT 1, L_0x55e346bd4070, C4<0>, C4<0>, C4<0>;
L_0x55e346bda190 .functor AND 1, L_0x55e346bda090, L_0x55e346bda820, C4<1>, C4<1>;
L_0x55e346bda200 .functor NOT 1, L_0x55e346bda190, C4<0>, C4<0>, C4<0>;
L_0x55e346bda2c0 .functor AND 1, L_0x55e346bd4070, L_0x55e346bda820, C4<1>, C4<1>;
L_0x55e346bda380 .functor NOT 1, L_0x55e346bda2c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bda440 .functor AND 1, L_0x55e346bda200, L_0x55e346bda760, C4<1>, C4<1>;
L_0x55e346bda500 .functor NOT 1, L_0x55e346bda440, C4<0>, C4<0>, C4<0>;
L_0x55e346bda5c0 .functor AND 1, L_0x55e346bda380, L_0x55e346bda500, C4<1>, C4<1>;
L_0x55e346bda760 .functor NOT 1, L_0x55e346bda5c0, C4<0>, C4<0>, C4<0>;
v0x55e346b961d0_0 .net "D", 0 0, L_0x55e346bd4070;  alias, 1 drivers
v0x55e346b962b0_0 .net "Q", 0 0, L_0x55e346bda500;  alias, 1 drivers
v0x55e346b96370_0 .net *"_ivl_0", 0 0, L_0x55e346bda090;  1 drivers
v0x55e346b96430_0 .net *"_ivl_11", 0 0, L_0x55e346bda440;  1 drivers
v0x55e346b964f0_0 .net *"_ivl_15", 0 0, L_0x55e346bda5c0;  1 drivers
v0x55e346b96600_0 .net *"_ivl_3", 0 0, L_0x55e346bda190;  1 drivers
v0x55e346b966c0_0 .net *"_ivl_7", 0 0, L_0x55e346bda2c0;  1 drivers
v0x55e346b96780_0 .net "a", 0 0, L_0x55e346bda200;  1 drivers
v0x55e346b96840_0 .net "b", 0 0, L_0x55e346bda380;  1 drivers
v0x55e346b96990_0 .net "clk", 0 0, L_0x55e346bda820;  1 drivers
v0x55e346b96a50_0 .net "nq", 0 0, L_0x55e346bda760;  1 drivers
S_0x55e346b96b90 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b95d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bda890 .functor NOT 1, L_0x55e346bda500, C4<0>, C4<0>, C4<0>;
L_0x55e346bda900 .functor AND 1, L_0x55e346bda890, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bda9c0 .functor NOT 1, L_0x55e346bda900, C4<0>, C4<0>, C4<0>;
L_0x55e346bdaa80 .functor AND 1, L_0x55e346bda500, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdaaf0 .functor NOT 1, L_0x55e346bdaa80, C4<0>, C4<0>, C4<0>;
L_0x55e346bdabb0 .functor AND 1, L_0x55e346bda9c0, L_0x55e346bdae90, C4<1>, C4<1>;
L_0x55e346bdac70 .functor NOT 1, L_0x55e346bdabb0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdad80 .functor AND 1, L_0x55e346bdaaf0, L_0x55e346bdac70, C4<1>, C4<1>;
L_0x55e346bdae90 .functor NOT 1, L_0x55e346bdad80, C4<0>, C4<0>, C4<0>;
v0x55e346b96d70_0 .net "D", 0 0, L_0x55e346bda500;  alias, 1 drivers
v0x55e346b96e30_0 .net "Q", 0 0, L_0x55e346bdac70;  alias, 1 drivers
v0x55e346b96ed0_0 .net *"_ivl_0", 0 0, L_0x55e346bda890;  1 drivers
v0x55e346b96fc0_0 .net *"_ivl_11", 0 0, L_0x55e346bdabb0;  1 drivers
v0x55e346b97080_0 .net *"_ivl_15", 0 0, L_0x55e346bdad80;  1 drivers
v0x55e346b97190_0 .net *"_ivl_3", 0 0, L_0x55e346bda900;  1 drivers
v0x55e346b97250_0 .net *"_ivl_7", 0 0, L_0x55e346bdaa80;  1 drivers
v0x55e346b97310_0 .net "a", 0 0, L_0x55e346bda9c0;  1 drivers
v0x55e346b973d0_0 .net "b", 0 0, L_0x55e346bdaaf0;  1 drivers
v0x55e346b97520_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b975c0_0 .net "nq", 0 0, L_0x55e346bdae90;  1 drivers
S_0x55e346b97a00 .scope module, "d8" "D_FlipFlop" 4 20, 4 25 0, S_0x55e346b8afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdb730 .functor NOT 1, v0x55e346b9d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55e346b993d0_0 .net "D", 0 0, L_0x55e346bd4640;  alias, 1 drivers
v0x55e346b99470_0 .net "Q", 0 0, L_0x55e346bdbb80;  1 drivers
v0x55e346b99540_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b99a20_0 .net "mitte", 0 0, L_0x55e346bdb410;  1 drivers
S_0x55e346b97c30 .scope module, "Latch" "D_Latch" 4 28, 4 33 0, S_0x55e346b97a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdafa0 .functor NOT 1, L_0x55e346bd4640, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb0a0 .functor AND 1, L_0x55e346bdafa0, L_0x55e346bdb730, C4<1>, C4<1>;
L_0x55e346bdb110 .functor NOT 1, L_0x55e346bdb0a0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb1d0 .functor AND 1, L_0x55e346bd4640, L_0x55e346bdb730, C4<1>, C4<1>;
L_0x55e346bdb290 .functor NOT 1, L_0x55e346bdb1d0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb350 .functor AND 1, L_0x55e346bdb110, L_0x55e346bdb670, C4<1>, C4<1>;
L_0x55e346bdb410 .functor NOT 1, L_0x55e346bdb350, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb4d0 .functor AND 1, L_0x55e346bdb290, L_0x55e346bdb410, C4<1>, C4<1>;
L_0x55e346bdb670 .functor NOT 1, L_0x55e346bdb4d0, C4<0>, C4<0>, C4<0>;
v0x55e346b97ea0_0 .net "D", 0 0, L_0x55e346bd4640;  alias, 1 drivers
v0x55e346b97f80_0 .net "Q", 0 0, L_0x55e346bdb410;  alias, 1 drivers
v0x55e346b98040_0 .net *"_ivl_0", 0 0, L_0x55e346bdafa0;  1 drivers
v0x55e346b98100_0 .net *"_ivl_11", 0 0, L_0x55e346bdb350;  1 drivers
v0x55e346b981c0_0 .net *"_ivl_15", 0 0, L_0x55e346bdb4d0;  1 drivers
v0x55e346b982d0_0 .net *"_ivl_3", 0 0, L_0x55e346bdb0a0;  1 drivers
v0x55e346b98390_0 .net *"_ivl_7", 0 0, L_0x55e346bdb1d0;  1 drivers
v0x55e346b98450_0 .net "a", 0 0, L_0x55e346bdb110;  1 drivers
v0x55e346b98510_0 .net "b", 0 0, L_0x55e346bdb290;  1 drivers
v0x55e346b98660_0 .net "clk", 0 0, L_0x55e346bdb730;  1 drivers
v0x55e346b98720_0 .net "nq", 0 0, L_0x55e346bdb670;  1 drivers
S_0x55e346b98860 .scope module, "catch" "D_Latch" 4 29, 4 33 0, S_0x55e346b97a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55e346bdb7a0 .functor NOT 1, L_0x55e346bdb410, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb810 .functor AND 1, L_0x55e346bdb7a0, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdb8d0 .functor NOT 1, L_0x55e346bdb810, C4<0>, C4<0>, C4<0>;
L_0x55e346bdb990 .functor AND 1, L_0x55e346bdb410, v0x55e346b9d8e0_0, C4<1>, C4<1>;
L_0x55e346bdba00 .functor NOT 1, L_0x55e346bdb990, C4<0>, C4<0>, C4<0>;
L_0x55e346bdbac0 .functor AND 1, L_0x55e346bdb8d0, L_0x55e346bdbda0, C4<1>, C4<1>;
L_0x55e346bdbb80 .functor NOT 1, L_0x55e346bdbac0, C4<0>, C4<0>, C4<0>;
L_0x55e346bdbc90 .functor AND 1, L_0x55e346bdba00, L_0x55e346bdbb80, C4<1>, C4<1>;
L_0x55e346bdbda0 .functor NOT 1, L_0x55e346bdbc90, C4<0>, C4<0>, C4<0>;
v0x55e346b98a40_0 .net "D", 0 0, L_0x55e346bdb410;  alias, 1 drivers
v0x55e346b98b00_0 .net "Q", 0 0, L_0x55e346bdbb80;  alias, 1 drivers
v0x55e346b98ba0_0 .net *"_ivl_0", 0 0, L_0x55e346bdb7a0;  1 drivers
v0x55e346b98c90_0 .net *"_ivl_11", 0 0, L_0x55e346bdbac0;  1 drivers
v0x55e346b98d50_0 .net *"_ivl_15", 0 0, L_0x55e346bdbc90;  1 drivers
v0x55e346b98e60_0 .net *"_ivl_3", 0 0, L_0x55e346bdb810;  1 drivers
v0x55e346b98f20_0 .net *"_ivl_7", 0 0, L_0x55e346bdb990;  1 drivers
v0x55e346b98fe0_0 .net "a", 0 0, L_0x55e346bdb8d0;  1 drivers
v0x55e346b990a0_0 .net "b", 0 0, L_0x55e346bdba00;  1 drivers
v0x55e346b991f0_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b99290_0 .net "nq", 0 0, L_0x55e346bdbda0;  1 drivers
S_0x55e346b9b430 .scope module, "bazamba" "ram" 2 55, 5 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INOUT 8 "bus";
L_0x55e346be5d30 .functor NOT 1, L_0x55e346bc4a30, C4<0>, C4<0>, C4<0>;
L_0x55e346be5e30 .functor AND 1, L_0x55e346bc5930, L_0x55e346be5d30, C4<1>, C4<1>;
v0x55e346b9b650_0 .net *"_ivl_0", 0 0, L_0x55e346be5d30;  1 drivers
o0x7fa5e28f2228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e346b9b750_0 name=_ivl_10
v0x55e346b9b830_0 .net *"_ivl_2", 0 0, L_0x55e346be5e30;  1 drivers
v0x55e346b9b8f0_0 .net *"_ivl_4", 7 0, L_0x55e346be5f30;  1 drivers
v0x55e346b9b9d0_0 .net *"_ivl_6", 9 0, L_0x55e346be5fd0;  1 drivers
L_0x7fa5e28a4ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346b9bb00_0 .net *"_ivl_9", 1 0, L_0x7fa5e28a4ad0;  1 drivers
v0x55e346b9bbe0_0 .net "addr", 7 0, L_0x55e346bdbeb0;  alias, 1 drivers
v0x55e346b9bca0_0 .net8 "bus", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346b9bd90_0 .net "clk", 0 0, v0x55e346b9d9d0_0;  alias, 1 drivers
v0x55e346b9be50 .array "mem", 255 0, 7 0;
v0x55e346b9bf10_0 .net "oe", 0 0, L_0x55e346bc5930;  alias, 1 drivers
v0x55e346b9bfd0_0 .net "we", 0 0, L_0x55e346bc4a30;  alias, 1 drivers
E_0x55e346a40240 .event posedge, v0x55e346b9bd90_0;
L_0x55e346be5f30 .array/port v0x55e346b9be50, L_0x55e346be5fd0;
L_0x55e346be5fd0 .concat [ 8 2 0 0], L_0x55e346bdbeb0, L_0x7fa5e28a4ad0;
L_0x55e346be6070 .functor MUXZ 8, o0x7fa5e28f2228, L_0x55e346be5f30, L_0x55e346be5e30, C4<>;
S_0x55e346b9c130 .scope module, "coc" "regblock" 2 39, 6 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "oaddr";
    .port_info 3 /INPUT 3 "iaddr";
    .port_info 4 /INPUT 8 "idata";
    .port_info 5 /INPUT 1 "oe";
    .port_info 6 /OUTPUT 8 "odata";
    .port_info 7 /OUTPUT 8 "rega";
    .port_info 8 /OUTPUT 8 "regb";
L_0x7fa5e28a4968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346b9c480_0 .net *"_ivl_11", 1 0, L_0x7fa5e28a4968;  1 drivers
o0x7fa5e28f24c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e346b9c580_0 name=_ivl_12
v0x55e346b9c660_0 .net *"_ivl_6", 7 0, L_0x55e346bc8ee0;  1 drivers
v0x55e346b9c720_0 .net *"_ivl_8", 4 0, L_0x55e346bc8f80;  1 drivers
v0x55e346b9c800_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346b9c8f0_0 .net "iaddr", 2 0, v0x55e346b9dfd0_0;  alias, 1 drivers
v0x55e346b9c9d0_0 .net8 "idata", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346b9ca90_0 .net "oaddr", 2 0, v0x55e346b9e130_0;  alias, 1 drivers
v0x55e346b9cb70_0 .net8 "odata", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346b9cd50_0 .net "oe", 0 0, L_0x55e346bc20a0;  alias, 1 drivers
v0x55e346b9ce10_0 .net "rega", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346b9cef0_0 .net "regb", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346b9cfd0 .array "registers", 7 0, 7 0;
v0x55e346b9d190_0 .net "we", 0 0, L_0x55e346bc0e00;  alias, 1 drivers
E_0x55e346a065f0 .event posedge, v0x55e346b71170_0;
L_0x55e346bc8ee0 .array/port v0x55e346b9cfd0, L_0x55e346bc8f80;
L_0x55e346bc8f80 .concat [ 3 2 0 0], v0x55e346b9e130_0, L_0x7fa5e28a4968;
L_0x55e346bc90c0 .functor MUXZ 8, o0x7fa5e28f24c8, L_0x55e346bc8ee0, L_0x55e346bc20a0, C4<>;
S_0x55e346b9d370 .scope module, "cocks" "clocks" 2 11, 7 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "halt";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "cycle_clk";
    .port_info 4 /OUTPUT 1 "ram_clk";
    .port_info 5 /OUTPUT 1 "internal_clk";
v0x55e346b9d5e0_0 .net "clk", 0 0, o0x7fa5e28f29a8;  alias, 0 drivers
v0x55e346b9d6c0_0 .var "cnt", 2 0;
v0x55e346b9d7a0_0 .var "cycle_clk", 0 0;
v0x55e346b9d840_0 .net "halt", 0 0, o0x7fa5e28f2a08;  alias, 0 drivers
v0x55e346b9d8e0_0 .var "internal_clk", 0 0;
v0x55e346b9d9d0_0 .var "ram_clk", 0 0;
v0x55e346b9da70_0 .net "reset", 0 0, v0x55e346bbc820_0;  alias, 1 drivers
E_0x55e346b88f30 .event posedge, v0x55e346b9d5e0_0;
S_0x55e346b9dbb0 .scope module, "deco" "decoder" 2 28, 8 3 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 3 "iaddr";
    .port_info 2 /OUTPUT 3 "oaddr";
    .port_info 3 /OUTPUT 3 "operand1";
    .port_info 4 /OUTPUT 3 "operand2";
    .port_info 5 /OUTPUT 8 "opcode";
    .port_info 6 /OUTPUT 3 "alu_mode";
v0x55e346b9ded0_0 .var "alu_mode", 2 0;
v0x55e346b9dfd0_0 .var "iaddr", 2 0;
v0x55e346b9e090_0 .net "instruction", 7 0, L_0x55e346be57c0;  alias, 1 drivers
v0x55e346b9e130_0 .var "oaddr", 2 0;
v0x55e346b9e1d0_0 .var "opcode", 7 0;
v0x55e346b9e2c0_0 .net "operand1", 2 0, L_0x55e346bbca10;  alias, 1 drivers
v0x55e346b9e360_0 .net "operand2", 2 0, L_0x55e346bbcab0;  alias, 1 drivers
E_0x55e346b9dd90 .event anyedge, v0x55e346af9a70_0, v0x55e346b9e360_0;
E_0x55e346b9de10 .event anyedge, v0x55e346af9a70_0, v0x55e346b9e360_0, v0x55e346b9e2c0_0;
E_0x55e346b9de70 .event anyedge, v0x55e346b8ae70_0;
L_0x55e346bbca10 .part L_0x55e346be57c0, 3, 3;
L_0x55e346bbcab0 .part L_0x55e346be57c0, 0, 3;
S_0x55e346b9e560 .scope module, "malu" "alu" 2 42, 9 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a";
    .port_info 1 /INPUT 8 "in_b";
    .port_info 2 /INPUT 3 "mode";
    .port_info 3 /INPUT 1 "eo";
    .port_info 4 /INOUT 8 "out";
    .port_info 5 /OUTPUT 1 "flag_zero";
    .port_info 6 /OUTPUT 1 "flag_carry";
    .port_info 7 /INPUT 1 "ee";
o0x7fa5e28f6098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e346baccb0_0 name=_ivl_0
v0x55e346bacdb0_0 .net "add", 7 0, L_0x55e346bcd750;  1 drivers
v0x55e346bace70_0 .net "cad", 0 0, L_0x55e346bcd290;  1 drivers
v0x55e346bacf90_0 .net "ee", 0 0, L_0x55e346bc2c30;  alias, 1 drivers
v0x55e346bad030_0 .net "eo", 0 0, L_0x55e346bc2590;  alias, 1 drivers
v0x55e346bad120_0 .var "flag_carry", 0 0;
v0x55e346bad1e0_0 .var "flag_zero", 0 0;
v0x55e346bad2a0_0 .net "in_a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346bad360_0 .net "in_b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346bad4b0_0 .net "mode", 2 0, v0x55e346b9ded0_0;  alias, 1 drivers
v0x55e346bad570_0 .net "oder", 7 0, L_0x55e346bd2c70;  1 drivers
v0x55e346bad610_0 .net8 "out", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346bad6b0_0 .var "r_out", 7 0;
v0x55e346bad790_0 .net "sub", 7 0, L_0x55e346bd27c0;  1 drivers
v0x55e346bad880_0 .net "subc", 0 0, L_0x55e346bd2340;  1 drivers
v0x55e346bad920_0 .net "und", 7 0, L_0x55e346bd2bb0;  1 drivers
v0x55e346bad9c0_0 .net "xoder", 7 0, L_0x55e346bd2d30;  1 drivers
E_0x55e346b88ef0/0 .event anyedge, v0x55e346bacf90_0, v0x55e346b9ded0_0, v0x55e346bacb40_0, v0x55e346bac4b0_0;
E_0x55e346b88ef0/1 .event anyedge, v0x55e346ba6450_0, v0x55e346ba5d30_0, v0x55e346b9ce10_0, v0x55e346b9f7b0_0;
E_0x55e346b88ef0/2 .event anyedge, v0x55e346b9ed00_0, v0x55e346b9f2c0_0;
E_0x55e346b88ef0 .event/or E_0x55e346b88ef0/0, E_0x55e346b88ef0/1, E_0x55e346b88ef0/2;
L_0x55e346bc9160 .functor MUXZ 8, o0x7fa5e28f6098, v0x55e346bad6b0_0, L_0x55e346bc2590, C4<>;
S_0x55e346b9e8e0 .scope module, "gore" "Bor" 9 18, 9 142 0, S_0x55e346b9e560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x55e346bd2c70 .functor OR 8, v0x55e346b9cfd0_0, v0x55e346b9cfd0_1, C4<00000000>, C4<00000000>;
v0x55e346b9eb50_0 .net "a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346b9ec30_0 .net "b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346b9ed00_0 .net "out", 7 0, L_0x55e346bd2c70;  alias, 1 drivers
S_0x55e346b9ee50 .scope module, "hixbi" "Bixbi" 9 19, 9 150 0, S_0x55e346b9e560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x55e346bd2d30 .functor XOR 8, v0x55e346b9cfd0_0, v0x55e346b9cfd0_1, C4<00000000>, C4<00000000>;
v0x55e346b9f080_0 .net "a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346b9f1b0_0 .net "b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346b9f2c0_0 .net "out", 7 0, L_0x55e346bd2d30;  alias, 1 drivers
S_0x55e346b9f400 .scope module, "land" "Band" 9 17, 9 134 0, S_0x55e346b9e560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_0x55e346bd2bb0 .functor AND 8, v0x55e346b9cfd0_0, v0x55e346b9cfd0_1, C4<11111111>, C4<11111111>;
v0x55e346b9f630_0 .net "a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346b9f6f0_0 .net "b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346b9f7b0_0 .net "out", 7 0, L_0x55e346bd2bb0;  alias, 1 drivers
S_0x55e346b9f920 .scope module, "nadder" "Vollsubtrahierer" 9 16, 9 116 0, S_0x55e346b9e560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a";
    .port_info 1 /INPUT 8 "in_b";
    .port_info 2 /OUTPUT 8 "out_diff";
    .port_info 3 /OUTPUT 1 "out_carry";
o0x7fa5e28f4778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55e346ba5f50_0 name=_ivl_81
v0x55e346ba6050_0 .net "cin", 7 0, L_0x55e346be6560;  1 drivers
v0x55e346ba6130_0 .net "in_a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346ba6260_0 .net "in_b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346ba63b0_0 .net "out_carry", 0 0, L_0x55e346bd2340;  alias, 1 drivers
v0x55e346ba6450_0 .net "out_diff", 7 0, L_0x55e346bd27c0;  alias, 1 drivers
L_0x55e346bce1d0 .part v0x55e346b9cfd0_0, 0, 1;
L_0x55e346bce300 .part v0x55e346b9cfd0_1, 0, 1;
L_0x55e346bcea70 .part v0x55e346b9cfd0_0, 1, 1;
L_0x55e346bceba0 .part v0x55e346b9cfd0_1, 1, 1;
L_0x55e346bcecd0 .part L_0x55e346be6560, 0, 1;
L_0x55e346bcf3b0 .part v0x55e346b9cfd0_0, 2, 1;
L_0x55e346bcf520 .part v0x55e346b9cfd0_1, 2, 1;
L_0x55e346bcf650 .part L_0x55e346be6560, 1, 1;
L_0x55e346bcfd90 .part v0x55e346b9cfd0_0, 3, 1;
L_0x55e346bcfec0 .part v0x55e346b9cfd0_1, 3, 1;
L_0x55e346bd0050 .part L_0x55e346be6560, 2, 1;
L_0x55e346bd06d0 .part v0x55e346b9cfd0_0, 4, 1;
L_0x55e346bd0870 .part v0x55e346b9cfd0_1, 4, 1;
L_0x55e346bd09a0 .part L_0x55e346be6560, 3, 1;
L_0x55e346bd10c0 .part v0x55e346b9cfd0_0, 5, 1;
L_0x55e346bd11f0 .part v0x55e346b9cfd0_1, 5, 1;
L_0x55e346bd13b0 .part L_0x55e346be6560, 4, 1;
L_0x55e346bd1a80 .part v0x55e346b9cfd0_0, 6, 1;
L_0x55e346bd1c50 .part v0x55e346b9cfd0_1, 6, 1;
L_0x55e346bd1cf0 .part L_0x55e346be6560, 5, 1;
L_0x55e346bd1bb0 .part v0x55e346b9cfd0_0, 7, 1;
L_0x55e346bd2530 .part v0x55e346b9cfd0_1, 7, 1;
L_0x55e346bd2720 .part L_0x55e346be6560, 6, 1;
LS_0x55e346bd27c0_0_0 .concat8 [ 1 1 1 1], L_0x55e346bcdb60, L_0x55e346bce4a0, L_0x55e346bcede0, L_0x55e346bcf7b0;
LS_0x55e346bd27c0_0_4 .concat8 [ 1 1 1 1], L_0x55e346bd0160, L_0x55e346bd0b50, L_0x55e346bd14c0, L_0x55e346bd1eb0;
L_0x55e346bd27c0 .concat8 [ 4 4 0 0], LS_0x55e346bd27c0_0_0, LS_0x55e346bd27c0_0_4;
LS_0x55e346be6560_0_0 .concat [ 1 1 1 1], L_0x55e346bce070, L_0x55e346bce910, L_0x55e346bcf250, L_0x55e346bcfc30;
LS_0x55e346be6560_0_4 .concat [ 1 1 1 1], L_0x55e346bd0570, L_0x55e346bd0f60, L_0x55e346bd1920, o0x7fa5e28f4778;
L_0x55e346be6560 .concat [ 4 4 0 0], LS_0x55e346be6560_0_0, LS_0x55e346be6560_0_4;
S_0x55e346b9fba0 .scope module, "S0" "halfsub" 9 124, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcdaf0 .functor XOR 1, L_0x55e346bce1d0, L_0x55e346bce300, C4<0>, C4<0>;
L_0x7fa5e28a49f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e346bcdb60 .functor XOR 1, L_0x55e346bcdaf0, L_0x7fa5e28a49f8, C4<0>, C4<0>;
L_0x55e346bcdc20 .functor NOT 1, L_0x55e346bce1d0, C4<0>, C4<0>, C4<0>;
L_0x55e346bcdce0 .functor AND 1, L_0x55e346bcdc20, L_0x55e346bce300, C4<1>, C4<1>;
L_0x55e346bcddf0 .functor XOR 1, L_0x55e346bce1d0, L_0x55e346bce300, C4<0>, C4<0>;
L_0x55e346bcde60 .functor NOT 1, L_0x55e346bcddf0, C4<0>, C4<0>, C4<0>;
L_0x55e346bcdf60 .functor AND 1, L_0x55e346bcde60, L_0x7fa5e28a49f8, C4<1>, C4<1>;
L_0x55e346bce070 .functor OR 1, L_0x55e346bcdce0, L_0x55e346bcdf60, C4<0>, C4<0>;
v0x55e346b9fdb0_0 .net *"_ivl_0", 0 0, L_0x55e346bcdaf0;  1 drivers
v0x55e346b9feb0_0 .net *"_ivl_10", 0 0, L_0x55e346bcde60;  1 drivers
v0x55e346b9ff90_0 .net *"_ivl_12", 0 0, L_0x55e346bcdf60;  1 drivers
v0x55e346ba0080_0 .net *"_ivl_4", 0 0, L_0x55e346bcdc20;  1 drivers
v0x55e346ba0160_0 .net *"_ivl_6", 0 0, L_0x55e346bcdce0;  1 drivers
v0x55e346ba0290_0 .net *"_ivl_8", 0 0, L_0x55e346bcddf0;  1 drivers
v0x55e346ba0370_0 .net "a", 0 0, L_0x55e346bce1d0;  1 drivers
v0x55e346ba0430_0 .net "b", 0 0, L_0x55e346bce300;  1 drivers
v0x55e346ba04f0_0 .net "cin", 0 0, L_0x7fa5e28a49f8;  1 drivers
v0x55e346ba0640_0 .net "cout", 0 0, L_0x55e346bce070;  1 drivers
v0x55e346ba0700_0 .net "diff", 0 0, L_0x55e346bcdb60;  1 drivers
S_0x55e346ba0860 .scope module, "S1" "halfsub" 9 125, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bce430 .functor XOR 1, L_0x55e346bcea70, L_0x55e346bceba0, C4<0>, C4<0>;
L_0x55e346bce4a0 .functor XOR 1, L_0x55e346bce430, L_0x55e346bcecd0, C4<0>, C4<0>;
L_0x55e346bce510 .functor NOT 1, L_0x55e346bcea70, C4<0>, C4<0>, C4<0>;
L_0x55e346bce580 .functor AND 1, L_0x55e346bce510, L_0x55e346bceba0, C4<1>, C4<1>;
L_0x55e346bce690 .functor XOR 1, L_0x55e346bcea70, L_0x55e346bceba0, C4<0>, C4<0>;
L_0x55e346bce700 .functor NOT 1, L_0x55e346bce690, C4<0>, C4<0>, C4<0>;
L_0x55e346bce800 .functor AND 1, L_0x55e346bce700, L_0x55e346bcecd0, C4<1>, C4<1>;
L_0x55e346bce910 .functor OR 1, L_0x55e346bce580, L_0x55e346bce800, C4<0>, C4<0>;
v0x55e346ba0a10_0 .net *"_ivl_0", 0 0, L_0x55e346bce430;  1 drivers
v0x55e346ba0af0_0 .net *"_ivl_10", 0 0, L_0x55e346bce700;  1 drivers
v0x55e346ba0bd0_0 .net *"_ivl_12", 0 0, L_0x55e346bce800;  1 drivers
v0x55e346ba0cc0_0 .net *"_ivl_4", 0 0, L_0x55e346bce510;  1 drivers
v0x55e346ba0da0_0 .net *"_ivl_6", 0 0, L_0x55e346bce580;  1 drivers
v0x55e346ba0ed0_0 .net *"_ivl_8", 0 0, L_0x55e346bce690;  1 drivers
v0x55e346ba0fb0_0 .net "a", 0 0, L_0x55e346bcea70;  1 drivers
v0x55e346ba1070_0 .net "b", 0 0, L_0x55e346bceba0;  1 drivers
v0x55e346ba1130_0 .net "cin", 0 0, L_0x55e346bcecd0;  1 drivers
v0x55e346ba1280_0 .net "cout", 0 0, L_0x55e346bce910;  1 drivers
v0x55e346ba1340_0 .net "diff", 0 0, L_0x55e346bce4a0;  1 drivers
S_0x55e346ba14a0 .scope module, "S2" "halfsub" 9 126, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bced70 .functor XOR 1, L_0x55e346bcf3b0, L_0x55e346bcf520, C4<0>, C4<0>;
L_0x55e346bcede0 .functor XOR 1, L_0x55e346bced70, L_0x55e346bcf650, C4<0>, C4<0>;
L_0x55e346bcee50 .functor NOT 1, L_0x55e346bcf3b0, C4<0>, C4<0>, C4<0>;
L_0x55e346bceec0 .functor AND 1, L_0x55e346bcee50, L_0x55e346bcf520, C4<1>, C4<1>;
L_0x55e346bcefd0 .functor XOR 1, L_0x55e346bcf3b0, L_0x55e346bcf520, C4<0>, C4<0>;
L_0x55e346bcf040 .functor NOT 1, L_0x55e346bcefd0, C4<0>, C4<0>, C4<0>;
L_0x55e346bcf140 .functor AND 1, L_0x55e346bcf040, L_0x55e346bcf650, C4<1>, C4<1>;
L_0x55e346bcf250 .functor OR 1, L_0x55e346bceec0, L_0x55e346bcf140, C4<0>, C4<0>;
v0x55e346ba1660_0 .net *"_ivl_0", 0 0, L_0x55e346bced70;  1 drivers
v0x55e346ba1740_0 .net *"_ivl_10", 0 0, L_0x55e346bcf040;  1 drivers
v0x55e346ba1820_0 .net *"_ivl_12", 0 0, L_0x55e346bcf140;  1 drivers
v0x55e346ba1910_0 .net *"_ivl_4", 0 0, L_0x55e346bcee50;  1 drivers
v0x55e346ba19f0_0 .net *"_ivl_6", 0 0, L_0x55e346bceec0;  1 drivers
v0x55e346ba1b20_0 .net *"_ivl_8", 0 0, L_0x55e346bcefd0;  1 drivers
v0x55e346ba1c00_0 .net "a", 0 0, L_0x55e346bcf3b0;  1 drivers
v0x55e346ba1cc0_0 .net "b", 0 0, L_0x55e346bcf520;  1 drivers
v0x55e346ba1d80_0 .net "cin", 0 0, L_0x55e346bcf650;  1 drivers
v0x55e346ba1ed0_0 .net "cout", 0 0, L_0x55e346bcf250;  1 drivers
v0x55e346ba1f90_0 .net "diff", 0 0, L_0x55e346bcede0;  1 drivers
S_0x55e346ba20f0 .scope module, "S3" "halfsub" 9 127, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcf740 .functor XOR 1, L_0x55e346bcfd90, L_0x55e346bcfec0, C4<0>, C4<0>;
L_0x55e346bcf7b0 .functor XOR 1, L_0x55e346bcf740, L_0x55e346bd0050, C4<0>, C4<0>;
L_0x55e346bcf820 .functor NOT 1, L_0x55e346bcfd90, C4<0>, C4<0>, C4<0>;
L_0x55e346bcf8e0 .functor AND 1, L_0x55e346bcf820, L_0x55e346bcfec0, C4<1>, C4<1>;
L_0x55e346bcf9f0 .functor XOR 1, L_0x55e346bcfd90, L_0x55e346bcfec0, C4<0>, C4<0>;
L_0x55e346bcfa60 .functor NOT 1, L_0x55e346bcf9f0, C4<0>, C4<0>, C4<0>;
L_0x55e346bcfb20 .functor AND 1, L_0x55e346bcfa60, L_0x55e346bd0050, C4<1>, C4<1>;
L_0x55e346bcfc30 .functor OR 1, L_0x55e346bcf8e0, L_0x55e346bcfb20, C4<0>, C4<0>;
v0x55e346ba2280_0 .net *"_ivl_0", 0 0, L_0x55e346bcf740;  1 drivers
v0x55e346ba2380_0 .net *"_ivl_10", 0 0, L_0x55e346bcfa60;  1 drivers
v0x55e346ba2460_0 .net *"_ivl_12", 0 0, L_0x55e346bcfb20;  1 drivers
v0x55e346ba2550_0 .net *"_ivl_4", 0 0, L_0x55e346bcf820;  1 drivers
v0x55e346ba2630_0 .net *"_ivl_6", 0 0, L_0x55e346bcf8e0;  1 drivers
v0x55e346ba2760_0 .net *"_ivl_8", 0 0, L_0x55e346bcf9f0;  1 drivers
v0x55e346ba2840_0 .net "a", 0 0, L_0x55e346bcfd90;  1 drivers
v0x55e346ba2900_0 .net "b", 0 0, L_0x55e346bcfec0;  1 drivers
v0x55e346ba29c0_0 .net "cin", 0 0, L_0x55e346bd0050;  1 drivers
v0x55e346ba2b10_0 .net "cout", 0 0, L_0x55e346bcfc30;  1 drivers
v0x55e346ba2bd0_0 .net "diff", 0 0, L_0x55e346bcf7b0;  1 drivers
S_0x55e346ba2d30 .scope module, "S4" "halfsub" 9 128, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bd00f0 .functor XOR 1, L_0x55e346bd06d0, L_0x55e346bd0870, C4<0>, C4<0>;
L_0x55e346bd0160 .functor XOR 1, L_0x55e346bd00f0, L_0x55e346bd09a0, C4<0>, C4<0>;
L_0x55e346bd01d0 .functor NOT 1, L_0x55e346bd06d0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd0240 .functor AND 1, L_0x55e346bd01d0, L_0x55e346bd0870, C4<1>, C4<1>;
L_0x55e346bd0330 .functor XOR 1, L_0x55e346bd06d0, L_0x55e346bd0870, C4<0>, C4<0>;
L_0x55e346bd03a0 .functor NOT 1, L_0x55e346bd0330, C4<0>, C4<0>, C4<0>;
L_0x55e346bd0460 .functor AND 1, L_0x55e346bd03a0, L_0x55e346bd09a0, C4<1>, C4<1>;
L_0x55e346bd0570 .functor OR 1, L_0x55e346bd0240, L_0x55e346bd0460, C4<0>, C4<0>;
v0x55e346ba2f10_0 .net *"_ivl_0", 0 0, L_0x55e346bd00f0;  1 drivers
v0x55e346ba3010_0 .net *"_ivl_10", 0 0, L_0x55e346bd03a0;  1 drivers
v0x55e346ba30f0_0 .net *"_ivl_12", 0 0, L_0x55e346bd0460;  1 drivers
v0x55e346ba31b0_0 .net *"_ivl_4", 0 0, L_0x55e346bd01d0;  1 drivers
v0x55e346ba3290_0 .net *"_ivl_6", 0 0, L_0x55e346bd0240;  1 drivers
v0x55e346ba33c0_0 .net *"_ivl_8", 0 0, L_0x55e346bd0330;  1 drivers
v0x55e346ba34a0_0 .net "a", 0 0, L_0x55e346bd06d0;  1 drivers
v0x55e346ba3560_0 .net "b", 0 0, L_0x55e346bd0870;  1 drivers
v0x55e346ba3620_0 .net "cin", 0 0, L_0x55e346bd09a0;  1 drivers
v0x55e346ba3770_0 .net "cout", 0 0, L_0x55e346bd0570;  1 drivers
v0x55e346ba3830_0 .net "diff", 0 0, L_0x55e346bd0160;  1 drivers
S_0x55e346ba3990 .scope module, "S5" "halfsub" 9 129, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bd0800 .functor XOR 1, L_0x55e346bd10c0, L_0x55e346bd11f0, C4<0>, C4<0>;
L_0x55e346bd0b50 .functor XOR 1, L_0x55e346bd0800, L_0x55e346bd13b0, C4<0>, C4<0>;
L_0x55e346bd0bc0 .functor NOT 1, L_0x55e346bd10c0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd0c30 .functor AND 1, L_0x55e346bd0bc0, L_0x55e346bd11f0, C4<1>, C4<1>;
L_0x55e346bd0d20 .functor XOR 1, L_0x55e346bd10c0, L_0x55e346bd11f0, C4<0>, C4<0>;
L_0x55e346bd0d90 .functor NOT 1, L_0x55e346bd0d20, C4<0>, C4<0>, C4<0>;
L_0x55e346bd0e50 .functor AND 1, L_0x55e346bd0d90, L_0x55e346bd13b0, C4<1>, C4<1>;
L_0x55e346bd0f60 .functor OR 1, L_0x55e346bd0c30, L_0x55e346bd0e50, C4<0>, C4<0>;
v0x55e346ba3b20_0 .net *"_ivl_0", 0 0, L_0x55e346bd0800;  1 drivers
v0x55e346ba3c20_0 .net *"_ivl_10", 0 0, L_0x55e346bd0d90;  1 drivers
v0x55e346ba3d00_0 .net *"_ivl_12", 0 0, L_0x55e346bd0e50;  1 drivers
v0x55e346ba3df0_0 .net *"_ivl_4", 0 0, L_0x55e346bd0bc0;  1 drivers
v0x55e346ba3ed0_0 .net *"_ivl_6", 0 0, L_0x55e346bd0c30;  1 drivers
v0x55e346ba4000_0 .net *"_ivl_8", 0 0, L_0x55e346bd0d20;  1 drivers
v0x55e346ba40e0_0 .net "a", 0 0, L_0x55e346bd10c0;  1 drivers
v0x55e346ba41a0_0 .net "b", 0 0, L_0x55e346bd11f0;  1 drivers
v0x55e346ba4260_0 .net "cin", 0 0, L_0x55e346bd13b0;  1 drivers
v0x55e346ba43b0_0 .net "cout", 0 0, L_0x55e346bd0f60;  1 drivers
v0x55e346ba4470_0 .net "diff", 0 0, L_0x55e346bd0b50;  1 drivers
S_0x55e346ba45d0 .scope module, "S6" "halfsub" 9 130, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bd1450 .functor XOR 1, L_0x55e346bd1a80, L_0x55e346bd1c50, C4<0>, C4<0>;
L_0x55e346bd14c0 .functor XOR 1, L_0x55e346bd1450, L_0x55e346bd1cf0, C4<0>, C4<0>;
L_0x55e346bd1530 .functor NOT 1, L_0x55e346bd1a80, C4<0>, C4<0>, C4<0>;
L_0x55e346bd15a0 .functor AND 1, L_0x55e346bd1530, L_0x55e346bd1c50, C4<1>, C4<1>;
L_0x55e346bd16e0 .functor XOR 1, L_0x55e346bd1a80, L_0x55e346bd1c50, C4<0>, C4<0>;
L_0x55e346bd1750 .functor NOT 1, L_0x55e346bd16e0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd1810 .functor AND 1, L_0x55e346bd1750, L_0x55e346bd1cf0, C4<1>, C4<1>;
L_0x55e346bd1920 .functor OR 1, L_0x55e346bd15a0, L_0x55e346bd1810, C4<0>, C4<0>;
v0x55e346ba47e0_0 .net *"_ivl_0", 0 0, L_0x55e346bd1450;  1 drivers
v0x55e346ba48e0_0 .net *"_ivl_10", 0 0, L_0x55e346bd1750;  1 drivers
v0x55e346ba49c0_0 .net *"_ivl_12", 0 0, L_0x55e346bd1810;  1 drivers
v0x55e346ba4ab0_0 .net *"_ivl_4", 0 0, L_0x55e346bd1530;  1 drivers
v0x55e346ba4b90_0 .net *"_ivl_6", 0 0, L_0x55e346bd15a0;  1 drivers
v0x55e346ba4cc0_0 .net *"_ivl_8", 0 0, L_0x55e346bd16e0;  1 drivers
v0x55e346ba4da0_0 .net "a", 0 0, L_0x55e346bd1a80;  1 drivers
v0x55e346ba4e60_0 .net "b", 0 0, L_0x55e346bd1c50;  1 drivers
v0x55e346ba4f20_0 .net "cin", 0 0, L_0x55e346bd1cf0;  1 drivers
v0x55e346ba5070_0 .net "cout", 0 0, L_0x55e346bd1920;  1 drivers
v0x55e346ba5130_0 .net "diff", 0 0, L_0x55e346bd14c0;  1 drivers
S_0x55e346ba5290 .scope module, "S7" "halfsub" 9 131, 9 104 0, S_0x55e346b9f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "diff";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bd1e40 .functor XOR 1, L_0x55e346bd1bb0, L_0x55e346bd2530, C4<0>, C4<0>;
L_0x55e346bd1eb0 .functor XOR 1, L_0x55e346bd1e40, L_0x55e346bd2720, C4<0>, C4<0>;
L_0x55e346bd1f20 .functor NOT 1, L_0x55e346bd1bb0, C4<0>, C4<0>, C4<0>;
L_0x55e346bd1fc0 .functor AND 1, L_0x55e346bd1f20, L_0x55e346bd2530, C4<1>, C4<1>;
L_0x55e346bd2100 .functor XOR 1, L_0x55e346bd1bb0, L_0x55e346bd2530, C4<0>, C4<0>;
L_0x55e346bd2170 .functor NOT 1, L_0x55e346bd2100, C4<0>, C4<0>, C4<0>;
L_0x55e346bd2230 .functor AND 1, L_0x55e346bd2170, L_0x55e346bd2720, C4<1>, C4<1>;
L_0x55e346bd2340 .functor OR 1, L_0x55e346bd1fc0, L_0x55e346bd2230, C4<0>, C4<0>;
v0x55e346ba54a0_0 .net *"_ivl_0", 0 0, L_0x55e346bd1e40;  1 drivers
v0x55e346ba55a0_0 .net *"_ivl_10", 0 0, L_0x55e346bd2170;  1 drivers
v0x55e346ba5680_0 .net *"_ivl_12", 0 0, L_0x55e346bd2230;  1 drivers
v0x55e346ba5770_0 .net *"_ivl_4", 0 0, L_0x55e346bd1f20;  1 drivers
v0x55e346ba5850_0 .net *"_ivl_6", 0 0, L_0x55e346bd1fc0;  1 drivers
v0x55e346ba5980_0 .net *"_ivl_8", 0 0, L_0x55e346bd2100;  1 drivers
v0x55e346ba5a60_0 .net "a", 0 0, L_0x55e346bd1bb0;  1 drivers
v0x55e346ba5b20_0 .net "b", 0 0, L_0x55e346bd2530;  1 drivers
v0x55e346ba5be0_0 .net "cin", 0 0, L_0x55e346bd2720;  1 drivers
v0x55e346ba5d30_0 .net "cout", 0 0, L_0x55e346bd2340;  alias, 1 drivers
v0x55e346ba5df0_0 .net "diff", 0 0, L_0x55e346bd1eb0;  1 drivers
S_0x55e346ba65c0 .scope module, "vadder" "Volladdierer" 9 15, 9 87 0, S_0x55e346b9e560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a";
    .port_info 1 /INPUT 8 "in_b";
    .port_info 2 /OUTPUT 8 "out_sum";
    .port_info 3 /OUTPUT 1 "out_carry";
o0x7fa5e28f5f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55e346bac760_0 name=_ivl_81
v0x55e346bac860_0 .net "c", 7 0, L_0x55e346be6220;  1 drivers
v0x55e346bac940_0 .net "in_a", 7 0, v0x55e346b9cfd0_0;  alias, 1 drivers
v0x55e346bac9e0_0 .net "in_b", 7 0, v0x55e346b9cfd0_1;  alias, 1 drivers
v0x55e346bacaa0_0 .net "out_carry", 0 0, L_0x55e346bcd290;  alias, 1 drivers
v0x55e346bacb40_0 .net "out_sum", 7 0, L_0x55e346bcd750;  alias, 1 drivers
L_0x55e346bc9780 .part v0x55e346b9cfd0_0, 0, 1;
L_0x55e346bc9820 .part v0x55e346b9cfd0_1, 0, 1;
L_0x55e346bc9da0 .part v0x55e346b9cfd0_0, 1, 1;
L_0x55e346bc9ed0 .part v0x55e346b9cfd0_1, 1, 1;
L_0x55e346bca000 .part L_0x55e346be6220, 0, 1;
L_0x55e346bca610 .part v0x55e346b9cfd0_0, 2, 1;
L_0x55e346bca780 .part v0x55e346b9cfd0_1, 2, 1;
L_0x55e346bca8b0 .part L_0x55e346be6220, 1, 1;
L_0x55e346bcaf60 .part v0x55e346b9cfd0_0, 3, 1;
L_0x55e346bcb090 .part v0x55e346b9cfd0_1, 3, 1;
L_0x55e346bcb220 .part L_0x55e346be6220, 2, 1;
L_0x55e346bcb7e0 .part v0x55e346b9cfd0_0, 4, 1;
L_0x55e346bcb980 .part v0x55e346b9cfd0_1, 4, 1;
L_0x55e346bcbab0 .part L_0x55e346be6220, 3, 1;
L_0x55e346bcc110 .part v0x55e346b9cfd0_0, 5, 1;
L_0x55e346bcc240 .part v0x55e346b9cfd0_1, 5, 1;
L_0x55e346bcc400 .part L_0x55e346be6220, 4, 1;
L_0x55e346bcca40 .part v0x55e346b9cfd0_0, 6, 1;
L_0x55e346bccc10 .part v0x55e346b9cfd0_1, 6, 1;
L_0x55e346bcccb0 .part L_0x55e346be6220, 5, 1;
L_0x55e346bccb70 .part v0x55e346b9cfd0_0, 7, 1;
L_0x55e346bcd430 .part v0x55e346b9cfd0_1, 7, 1;
L_0x55e346bcd620 .part L_0x55e346be6220, 6, 1;
LS_0x55e346bcd750_0_0 .concat8 [ 1 1 1 1], L_0x55e346bc9270, L_0x55e346bc9930, L_0x55e346bca1a0, L_0x55e346bcaaa0;
LS_0x55e346bcd750_0_4 .concat8 [ 1 1 1 1], L_0x55e346bcb3c0, L_0x55e346bcbcf0, L_0x55e346bcc5a0, L_0x55e346bccf00;
L_0x55e346bcd750 .concat8 [ 4 4 0 0], LS_0x55e346bcd750_0_0, LS_0x55e346bcd750_0_4;
LS_0x55e346be6220_0_0 .concat [ 1 1 1 1], L_0x55e346bc9670, L_0x55e346bc9c90, L_0x55e346bca500, L_0x55e346bcae50;
LS_0x55e346be6220_0_4 .concat [ 1 1 1 1], L_0x55e346bcb6d0, L_0x55e346bcc000, L_0x55e346bcc930, o0x7fa5e28f5f48;
L_0x55e346be6220 .concat [ 4 4 0 0], LS_0x55e346be6220_0_0, LS_0x55e346be6220_0_4;
S_0x55e346ba67c0 .scope module, "FA0" "addierer" 9 94, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bc9200 .functor XOR 1, L_0x55e346bc9780, L_0x55e346bc9820, C4<0>, C4<0>;
L_0x7fa5e28a49b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e346bc9270 .functor XOR 1, L_0x55e346bc9200, L_0x7fa5e28a49b0, C4<0>, C4<0>;
L_0x55e346bc92e0 .functor AND 1, L_0x55e346bc9780, L_0x55e346bc9820, C4<1>, C4<1>;
L_0x55e346bc93f0 .functor AND 1, L_0x55e346bc9820, L_0x7fa5e28a49b0, C4<1>, C4<1>;
L_0x55e346bc94b0 .functor OR 1, L_0x55e346bc92e0, L_0x55e346bc93f0, C4<0>, C4<0>;
L_0x55e346bc95c0 .functor AND 1, L_0x55e346bc9780, L_0x7fa5e28a49b0, C4<1>, C4<1>;
L_0x55e346bc9670 .functor OR 1, L_0x55e346bc94b0, L_0x55e346bc95c0, C4<0>, C4<0>;
v0x55e346ba6a40_0 .net *"_ivl_0", 0 0, L_0x55e346bc9200;  1 drivers
v0x55e346ba6b40_0 .net *"_ivl_10", 0 0, L_0x55e346bc95c0;  1 drivers
v0x55e346ba6c20_0 .net *"_ivl_4", 0 0, L_0x55e346bc92e0;  1 drivers
v0x55e346ba6d10_0 .net *"_ivl_6", 0 0, L_0x55e346bc93f0;  1 drivers
v0x55e346ba6df0_0 .net *"_ivl_8", 0 0, L_0x55e346bc94b0;  1 drivers
v0x55e346ba6f20_0 .net "a", 0 0, L_0x55e346bc9780;  1 drivers
v0x55e346ba6fe0_0 .net "b", 0 0, L_0x55e346bc9820;  1 drivers
v0x55e346ba70a0_0 .net "cin", 0 0, L_0x7fa5e28a49b0;  1 drivers
v0x55e346ba7160_0 .net "cout", 0 0, L_0x55e346bc9670;  1 drivers
v0x55e346ba72b0_0 .net "sum", 0 0, L_0x55e346bc9270;  1 drivers
S_0x55e346ba7410 .scope module, "FA1" "addierer" 9 95, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bc98c0 .functor XOR 1, L_0x55e346bc9da0, L_0x55e346bc9ed0, C4<0>, C4<0>;
L_0x55e346bc9930 .functor XOR 1, L_0x55e346bc98c0, L_0x55e346bca000, C4<0>, C4<0>;
L_0x55e346bc99a0 .functor AND 1, L_0x55e346bc9da0, L_0x55e346bc9ed0, C4<1>, C4<1>;
L_0x55e346bc9a10 .functor AND 1, L_0x55e346bc9ed0, L_0x55e346bca000, C4<1>, C4<1>;
L_0x55e346bc9ad0 .functor OR 1, L_0x55e346bc99a0, L_0x55e346bc9a10, C4<0>, C4<0>;
L_0x55e346bc9be0 .functor AND 1, L_0x55e346bc9da0, L_0x55e346bca000, C4<1>, C4<1>;
L_0x55e346bc9c90 .functor OR 1, L_0x55e346bc9ad0, L_0x55e346bc9be0, C4<0>, C4<0>;
v0x55e346ba7640_0 .net *"_ivl_0", 0 0, L_0x55e346bc98c0;  1 drivers
v0x55e346ba7720_0 .net *"_ivl_10", 0 0, L_0x55e346bc9be0;  1 drivers
v0x55e346ba7800_0 .net *"_ivl_4", 0 0, L_0x55e346bc99a0;  1 drivers
v0x55e346ba78f0_0 .net *"_ivl_6", 0 0, L_0x55e346bc9a10;  1 drivers
v0x55e346ba79d0_0 .net *"_ivl_8", 0 0, L_0x55e346bc9ad0;  1 drivers
v0x55e346ba7b00_0 .net "a", 0 0, L_0x55e346bc9da0;  1 drivers
v0x55e346ba7bc0_0 .net "b", 0 0, L_0x55e346bc9ed0;  1 drivers
v0x55e346ba7c80_0 .net "cin", 0 0, L_0x55e346bca000;  1 drivers
v0x55e346ba7d40_0 .net "cout", 0 0, L_0x55e346bc9c90;  1 drivers
v0x55e346ba7e90_0 .net "sum", 0 0, L_0x55e346bc9930;  1 drivers
S_0x55e346ba7ff0 .scope module, "FA2" "addierer" 9 96, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bca130 .functor XOR 1, L_0x55e346bca610, L_0x55e346bca780, C4<0>, C4<0>;
L_0x55e346bca1a0 .functor XOR 1, L_0x55e346bca130, L_0x55e346bca8b0, C4<0>, C4<0>;
L_0x55e346bca210 .functor AND 1, L_0x55e346bca610, L_0x55e346bca780, C4<1>, C4<1>;
L_0x55e346bca280 .functor AND 1, L_0x55e346bca780, L_0x55e346bca8b0, C4<1>, C4<1>;
L_0x55e346bca340 .functor OR 1, L_0x55e346bca210, L_0x55e346bca280, C4<0>, C4<0>;
L_0x55e346bca450 .functor AND 1, L_0x55e346bca610, L_0x55e346bca8b0, C4<1>, C4<1>;
L_0x55e346bca500 .functor OR 1, L_0x55e346bca340, L_0x55e346bca450, C4<0>, C4<0>;
v0x55e346ba8230_0 .net *"_ivl_0", 0 0, L_0x55e346bca130;  1 drivers
v0x55e346ba8310_0 .net *"_ivl_10", 0 0, L_0x55e346bca450;  1 drivers
v0x55e346ba83f0_0 .net *"_ivl_4", 0 0, L_0x55e346bca210;  1 drivers
v0x55e346ba84e0_0 .net *"_ivl_6", 0 0, L_0x55e346bca280;  1 drivers
v0x55e346ba85c0_0 .net *"_ivl_8", 0 0, L_0x55e346bca340;  1 drivers
v0x55e346ba86f0_0 .net "a", 0 0, L_0x55e346bca610;  1 drivers
v0x55e346ba87b0_0 .net "b", 0 0, L_0x55e346bca780;  1 drivers
v0x55e346ba8870_0 .net "cin", 0 0, L_0x55e346bca8b0;  1 drivers
v0x55e346ba8930_0 .net "cout", 0 0, L_0x55e346bca500;  1 drivers
v0x55e346ba8a80_0 .net "sum", 0 0, L_0x55e346bca1a0;  1 drivers
S_0x55e346ba8be0 .scope module, "FA3" "addierer" 9 97, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcaa30 .functor XOR 1, L_0x55e346bcaf60, L_0x55e346bcb090, C4<0>, C4<0>;
L_0x55e346bcaaa0 .functor XOR 1, L_0x55e346bcaa30, L_0x55e346bcb220, C4<0>, C4<0>;
L_0x55e346bcab10 .functor AND 1, L_0x55e346bcaf60, L_0x55e346bcb090, C4<1>, C4<1>;
L_0x55e346bcabd0 .functor AND 1, L_0x55e346bcb090, L_0x55e346bcb220, C4<1>, C4<1>;
L_0x55e346bcac90 .functor OR 1, L_0x55e346bcab10, L_0x55e346bcabd0, C4<0>, C4<0>;
L_0x55e346bcada0 .functor AND 1, L_0x55e346bcaf60, L_0x55e346bcb220, C4<1>, C4<1>;
L_0x55e346bcae50 .functor OR 1, L_0x55e346bcac90, L_0x55e346bcada0, C4<0>, C4<0>;
v0x55e346ba8df0_0 .net *"_ivl_0", 0 0, L_0x55e346bcaa30;  1 drivers
v0x55e346ba8ef0_0 .net *"_ivl_10", 0 0, L_0x55e346bcada0;  1 drivers
v0x55e346ba8fd0_0 .net *"_ivl_4", 0 0, L_0x55e346bcab10;  1 drivers
v0x55e346ba90c0_0 .net *"_ivl_6", 0 0, L_0x55e346bcabd0;  1 drivers
v0x55e346ba91a0_0 .net *"_ivl_8", 0 0, L_0x55e346bcac90;  1 drivers
v0x55e346ba92d0_0 .net "a", 0 0, L_0x55e346bcaf60;  1 drivers
v0x55e346ba9390_0 .net "b", 0 0, L_0x55e346bcb090;  1 drivers
v0x55e346ba9450_0 .net "cin", 0 0, L_0x55e346bcb220;  1 drivers
v0x55e346ba9510_0 .net "cout", 0 0, L_0x55e346bcae50;  1 drivers
v0x55e346ba9660_0 .net "sum", 0 0, L_0x55e346bcaaa0;  1 drivers
S_0x55e346ba97c0 .scope module, "FA4" "addierer" 9 98, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcb350 .functor XOR 1, L_0x55e346bcb7e0, L_0x55e346bcb980, C4<0>, C4<0>;
L_0x55e346bcb3c0 .functor XOR 1, L_0x55e346bcb350, L_0x55e346bcbab0, C4<0>, C4<0>;
L_0x55e346bcb430 .functor AND 1, L_0x55e346bcb7e0, L_0x55e346bcb980, C4<1>, C4<1>;
L_0x55e346bcb4a0 .functor AND 1, L_0x55e346bcb980, L_0x55e346bcbab0, C4<1>, C4<1>;
L_0x55e346bcb510 .functor OR 1, L_0x55e346bcb430, L_0x55e346bcb4a0, C4<0>, C4<0>;
L_0x55e346bcb620 .functor AND 1, L_0x55e346bcb7e0, L_0x55e346bcbab0, C4<1>, C4<1>;
L_0x55e346bcb6d0 .functor OR 1, L_0x55e346bcb510, L_0x55e346bcb620, C4<0>, C4<0>;
v0x55e346ba9a20_0 .net *"_ivl_0", 0 0, L_0x55e346bcb350;  1 drivers
v0x55e346ba9b20_0 .net *"_ivl_10", 0 0, L_0x55e346bcb620;  1 drivers
v0x55e346ba9c00_0 .net *"_ivl_4", 0 0, L_0x55e346bcb430;  1 drivers
v0x55e346ba9cc0_0 .net *"_ivl_6", 0 0, L_0x55e346bcb4a0;  1 drivers
v0x55e346ba9da0_0 .net *"_ivl_8", 0 0, L_0x55e346bcb510;  1 drivers
v0x55e346ba9ed0_0 .net "a", 0 0, L_0x55e346bcb7e0;  1 drivers
v0x55e346ba9f90_0 .net "b", 0 0, L_0x55e346bcb980;  1 drivers
v0x55e346baa050_0 .net "cin", 0 0, L_0x55e346bcbab0;  1 drivers
v0x55e346baa110_0 .net "cout", 0 0, L_0x55e346bcb6d0;  1 drivers
v0x55e346baa260_0 .net "sum", 0 0, L_0x55e346bcb3c0;  1 drivers
S_0x55e346baa3c0 .scope module, "FA5" "addierer" 9 99, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcb910 .functor XOR 1, L_0x55e346bcc110, L_0x55e346bcc240, C4<0>, C4<0>;
L_0x55e346bcbcf0 .functor XOR 1, L_0x55e346bcb910, L_0x55e346bcc400, C4<0>, C4<0>;
L_0x55e346bcbd60 .functor AND 1, L_0x55e346bcc110, L_0x55e346bcc240, C4<1>, C4<1>;
L_0x55e346bcbdd0 .functor AND 1, L_0x55e346bcc240, L_0x55e346bcc400, C4<1>, C4<1>;
L_0x55e346bcbe40 .functor OR 1, L_0x55e346bcbd60, L_0x55e346bcbdd0, C4<0>, C4<0>;
L_0x55e346bcbf50 .functor AND 1, L_0x55e346bcc110, L_0x55e346bcc400, C4<1>, C4<1>;
L_0x55e346bcc000 .functor OR 1, L_0x55e346bcbe40, L_0x55e346bcbf50, C4<0>, C4<0>;
v0x55e346baa5d0_0 .net *"_ivl_0", 0 0, L_0x55e346bcb910;  1 drivers
v0x55e346baa6d0_0 .net *"_ivl_10", 0 0, L_0x55e346bcbf50;  1 drivers
v0x55e346baa7b0_0 .net *"_ivl_4", 0 0, L_0x55e346bcbd60;  1 drivers
v0x55e346baa8a0_0 .net *"_ivl_6", 0 0, L_0x55e346bcbdd0;  1 drivers
v0x55e346baa980_0 .net *"_ivl_8", 0 0, L_0x55e346bcbe40;  1 drivers
v0x55e346baaab0_0 .net "a", 0 0, L_0x55e346bcc110;  1 drivers
v0x55e346baab70_0 .net "b", 0 0, L_0x55e346bcc240;  1 drivers
v0x55e346baac30_0 .net "cin", 0 0, L_0x55e346bcc400;  1 drivers
v0x55e346baacf0_0 .net "cout", 0 0, L_0x55e346bcc000;  1 drivers
v0x55e346baae40_0 .net "sum", 0 0, L_0x55e346bcbcf0;  1 drivers
S_0x55e346baafa0 .scope module, "FA6" "addierer" 9 100, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcc530 .functor XOR 1, L_0x55e346bcca40, L_0x55e346bccc10, C4<0>, C4<0>;
L_0x55e346bcc5a0 .functor XOR 1, L_0x55e346bcc530, L_0x55e346bcccb0, C4<0>, C4<0>;
L_0x55e346bcc610 .functor AND 1, L_0x55e346bcca40, L_0x55e346bccc10, C4<1>, C4<1>;
L_0x55e346bcc680 .functor AND 1, L_0x55e346bccc10, L_0x55e346bcccb0, C4<1>, C4<1>;
L_0x55e346bcc770 .functor OR 1, L_0x55e346bcc610, L_0x55e346bcc680, C4<0>, C4<0>;
L_0x55e346bcc880 .functor AND 1, L_0x55e346bcca40, L_0x55e346bcccb0, C4<1>, C4<1>;
L_0x55e346bcc930 .functor OR 1, L_0x55e346bcc770, L_0x55e346bcc880, C4<0>, C4<0>;
v0x55e346bab1b0_0 .net *"_ivl_0", 0 0, L_0x55e346bcc530;  1 drivers
v0x55e346bab2b0_0 .net *"_ivl_10", 0 0, L_0x55e346bcc880;  1 drivers
v0x55e346bab390_0 .net *"_ivl_4", 0 0, L_0x55e346bcc610;  1 drivers
v0x55e346bab480_0 .net *"_ivl_6", 0 0, L_0x55e346bcc680;  1 drivers
v0x55e346bab560_0 .net *"_ivl_8", 0 0, L_0x55e346bcc770;  1 drivers
v0x55e346bab690_0 .net "a", 0 0, L_0x55e346bcca40;  1 drivers
v0x55e346bab750_0 .net "b", 0 0, L_0x55e346bccc10;  1 drivers
v0x55e346bab810_0 .net "cin", 0 0, L_0x55e346bcccb0;  1 drivers
v0x55e346bab8d0_0 .net "cout", 0 0, L_0x55e346bcc930;  1 drivers
v0x55e346baba20_0 .net "sum", 0 0, L_0x55e346bcc5a0;  1 drivers
S_0x55e346babb80 .scope module, "FA7" "addierer" 9 101, 9 76 0, S_0x55e346ba65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55e346bcce90 .functor XOR 1, L_0x55e346bccb70, L_0x55e346bcd430, C4<0>, C4<0>;
L_0x55e346bccf00 .functor XOR 1, L_0x55e346bcce90, L_0x55e346bcd620, C4<0>, C4<0>;
L_0x55e346bccf70 .functor AND 1, L_0x55e346bccb70, L_0x55e346bcd430, C4<1>, C4<1>;
L_0x55e346bccfe0 .functor AND 1, L_0x55e346bcd430, L_0x55e346bcd620, C4<1>, C4<1>;
L_0x55e346bcd0d0 .functor OR 1, L_0x55e346bccf70, L_0x55e346bccfe0, C4<0>, C4<0>;
L_0x55e346bcd1e0 .functor AND 1, L_0x55e346bccb70, L_0x55e346bcd620, C4<1>, C4<1>;
L_0x55e346bcd290 .functor OR 1, L_0x55e346bcd0d0, L_0x55e346bcd1e0, C4<0>, C4<0>;
v0x55e346babd90_0 .net *"_ivl_0", 0 0, L_0x55e346bcce90;  1 drivers
v0x55e346babe90_0 .net *"_ivl_10", 0 0, L_0x55e346bcd1e0;  1 drivers
v0x55e346babf70_0 .net *"_ivl_4", 0 0, L_0x55e346bccf70;  1 drivers
v0x55e346bac060_0 .net *"_ivl_6", 0 0, L_0x55e346bccfe0;  1 drivers
v0x55e346bac140_0 .net *"_ivl_8", 0 0, L_0x55e346bcd0d0;  1 drivers
v0x55e346bac270_0 .net "a", 0 0, L_0x55e346bccb70;  1 drivers
v0x55e346bac330_0 .net "b", 0 0, L_0x55e346bcd430;  1 drivers
v0x55e346bac3f0_0 .net "cin", 0 0, L_0x55e346bcd620;  1 drivers
v0x55e346bac4b0_0 .net "cout", 0 0, L_0x55e346bcd290;  alias, 1 drivers
v0x55e346bac600_0 .net "sum", 0 0, L_0x55e346bccf00;  1 drivers
S_0x55e346badcd0 .scope module, "pc" "counter" 2 45, 10 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "down";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "set";
    .port_info 4 /INPUT 8 "in";
    .port_info 5 /INPUT 1 "oe";
    .port_info 6 /OUTPUT 8 "out";
o0x7fa5e28f6338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e346badf50_0 name=_ivl_0
v0x55e346bae050_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
L_0x7fa5e28a4a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e346bae110_0 .net "down", 0 0, L_0x7fa5e28a4a40;  1 drivers
v0x55e346bae1e0_0 .net8 "in", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346bae280_0 .net "oe", 0 0, L_0x55e346bbf3c0;  alias, 1 drivers
v0x55e346bae340_0 .net8 "out", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346bae400_0 .var "r_out", 7 0;
v0x55e346bae4e0_0 .net "reset", 0 0, v0x55e346bbc820_0;  alias, 1 drivers
v0x55e346bae5d0_0 .net "set", 0 0, L_0x55e346bc0050;  alias, 1 drivers
L_0x55e346bd2df0 .functor MUXZ 8, o0x7fa5e28f6338, v0x55e346bae400_0, L_0x55e346bbf3c0, C4<>;
S_0x55e346bae840 .scope module, "rolo" "control" 2 31, 11 3 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "state";
    .port_info 1 /INPUT 3 "operand1";
    .port_info 2 /INPUT 3 "operand2";
    .port_info 3 /INPUT 1 "flag_carry";
    .port_info 4 /INPUT 1 "flag_zero";
    .port_info 5 /OUTPUT 1 "c_ii";
    .port_info 6 /OUTPUT 1 "c_ci";
    .port_info 7 /OUTPUT 1 "c_co";
    .port_info 8 /OUTPUT 1 "c_cs";
    .port_info 9 /OUTPUT 1 "c_rfi";
    .port_info 10 /OUTPUT 1 "c_rfo";
    .port_info 11 /OUTPUT 1 "c_eo";
    .port_info 12 /OUTPUT 1 "c_ee";
    .port_info 13 /OUTPUT 1 "c_mi";
    .port_info 14 /OUTPUT 1 "c_ro";
    .port_info 15 /OUTPUT 1 "c_ri";
    .port_info 16 /OUTPUT 1 "c_so";
    .port_info 17 /OUTPUT 1 "c_sd";
    .port_info 18 /OUTPUT 1 "c_si";
    .port_info 19 /OUTPUT 1 "c_halt";
L_0x55e346bbcd20 .functor AND 1, L_0x55e346bbcc80, v0x55e346bad1e0_0, C4<1>, C4<1>;
L_0x55e346bbcde0 .functor OR 1, L_0x55e346bbcb50, L_0x55e346bbcd20, C4<0>, C4<0>;
L_0x55e346bbcfe0 .functor NOT 1, v0x55e346bad1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e346bbd0e0 .functor AND 1, L_0x55e346bbcef0, L_0x55e346bbcfe0, C4<1>, C4<1>;
L_0x55e346bbd1a0 .functor OR 1, L_0x55e346bbcde0, L_0x55e346bbd0e0, C4<0>, C4<0>;
L_0x55e346bbd3a0 .functor AND 1, L_0x55e346bbd2b0, v0x55e346bad120_0, C4<1>, C4<1>;
L_0x55e346bbd4a0 .functor OR 1, L_0x55e346bbd1a0, L_0x55e346bbd3a0, C4<0>, C4<0>;
L_0x55e346bbd6f0 .functor NOT 1, v0x55e346bad120_0, C4<0>, C4<0>, C4<0>;
L_0x55e346bbd7b0 .functor AND 1, L_0x55e346bbd600, L_0x55e346bbd6f0, C4<1>, C4<1>;
L_0x55e346bbd870 .functor OR 1, L_0x55e346bbd4a0, L_0x55e346bbd7b0, C4<0>, C4<0>;
L_0x55e346bbe050 .functor AND 1, L_0x55e346bbdf50, L_0x55e346bbd870, C4<1>, C4<1>;
L_0x55e346bbe2f0 .functor AND 1, L_0x55e346bbf570, L_0x55e346bbd870, C4<1>, C4<1>;
L_0x7fa5e28a3018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55e346baec70_0 .net/2u *"_ivl_0", 2 0, L_0x7fa5e28a3018;  1 drivers
L_0x7fa5e28a35b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346baed70_0 .net/2s *"_ivl_100", 1 0, L_0x7fa5e28a35b8;  1 drivers
L_0x7fa5e28a3600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346baee50_0 .net/2s *"_ivl_102", 1 0, L_0x7fa5e28a3600;  1 drivers
v0x55e346baef10_0 .net *"_ivl_104", 1 0, L_0x55e346bbf090;  1 drivers
v0x55e346baeff0_0 .net *"_ivl_106", 1 0, L_0x55e346bbef00;  1 drivers
v0x55e346baf120_0 .net *"_ivl_11", 0 0, L_0x55e346bbcde0;  1 drivers
L_0x7fa5e28a3648 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x55e346baf1e0_0 .net/2u *"_ivl_110", 7 0, L_0x7fa5e28a3648;  1 drivers
v0x55e346baf2c0_0 .net *"_ivl_112", 0 0, L_0x55e346bbf570;  1 drivers
v0x55e346baf380_0 .net *"_ivl_114", 0 0, L_0x55e346bbe2f0;  1 drivers
L_0x7fa5e28a3690 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346baf4f0_0 .net/2s *"_ivl_116", 1 0, L_0x7fa5e28a3690;  1 drivers
L_0x7fa5e28a36d8 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x55e346baf5d0_0 .net/2u *"_ivl_118", 7 0, L_0x7fa5e28a36d8;  1 drivers
L_0x7fa5e28a30a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55e346baf6b0_0 .net/2u *"_ivl_12", 2 0, L_0x7fa5e28a30a8;  1 drivers
v0x55e346baf790_0 .net *"_ivl_120", 0 0, L_0x55e346bbf720;  1 drivers
L_0x7fa5e28a3720 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346baf850_0 .net/2s *"_ivl_122", 1 0, L_0x7fa5e28a3720;  1 drivers
L_0x7fa5e28a3768 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x55e346baf930_0 .net/2u *"_ivl_124", 7 0, L_0x7fa5e28a3768;  1 drivers
v0x55e346bafa10_0 .net *"_ivl_126", 0 0, L_0x55e346bbf8e0;  1 drivers
L_0x7fa5e28a37b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bafad0_0 .net/2s *"_ivl_128", 1 0, L_0x7fa5e28a37b0;  1 drivers
L_0x7fa5e28a37f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bafcc0_0 .net/2s *"_ivl_130", 1 0, L_0x7fa5e28a37f8;  1 drivers
v0x55e346bafda0_0 .net *"_ivl_132", 1 0, L_0x55e346bbf9d0;  1 drivers
v0x55e346bafe80_0 .net *"_ivl_134", 1 0, L_0x55e346bbfc40;  1 drivers
v0x55e346baff60_0 .net *"_ivl_136", 1 0, L_0x55e346bbfdd0;  1 drivers
v0x55e346bb0040_0 .net *"_ivl_14", 0 0, L_0x55e346bbcef0;  1 drivers
L_0x7fa5e28a3840 .functor BUFT 1, C4<00001001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0100_0 .net/2u *"_ivl_140", 7 0, L_0x7fa5e28a3840;  1 drivers
v0x55e346bb01e0_0 .net *"_ivl_142", 0 0, L_0x55e346bc0140;  1 drivers
L_0x7fa5e28a3888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb02a0_0 .net/2s *"_ivl_144", 1 0, L_0x7fa5e28a3888;  1 drivers
L_0x7fa5e28a38d0 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0380_0 .net/2u *"_ivl_146", 7 0, L_0x7fa5e28a38d0;  1 drivers
v0x55e346bb0460_0 .net *"_ivl_148", 0 0, L_0x55e346bc0330;  1 drivers
L_0x7fa5e28a3918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0520_0 .net/2s *"_ivl_150", 1 0, L_0x7fa5e28a3918;  1 drivers
L_0x7fa5e28a3960 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0600_0 .net/2u *"_ivl_152", 7 0, L_0x7fa5e28a3960;  1 drivers
v0x55e346bb06e0_0 .net *"_ivl_154", 0 0, L_0x55e346bc0630;  1 drivers
L_0x7fa5e28a39a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb07a0_0 .net/2s *"_ivl_156", 1 0, L_0x7fa5e28a39a8;  1 drivers
L_0x7fa5e28a39f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0880_0 .net/2s *"_ivl_158", 1 0, L_0x7fa5e28a39f0;  1 drivers
v0x55e346bb0960_0 .net *"_ivl_16", 0 0, L_0x55e346bbcfe0;  1 drivers
v0x55e346bb0a40_0 .net *"_ivl_160", 1 0, L_0x55e346bc0830;  1 drivers
v0x55e346bb0b20_0 .net *"_ivl_162", 1 0, L_0x55e346bc09c0;  1 drivers
v0x55e346bb0c00_0 .net *"_ivl_164", 1 0, L_0x55e346bc0c70;  1 drivers
L_0x7fa5e28a3a38 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0ce0_0 .net/2u *"_ivl_168", 7 0, L_0x7fa5e28a3a38;  1 drivers
v0x55e346bb0dc0_0 .net *"_ivl_170", 0 0, L_0x55e346bc0a60;  1 drivers
L_0x7fa5e28a3a80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0e80_0 .net/2s *"_ivl_172", 1 0, L_0x7fa5e28a3a80;  1 drivers
L_0x7fa5e28a3ac8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55e346bb0f60_0 .net/2u *"_ivl_174", 7 0, L_0x7fa5e28a3ac8;  1 drivers
v0x55e346bb1040_0 .net *"_ivl_176", 0 0, L_0x55e346bc1230;  1 drivers
L_0x7fa5e28a3b10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb1100_0 .net/2s *"_ivl_178", 1 0, L_0x7fa5e28a3b10;  1 drivers
L_0x7fa5e28a3b58 .functor BUFT 1, C4<00010001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb11e0_0 .net/2u *"_ivl_180", 7 0, L_0x7fa5e28a3b58;  1 drivers
v0x55e346bb12c0_0 .net *"_ivl_182", 0 0, L_0x55e346bc1460;  1 drivers
L_0x7fa5e28a3ba0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb1380_0 .net/2s *"_ivl_184", 1 0, L_0x7fa5e28a3ba0;  1 drivers
L_0x7fa5e28a3be8 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb1460_0 .net/2u *"_ivl_186", 7 0, L_0x7fa5e28a3be8;  1 drivers
v0x55e346bb1540_0 .net *"_ivl_188", 0 0, L_0x55e346bc1550;  1 drivers
v0x55e346bb1600_0 .net *"_ivl_19", 0 0, L_0x55e346bbd0e0;  1 drivers
L_0x7fa5e28a3c30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb16c0_0 .net/2s *"_ivl_190", 1 0, L_0x7fa5e28a3c30;  1 drivers
L_0x7fa5e28a3c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb17a0_0 .net/2s *"_ivl_192", 1 0, L_0x7fa5e28a3c78;  1 drivers
v0x55e346bb1880_0 .net *"_ivl_194", 1 0, L_0x55e346bc1790;  1 drivers
v0x55e346bb1960_0 .net *"_ivl_196", 1 0, L_0x55e346bc1920;  1 drivers
v0x55e346bb1a40_0 .net *"_ivl_198", 1 0, L_0x55e346bc1c10;  1 drivers
v0x55e346bb1b20_0 .net *"_ivl_2", 0 0, L_0x55e346bbcb50;  1 drivers
v0x55e346bb1be0_0 .net *"_ivl_200", 1 0, L_0x55e346bc1da0;  1 drivers
L_0x7fa5e28a3cc0 .functor BUFT 1, C4<00001001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb1cc0_0 .net/2u *"_ivl_204", 7 0, L_0x7fa5e28a3cc0;  1 drivers
v0x55e346bb1da0_0 .net *"_ivl_206", 0 0, L_0x55e346bc2190;  1 drivers
L_0x7fa5e28a3d08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb1e60_0 .net/2s *"_ivl_208", 1 0, L_0x7fa5e28a3d08;  1 drivers
v0x55e346bb1f40_0 .net *"_ivl_21", 0 0, L_0x55e346bbd1a0;  1 drivers
L_0x7fa5e28a3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2000_0 .net/2s *"_ivl_210", 1 0, L_0x7fa5e28a3d50;  1 drivers
v0x55e346bb20e0_0 .net *"_ivl_212", 1 0, L_0x55e346bc2400;  1 drivers
L_0x7fa5e28a3d98 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x55e346bb21c0_0 .net/2u *"_ivl_216", 7 0, L_0x7fa5e28a3d98;  1 drivers
v0x55e346bb22a0_0 .net *"_ivl_218", 0 0, L_0x55e346bc2810;  1 drivers
L_0x7fa5e28a30f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2360_0 .net/2u *"_ivl_22", 2 0, L_0x7fa5e28a30f0;  1 drivers
L_0x7fa5e28a3de0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2440_0 .net/2s *"_ivl_220", 1 0, L_0x7fa5e28a3de0;  1 drivers
L_0x7fa5e28a3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2930_0 .net/2s *"_ivl_222", 1 0, L_0x7fa5e28a3e28;  1 drivers
v0x55e346bb2a10_0 .net *"_ivl_224", 1 0, L_0x55e346bc2900;  1 drivers
L_0x7fa5e28a3e70 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2af0_0 .net/2u *"_ivl_228", 7 0, L_0x7fa5e28a3e70;  1 drivers
v0x55e346bb2bd0_0 .net *"_ivl_230", 0 0, L_0x55e346bc2d20;  1 drivers
L_0x7fa5e28a3eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2c90_0 .net/2s *"_ivl_232", 1 0, L_0x7fa5e28a3eb8;  1 drivers
L_0x7fa5e28a3f00 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2d70_0 .net/2u *"_ivl_234", 7 0, L_0x7fa5e28a3f00;  1 drivers
v0x55e346bb2e50_0 .net *"_ivl_236", 0 0, L_0x55e346bc2fc0;  1 drivers
L_0x7fa5e28a3f48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb2f10_0 .net/2s *"_ivl_238", 1 0, L_0x7fa5e28a3f48;  1 drivers
v0x55e346bb2ff0_0 .net *"_ivl_24", 0 0, L_0x55e346bbd2b0;  1 drivers
L_0x7fa5e28a3f90 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x55e346bb30b0_0 .net/2u *"_ivl_240", 7 0, L_0x7fa5e28a3f90;  1 drivers
v0x55e346bb3190_0 .net *"_ivl_242", 0 0, L_0x55e346bc30b0;  1 drivers
L_0x7fa5e28a3fd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3250_0 .net/2s *"_ivl_244", 1 0, L_0x7fa5e28a3fd8;  1 drivers
L_0x7fa5e28a4020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3330_0 .net/2s *"_ivl_246", 1 0, L_0x7fa5e28a4020;  1 drivers
v0x55e346bb3410_0 .net *"_ivl_248", 1 0, L_0x55e346bc3360;  1 drivers
v0x55e346bb34f0_0 .net *"_ivl_250", 1 0, L_0x55e346bc34f0;  1 drivers
v0x55e346bb35d0_0 .net *"_ivl_252", 1 0, L_0x55e346bc3850;  1 drivers
L_0x7fa5e28a4068 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0x55e346bb36b0_0 .net/2u *"_ivl_256", 7 0, L_0x7fa5e28a4068;  1 drivers
v0x55e346bb3790_0 .net *"_ivl_258", 0 0, L_0x55e346bc3cb0;  1 drivers
L_0x7fa5e28a40b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3850_0 .net/2s *"_ivl_260", 1 0, L_0x7fa5e28a40b0;  1 drivers
L_0x7fa5e28a40f8 .functor BUFT 1, C4<00000111>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3930_0 .net/2u *"_ivl_262", 7 0, L_0x7fa5e28a40f8;  1 drivers
v0x55e346bb3a10_0 .net *"_ivl_264", 0 0, L_0x55e346bc3da0;  1 drivers
L_0x7fa5e28a4140 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3ad0_0 .net/2s *"_ivl_266", 1 0, L_0x7fa5e28a4140;  1 drivers
L_0x7fa5e28a4188 .functor BUFT 1, C4<00010001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3bb0_0 .net/2u *"_ivl_268", 7 0, L_0x7fa5e28a4188;  1 drivers
v0x55e346bb3c90_0 .net *"_ivl_27", 0 0, L_0x55e346bbd3a0;  1 drivers
v0x55e346bb3d50_0 .net *"_ivl_270", 0 0, L_0x55e346bc4080;  1 drivers
L_0x7fa5e28a41d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3e10_0 .net/2s *"_ivl_272", 1 0, L_0x7fa5e28a41d0;  1 drivers
L_0x7fa5e28a4218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb3ef0_0 .net/2s *"_ivl_274", 1 0, L_0x7fa5e28a4218;  1 drivers
v0x55e346bb3fd0_0 .net *"_ivl_276", 1 0, L_0x55e346bc4170;  1 drivers
v0x55e346bb40b0_0 .net *"_ivl_278", 1 0, L_0x55e346bc4500;  1 drivers
v0x55e346bb4190_0 .net *"_ivl_280", 1 0, L_0x55e346bc4690;  1 drivers
L_0x7fa5e28a4260 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4270_0 .net/2u *"_ivl_284", 7 0, L_0x7fa5e28a4260;  1 drivers
v0x55e346bb4350_0 .net *"_ivl_286", 0 0, L_0x55e346bc4b20;  1 drivers
L_0x7fa5e28a42a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4410_0 .net/2s *"_ivl_288", 1 0, L_0x7fa5e28a42a8;  1 drivers
v0x55e346bb44f0_0 .net *"_ivl_29", 0 0, L_0x55e346bbd4a0;  1 drivers
L_0x7fa5e28a42f0 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb45b0_0 .net/2u *"_ivl_290", 7 0, L_0x7fa5e28a42f0;  1 drivers
v0x55e346bb4690_0 .net *"_ivl_292", 0 0, L_0x55e346bc4e30;  1 drivers
L_0x7fa5e28a4338 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4750_0 .net/2s *"_ivl_294", 1 0, L_0x7fa5e28a4338;  1 drivers
L_0x7fa5e28a4380 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4830_0 .net/2u *"_ivl_296", 7 0, L_0x7fa5e28a4380;  1 drivers
v0x55e346bb4910_0 .net *"_ivl_298", 0 0, L_0x55e346bc4f20;  1 drivers
L_0x7fa5e28a3138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55e346bb49d0_0 .net/2u *"_ivl_30", 2 0, L_0x7fa5e28a3138;  1 drivers
L_0x7fa5e28a43c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4ab0_0 .net/2s *"_ivl_300", 1 0, L_0x7fa5e28a43c8;  1 drivers
L_0x7fa5e28a4410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4b90_0 .net/2s *"_ivl_302", 1 0, L_0x7fa5e28a4410;  1 drivers
v0x55e346bb4c70_0 .net *"_ivl_304", 1 0, L_0x55e346bc5240;  1 drivers
v0x55e346bb4d50_0 .net *"_ivl_306", 1 0, L_0x55e346bc53d0;  1 drivers
v0x55e346bb4e30_0 .net *"_ivl_308", 1 0, L_0x55e346bc57a0;  1 drivers
L_0x7fa5e28a4458 .functor BUFT 1, C4<00010001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb4f10_0 .net/2u *"_ivl_312", 7 0, L_0x7fa5e28a4458;  1 drivers
v0x55e346bb4ff0_0 .net *"_ivl_314", 0 0, L_0x55e346bc5c70;  1 drivers
L_0x7fa5e28a44a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb50b0_0 .net/2s *"_ivl_316", 1 0, L_0x7fa5e28a44a0;  1 drivers
L_0x7fa5e28a44e8 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5190_0 .net/2u *"_ivl_318", 7 0, L_0x7fa5e28a44e8;  1 drivers
v0x55e346bb5270_0 .net *"_ivl_32", 0 0, L_0x55e346bbd600;  1 drivers
v0x55e346bb5330_0 .net *"_ivl_320", 0 0, L_0x55e346bc5d60;  1 drivers
L_0x7fa5e28a4530 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb53f0_0 .net/2s *"_ivl_322", 1 0, L_0x7fa5e28a4530;  1 drivers
L_0x7fa5e28a4578 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb54d0_0 .net/2u *"_ivl_324", 7 0, L_0x7fa5e28a4578;  1 drivers
v0x55e346bb55b0_0 .net *"_ivl_326", 0 0, L_0x55e346bc64c0;  1 drivers
L_0x7fa5e28a45c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5670_0 .net/2s *"_ivl_328", 1 0, L_0x7fa5e28a45c0;  1 drivers
L_0x7fa5e28a4608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5750_0 .net/2s *"_ivl_330", 1 0, L_0x7fa5e28a4608;  1 drivers
v0x55e346bb5830_0 .net *"_ivl_332", 1 0, L_0x55e346bc65b0;  1 drivers
v0x55e346bb5910_0 .net *"_ivl_334", 1 0, L_0x55e346bc69b0;  1 drivers
v0x55e346bb59f0_0 .net *"_ivl_336", 1 0, L_0x55e346bc6b40;  1 drivers
v0x55e346bb5ad0_0 .net *"_ivl_34", 0 0, L_0x55e346bbd6f0;  1 drivers
L_0x7fa5e28a4650 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5bb0_0 .net/2u *"_ivl_340", 7 0, L_0x7fa5e28a4650;  1 drivers
v0x55e346bb5c90_0 .net *"_ivl_342", 0 0, L_0x55e346bc7090;  1 drivers
L_0x7fa5e28a4698 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5d50_0 .net/2s *"_ivl_344", 1 0, L_0x7fa5e28a4698;  1 drivers
L_0x7fa5e28a46e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb5e30_0 .net/2s *"_ivl_346", 1 0, L_0x7fa5e28a46e0;  1 drivers
v0x55e346bb6720_0 .net *"_ivl_348", 1 0, L_0x55e346bc7410;  1 drivers
L_0x7fa5e28a4728 .functor BUFT 1, C4<00010001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb6800_0 .net/2u *"_ivl_352", 7 0, L_0x7fa5e28a4728;  1 drivers
v0x55e346bb68e0_0 .net *"_ivl_354", 0 0, L_0x55e346bc7930;  1 drivers
L_0x7fa5e28a4770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb69a0_0 .net/2s *"_ivl_356", 1 0, L_0x7fa5e28a4770;  1 drivers
L_0x7fa5e28a47b8 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb6a80_0 .net/2u *"_ivl_358", 7 0, L_0x7fa5e28a47b8;  1 drivers
v0x55e346bb6b60_0 .net *"_ivl_360", 0 0, L_0x55e346bc7a20;  1 drivers
L_0x7fa5e28a4800 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb6c20_0 .net/2s *"_ivl_362", 1 0, L_0x7fa5e28a4800;  1 drivers
L_0x7fa5e28a4848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb6d00_0 .net/2s *"_ivl_364", 1 0, L_0x7fa5e28a4848;  1 drivers
v0x55e346bb6de0_0 .net *"_ivl_366", 1 0, L_0x55e346bc7dc0;  1 drivers
v0x55e346bb6ec0_0 .net *"_ivl_368", 1 0, L_0x55e346bc7f50;  1 drivers
v0x55e346bb6fa0_0 .net *"_ivl_37", 0 0, L_0x55e346bbd7b0;  1 drivers
L_0x7fa5e28a4890 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7060_0 .net/2u *"_ivl_372", 7 0, L_0x7fa5e28a4890;  1 drivers
v0x55e346bb7140_0 .net *"_ivl_374", 0 0, L_0x55e346bc8490;  1 drivers
L_0x7fa5e28a48d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7200_0 .net/2s *"_ivl_376", 1 0, L_0x7fa5e28a48d8;  1 drivers
L_0x7fa5e28a4920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb72e0_0 .net/2s *"_ivl_378", 1 0, L_0x7fa5e28a4920;  1 drivers
v0x55e346bb73c0_0 .net *"_ivl_380", 1 0, L_0x55e346bc8850;  1 drivers
L_0x7fa5e28a3060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e346bb74a0_0 .net/2u *"_ivl_4", 2 0, L_0x7fa5e28a3060;  1 drivers
L_0x7fa5e28a3180 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7580_0 .net/2u *"_ivl_40", 7 0, L_0x7fa5e28a3180;  1 drivers
v0x55e346bb7660_0 .net *"_ivl_42", 0 0, L_0x55e346bbd9e0;  1 drivers
L_0x7fa5e28a31c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7720_0 .net/2s *"_ivl_44", 1 0, L_0x7fa5e28a31c8;  1 drivers
L_0x7fa5e28a3210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7800_0 .net/2s *"_ivl_46", 1 0, L_0x7fa5e28a3210;  1 drivers
v0x55e346bb78e0_0 .net *"_ivl_48", 1 0, L_0x55e346bbdac0;  1 drivers
L_0x7fa5e28a3258 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x55e346bb79c0_0 .net/2u *"_ivl_52", 7 0, L_0x7fa5e28a3258;  1 drivers
v0x55e346bb7aa0_0 .net *"_ivl_54", 0 0, L_0x55e346bbde20;  1 drivers
L_0x7fa5e28a32a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7b60_0 .net/2s *"_ivl_56", 1 0, L_0x7fa5e28a32a0;  1 drivers
L_0x7fa5e28a32e8 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7c40_0 .net/2u *"_ivl_58", 7 0, L_0x7fa5e28a32e8;  1 drivers
v0x55e346bb7d20_0 .net *"_ivl_6", 0 0, L_0x55e346bbcc80;  1 drivers
v0x55e346bb7de0_0 .net *"_ivl_60", 0 0, L_0x55e346bbdf50;  1 drivers
v0x55e346bb7ea0_0 .net *"_ivl_62", 0 0, L_0x55e346bbe050;  1 drivers
L_0x7fa5e28a3330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb7f80_0 .net/2s *"_ivl_64", 1 0, L_0x7fa5e28a3330;  1 drivers
L_0x7fa5e28a3378 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8060_0 .net/2u *"_ivl_66", 7 0, L_0x7fa5e28a3378;  1 drivers
v0x55e346bb8140_0 .net *"_ivl_68", 0 0, L_0x55e346bbe110;  1 drivers
L_0x7fa5e28a33c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8200_0 .net/2s *"_ivl_70", 1 0, L_0x7fa5e28a33c0;  1 drivers
L_0x7fa5e28a3408 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x55e346bb82e0_0 .net/2u *"_ivl_72", 7 0, L_0x7fa5e28a3408;  1 drivers
v0x55e346bb83c0_0 .net *"_ivl_74", 0 0, L_0x55e346bbe200;  1 drivers
L_0x7fa5e28a3450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8480_0 .net/2s *"_ivl_76", 1 0, L_0x7fa5e28a3450;  1 drivers
L_0x7fa5e28a3498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8560_0 .net/2s *"_ivl_78", 1 0, L_0x7fa5e28a3498;  1 drivers
v0x55e346bb8640_0 .net *"_ivl_80", 1 0, L_0x55e346bbe470;  1 drivers
v0x55e346bb8720_0 .net *"_ivl_82", 1 0, L_0x55e346bbe600;  1 drivers
v0x55e346bb8800_0 .net *"_ivl_84", 1 0, L_0x55e346bbe810;  1 drivers
v0x55e346bb88e0_0 .net *"_ivl_86", 1 0, L_0x55e346bbe9a0;  1 drivers
v0x55e346bb89c0_0 .net *"_ivl_9", 0 0, L_0x55e346bbcd20;  1 drivers
L_0x7fa5e28a34e0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8a80_0 .net/2u *"_ivl_90", 7 0, L_0x7fa5e28a34e0;  1 drivers
v0x55e346bb8b60_0 .net *"_ivl_92", 0 0, L_0x55e346bbed00;  1 drivers
L_0x7fa5e28a3528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8c20_0 .net/2s *"_ivl_94", 1 0, L_0x7fa5e28a3528;  1 drivers
L_0x7fa5e28a3570 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0x55e346bb8d00_0 .net/2u *"_ivl_96", 7 0, L_0x7fa5e28a3570;  1 drivers
v0x55e346bb8de0_0 .net *"_ivl_98", 0 0, L_0x55e346bbefa0;  1 drivers
v0x55e346bb8ea0_0 .net "c_ci", 0 0, L_0x55e346bbebc0;  alias, 1 drivers
v0x55e346bb8f60_0 .net "c_co", 0 0, L_0x55e346bbf3c0;  alias, 1 drivers
v0x55e346bb9000_0 .net "c_cs", 0 0, L_0x55e346bc0050;  alias, 1 drivers
v0x55e346bb90a0_0 .net "c_ee", 0 0, L_0x55e346bc2c30;  alias, 1 drivers
v0x55e346bb9170_0 .net "c_eo", 0 0, L_0x55e346bc2590;  alias, 1 drivers
v0x55e346bb9240_0 .net "c_halt", 0 0, L_0x55e346bc89e0;  alias, 1 drivers
v0x55e346bb92e0_0 .net "c_ii", 0 0, L_0x55e346bbdc50;  alias, 1 drivers
v0x55e346bb93b0_0 .net "c_mi", 0 0, L_0x55e346bc39e0;  alias, 1 drivers
v0x55e346bb9480_0 .net "c_rfi", 0 0, L_0x55e346bc0e00;  alias, 1 drivers
v0x55e346bb9550_0 .net "c_rfo", 0 0, L_0x55e346bc20a0;  alias, 1 drivers
v0x55e346bb9620_0 .net "c_ri", 0 0, L_0x55e346bc4a30;  alias, 1 drivers
v0x55e346bb96f0_0 .net "c_ro", 0 0, L_0x55e346bc5930;  alias, 1 drivers
v0x55e346bb97c0_0 .net "c_sd", 0 0, L_0x55e346bc83a0;  alias, 1 drivers
v0x55e346bb9860_0 .net "c_si", 0 0, L_0x55e346bc6f50;  alias, 1 drivers
v0x55e346bb9900_0 .net "c_so", 0 0, L_0x55e346bc75a0;  alias, 1 drivers
v0x55e346bb99a0_0 .net "flag_carry", 0 0, v0x55e346bad120_0;  alias, 1 drivers
v0x55e346bb9a70_0 .net "flag_zero", 0 0, v0x55e346bad1e0_0;  alias, 1 drivers
v0x55e346bb9b40_0 .net "jump_allowed", 0 0, L_0x55e346bbd870;  1 drivers
v0x55e346bb9be0_0 .net "operand1", 2 0, L_0x55e346bbca10;  alias, 1 drivers
v0x55e346bb9cb0_0 .net "operand2", 2 0, L_0x55e346bbcab0;  alias, 1 drivers
v0x55e346bb9d80_0 .net "state", 7 0, v0x55e346b7b590_0;  alias, 1 drivers
L_0x55e346bbcb50 .cmp/eq 3, L_0x55e346bbcab0, L_0x7fa5e28a3018;
L_0x55e346bbcc80 .cmp/eq 3, L_0x55e346bbcab0, L_0x7fa5e28a3060;
L_0x55e346bbcef0 .cmp/eq 3, L_0x55e346bbcab0, L_0x7fa5e28a30a8;
L_0x55e346bbd2b0 .cmp/eq 3, L_0x55e346bbcab0, L_0x7fa5e28a30f0;
L_0x55e346bbd600 .cmp/eq 3, L_0x55e346bbcab0, L_0x7fa5e28a3138;
L_0x55e346bbd9e0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3180;
L_0x55e346bbdac0 .functor MUXZ 2, L_0x7fa5e28a3210, L_0x7fa5e28a31c8, L_0x55e346bbd9e0, C4<>;
L_0x55e346bbdc50 .part L_0x55e346bbdac0, 0, 1;
L_0x55e346bbde20 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3258;
L_0x55e346bbdf50 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a32e8;
L_0x55e346bbe110 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3378;
L_0x55e346bbe200 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3408;
L_0x55e346bbe470 .functor MUXZ 2, L_0x7fa5e28a3498, L_0x7fa5e28a3450, L_0x55e346bbe200, C4<>;
L_0x55e346bbe600 .functor MUXZ 2, L_0x55e346bbe470, L_0x7fa5e28a33c0, L_0x55e346bbe110, C4<>;
L_0x55e346bbe810 .functor MUXZ 2, L_0x55e346bbe600, L_0x7fa5e28a3330, L_0x55e346bbe050, C4<>;
L_0x55e346bbe9a0 .functor MUXZ 2, L_0x55e346bbe810, L_0x7fa5e28a32a0, L_0x55e346bbde20, C4<>;
L_0x55e346bbebc0 .part L_0x55e346bbe9a0, 0, 1;
L_0x55e346bbed00 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a34e0;
L_0x55e346bbefa0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3570;
L_0x55e346bbf090 .functor MUXZ 2, L_0x7fa5e28a3600, L_0x7fa5e28a35b8, L_0x55e346bbefa0, C4<>;
L_0x55e346bbef00 .functor MUXZ 2, L_0x55e346bbf090, L_0x7fa5e28a3528, L_0x55e346bbed00, C4<>;
L_0x55e346bbf3c0 .part L_0x55e346bbef00, 0, 1;
L_0x55e346bbf570 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3648;
L_0x55e346bbf720 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a36d8;
L_0x55e346bbf8e0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3768;
L_0x55e346bbf9d0 .functor MUXZ 2, L_0x7fa5e28a37f8, L_0x7fa5e28a37b0, L_0x55e346bbf8e0, C4<>;
L_0x55e346bbfc40 .functor MUXZ 2, L_0x55e346bbf9d0, L_0x7fa5e28a3720, L_0x55e346bbf720, C4<>;
L_0x55e346bbfdd0 .functor MUXZ 2, L_0x55e346bbfc40, L_0x7fa5e28a3690, L_0x55e346bbe2f0, C4<>;
L_0x55e346bc0050 .part L_0x55e346bbfdd0, 0, 1;
L_0x55e346bc0140 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3840;
L_0x55e346bc0330 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a38d0;
L_0x55e346bc0630 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3960;
L_0x55e346bc0830 .functor MUXZ 2, L_0x7fa5e28a39f0, L_0x7fa5e28a39a8, L_0x55e346bc0630, C4<>;
L_0x55e346bc09c0 .functor MUXZ 2, L_0x55e346bc0830, L_0x7fa5e28a3918, L_0x55e346bc0330, C4<>;
L_0x55e346bc0c70 .functor MUXZ 2, L_0x55e346bc09c0, L_0x7fa5e28a3888, L_0x55e346bc0140, C4<>;
L_0x55e346bc0e00 .part L_0x55e346bc0c70, 0, 1;
L_0x55e346bc0a60 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3a38;
L_0x55e346bc1230 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3ac8;
L_0x55e346bc1460 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3b58;
L_0x55e346bc1550 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3be8;
L_0x55e346bc1790 .functor MUXZ 2, L_0x7fa5e28a3c78, L_0x7fa5e28a3c30, L_0x55e346bc1550, C4<>;
L_0x55e346bc1920 .functor MUXZ 2, L_0x55e346bc1790, L_0x7fa5e28a3ba0, L_0x55e346bc1460, C4<>;
L_0x55e346bc1c10 .functor MUXZ 2, L_0x55e346bc1920, L_0x7fa5e28a3b10, L_0x55e346bc1230, C4<>;
L_0x55e346bc1da0 .functor MUXZ 2, L_0x55e346bc1c10, L_0x7fa5e28a3a80, L_0x55e346bc0a60, C4<>;
L_0x55e346bc20a0 .part L_0x55e346bc1da0, 0, 1;
L_0x55e346bc2190 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3cc0;
L_0x55e346bc2400 .functor MUXZ 2, L_0x7fa5e28a3d50, L_0x7fa5e28a3d08, L_0x55e346bc2190, C4<>;
L_0x55e346bc2590 .part L_0x55e346bc2400, 0, 1;
L_0x55e346bc2810 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3d98;
L_0x55e346bc2900 .functor MUXZ 2, L_0x7fa5e28a3e28, L_0x7fa5e28a3de0, L_0x55e346bc2810, C4<>;
L_0x55e346bc2c30 .part L_0x55e346bc2900, 0, 1;
L_0x55e346bc2d20 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3e70;
L_0x55e346bc2fc0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3f00;
L_0x55e346bc30b0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a3f90;
L_0x55e346bc3360 .functor MUXZ 2, L_0x7fa5e28a4020, L_0x7fa5e28a3fd8, L_0x55e346bc30b0, C4<>;
L_0x55e346bc34f0 .functor MUXZ 2, L_0x55e346bc3360, L_0x7fa5e28a3f48, L_0x55e346bc2fc0, C4<>;
L_0x55e346bc3850 .functor MUXZ 2, L_0x55e346bc34f0, L_0x7fa5e28a3eb8, L_0x55e346bc2d20, C4<>;
L_0x55e346bc39e0 .part L_0x55e346bc3850, 0, 1;
L_0x55e346bc3cb0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4068;
L_0x55e346bc3da0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a40f8;
L_0x55e346bc4080 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4188;
L_0x55e346bc4170 .functor MUXZ 2, L_0x7fa5e28a4218, L_0x7fa5e28a41d0, L_0x55e346bc4080, C4<>;
L_0x55e346bc4500 .functor MUXZ 2, L_0x55e346bc4170, L_0x7fa5e28a4140, L_0x55e346bc3da0, C4<>;
L_0x55e346bc4690 .functor MUXZ 2, L_0x55e346bc4500, L_0x7fa5e28a40b0, L_0x55e346bc3cb0, C4<>;
L_0x55e346bc4a30 .part L_0x55e346bc4690, 0, 1;
L_0x55e346bc4b20 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4260;
L_0x55e346bc4e30 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a42f0;
L_0x55e346bc4f20 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4380;
L_0x55e346bc5240 .functor MUXZ 2, L_0x7fa5e28a4410, L_0x7fa5e28a43c8, L_0x55e346bc4f20, C4<>;
L_0x55e346bc53d0 .functor MUXZ 2, L_0x55e346bc5240, L_0x7fa5e28a4338, L_0x55e346bc4e30, C4<>;
L_0x55e346bc57a0 .functor MUXZ 2, L_0x55e346bc53d0, L_0x7fa5e28a42a8, L_0x55e346bc4b20, C4<>;
L_0x55e346bc5930 .part L_0x55e346bc57a0, 0, 1;
L_0x55e346bc5c70 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4458;
L_0x55e346bc5d60 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a44e8;
L_0x55e346bc64c0 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4578;
L_0x55e346bc65b0 .functor MUXZ 2, L_0x7fa5e28a4608, L_0x7fa5e28a45c0, L_0x55e346bc64c0, C4<>;
L_0x55e346bc69b0 .functor MUXZ 2, L_0x55e346bc65b0, L_0x7fa5e28a4530, L_0x55e346bc5d60, C4<>;
L_0x55e346bc6b40 .functor MUXZ 2, L_0x55e346bc69b0, L_0x7fa5e28a44a0, L_0x55e346bc5c70, C4<>;
L_0x55e346bc6f50 .part L_0x55e346bc6b40, 0, 1;
L_0x55e346bc7090 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4650;
L_0x55e346bc7410 .functor MUXZ 2, L_0x7fa5e28a46e0, L_0x7fa5e28a4698, L_0x55e346bc7090, C4<>;
L_0x55e346bc75a0 .part L_0x55e346bc7410, 0, 1;
L_0x55e346bc7930 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4728;
L_0x55e346bc7a20 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a47b8;
L_0x55e346bc7dc0 .functor MUXZ 2, L_0x7fa5e28a4848, L_0x7fa5e28a4800, L_0x55e346bc7a20, C4<>;
L_0x55e346bc7f50 .functor MUXZ 2, L_0x55e346bc7dc0, L_0x7fa5e28a4770, L_0x55e346bc7930, C4<>;
L_0x55e346bc83a0 .part L_0x55e346bc7f50, 0, 1;
L_0x55e346bc8490 .cmp/eq 8, v0x55e346b7b590_0, L_0x7fa5e28a4890;
L_0x55e346bc8850 .functor MUXZ 2, L_0x7fa5e28a4920, L_0x7fa5e28a48d8, L_0x55e346bc8490, C4<>;
L_0x55e346bc89e0 .part L_0x55e346bc8850, 0, 1;
S_0x55e346bba0a0 .scope module, "schdeck" "counter" 2 48, 10 1 0, S_0x55e346b080a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "down";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "set";
    .port_info 4 /INPUT 8 "in";
    .port_info 5 /INPUT 1 "oe";
    .port_info 6 /OUTPUT 8 "out";
o0x7fa5e28f8b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e346bba230_0 name=_ivl_0
v0x55e346bba330_0 .net "clk", 0 0, v0x55e346b9d8e0_0;  alias, 1 drivers
v0x55e346bba3f0_0 .net "down", 0 0, L_0x55e346bc83a0;  alias, 1 drivers
L_0x7fa5e28a4a88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55e346bba4f0_0 .net "in", 7 0, L_0x7fa5e28a4a88;  1 drivers
v0x55e346bba590_0 .net "oe", 0 0, L_0x55e346bc75a0;  alias, 1 drivers
v0x55e346bba680_0 .net8 "out", 7 0, RS_0x7fa5e28ef138;  alias, 5 drivers
v0x55e346bba720_0 .var "r_out", 7 0;
v0x55e346bba7e0_0 .net "reset", 0 0, v0x55e346bbc820_0;  alias, 1 drivers
v0x55e346bba880_0 .net "set", 0 0, v0x55e346bbc820_0;  alias, 1 drivers
L_0x55e346bd2f20 .functor MUXZ 8, o0x7fa5e28f8b58, v0x55e346bba720_0, L_0x55e346bc75a0, C4<>;
    .scope S_0x55e346b9d370;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346b9d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346b9d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346b9d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e346b9d6c0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55e346b9d370;
T_1 ;
    %wait E_0x55e346b88f30;
    %load/vec4 v0x55e346b9d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55e346b9d6c0_0;
    %assign/vec4 v0x55e346b9d6c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e346b9da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55e346b9d6c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55e346b9d6c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55e346b9d6c0_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x55e346b9d6c0_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55e346b9d6c0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x55e346b9d6c0_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55e346b9d6c0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e346b9d6c0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55e346b9d6c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55e346b9d7a0_0, 0;
    %load/vec4 v0x55e346b9d6c0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55e346b9d9d0_0, 0;
    %load/vec4 v0x55e346b9d6c0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55e346b9d8e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e346b9dbb0;
T_2 ;
    %wait E_0x55e346b9de70;
    %load/vec4 v0x55e346b9e090_0;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 63, 8;
    %cmp/z;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 0, 7, 8;
    %cmp/z;
    %jmp/1 T_2.7, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/z;
    %jmp/1 T_2.8, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/z;
    %jmp/1 T_2.9, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/z;
    %jmp/1 T_2.10, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/z;
    %jmp/1 T_2.11, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/z;
    %jmp/1 T_2.12, 4;
    %load/vec4 v0x55e346b9e090_0;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.0 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.1 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.2 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.3 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 88, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 96, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x55e346b9e1d0_0, 0;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e346b9dbb0;
T_3 ;
    %wait E_0x55e346b9dd90;
    %load/vec4 v0x55e346b9e1d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55e346b9ded0_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9ded0_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e346b9ded0_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e346b9dbb0;
T_4 ;
    %wait E_0x55e346b9de10;
    %load/vec4 v0x55e346b9e1d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x55e346b9e2c0_0;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9dfd0_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e346b9dbb0;
T_5 ;
    %wait E_0x55e346b9dd90;
    %load/vec4 v0x55e346b9e1d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55e346b9e130_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e346b9e130_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9e130_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9e130_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55e346b9e360_0;
    %assign/vec4 v0x55e346b9e130_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e346b9c130;
T_6 ;
    %wait E_0x55e346a065f0;
    %load/vec4 v0x55e346b9d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55e346b9c9d0_0;
    %load/vec4 v0x55e346b9c8f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e346b9cfd0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e346b9e560;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346bad1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346bad120_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e346bad6b0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55e346b9e560;
T_8 ;
    %wait E_0x55e346b88ef0;
    %load/vec4 v0x55e346bacf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55e346bad4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x55e346bacdb0_0;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %load/vec4 v0x55e346bace70_0;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bacdb0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.12 ;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x55e346bacdb0_0;
    %load/vec4 v0x55e346bace70_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %load/vec4 v0x55e346bace70_0;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bacdb0_0;
    %load/vec4 v0x55e346bace70_0;
    %pad/u 8;
    %add;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.14 ;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x55e346bad790_0;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %load/vec4 v0x55e346bad880_0;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bad790_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.16 ;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x55e346bad2a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x55e346bad2a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x55e346bad920_0;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bad920_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.18 ;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x55e346bad570_0;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bad570_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.20 ;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x55e346bad9c0_0;
    %assign/vec4 v0x55e346bad6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e346bad120_0, 0;
    %load/vec4 v0x55e346bad9c0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e346bad1e0_0, 0;
T_8.22 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e346badcd0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e346bae400_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x55e346badcd0;
T_10 ;
    %wait E_0x55e346a065f0;
    %load/vec4 v0x55e346bae4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346bae400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e346bae5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55e346bae1e0_0;
    %assign/vec4 v0x55e346bae400_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55e346bae110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55e346bae400_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55e346bae400_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55e346bae400_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e346bae400_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e346bba0a0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e346bba720_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x55e346bba0a0;
T_12 ;
    %wait E_0x55e346a065f0;
    %load/vec4 v0x55e346bba7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346bba720_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e346bba880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55e346bba4f0_0;
    %assign/vec4 v0x55e346bba720_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55e346bba3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55e346bba720_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55e346bba720_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55e346bba720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e346bba720_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e346b9b430;
T_13 ;
    %wait E_0x55e346a40240;
    %load/vec4 v0x55e346b9bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55e346b9bca0_0;
    %load/vec4 v0x55e346b9bbe0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e346b9be50, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e346b9b430;
T_14 ;
    %vpi_call 5 15 "$readmemh", "rom.hex", v0x55e346b9be50 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55e346b0a300;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e346b7b590_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e346afc9c0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x55e346b0a300;
T_16 ;
    %wait E_0x55e346a3fdd0;
    %load/vec4 v0x55e346af3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e346afc9c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e346afc9c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e346afc9c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e346b0a300;
T_17 ;
    %wait E_0x55e346b82cc0;
    %load/vec4 v0x55e346afc9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.9;
T_17.0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.9;
T_17.1 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %jmp T_17.23;
T_17.10 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.12 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.13 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.14 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.15 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.16 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.18 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.19 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.20 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.21 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.22 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.23;
T_17.23 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %jmp T_17.35;
T_17.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.25 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.26 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.27 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.28 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.29 ;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.30 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.31 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.32 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.33 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.34 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.35;
T_17.35 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %jmp T_17.45;
T_17.36 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.37 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.38 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.39 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.40 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.41 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.42 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.43 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.44 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.45;
T_17.45 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.50, 6;
    %jmp T_17.51;
T_17.46 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.51;
T_17.47 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.51;
T_17.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.51;
T_17.49 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.51;
T_17.50 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.51;
T_17.51 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.52, 6;
    %jmp T_17.53;
T_17.52 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.53;
T_17.53 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x55e346af9a70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.54, 6;
    %jmp T_17.55;
T_17.54 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e346b7b590_0, 0;
    %jmp T_17.55;
T_17.55 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e346b080a0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e346bbc820_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55e346b080a0;
T_19 ;
    %vpi_call 2 60 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e346b080a0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "computer.v";
    "fsm.v";
    "register.v";
    "ram.v";
    "regblock.v";
    "clock.v";
    "decoder.v";
    "alu.v";
    "counter.v";
    "control.v";
