{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546454348609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  2 16:39:08 2019 " "Processing started: Wed Jan  2 16:39:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546454348610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454348610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --64bit top -l --source=module.v --family=StratixV " "Command: quartus_map --64bit top -l --source=module.v --family=StratixV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454348611 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "top 11.1 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/top_assignment_defaults.qdf II " "Revision \"top\" was previously opened in Quartus II software version 11.1. Created Quartus Prime Default Settings File /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1546454348725 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454348756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546454349004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546454349004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 module.v(2470) " "Verilog HDL Declaration information at module.v(2470): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2470 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1546454358063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 10 10 " "Found 10 design units, including 10 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2 " "Found entity 5: de2" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "7 ML605 " "Found entity 7: ML605" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454358066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454358066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x module.v(40) " "Verilog HDL Implicit Net warning at module.v(40): created implicit net for \"clk2x\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358067 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower module.v(41) " "Verilog HDL Implicit Net warning at module.v(41): created implicit net for \"clk1x_follower\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358067 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest module.v(46) " "Verilog HDL Implicit Net warning at module.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546454358116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "module.v" "main_inst" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_i01_reg module.v(86) " "Verilog HDL or VHDL warning at module.v(86): object \"main_1_i01_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep_reg module.v(88) " "Verilog HDL or VHDL warning at module.v(88): object \"main_1_scevgep_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep2_reg module.v(90) " "Verilog HDL or VHDL warning at module.v(90): object \"main_1_scevgep2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep3_reg module.v(92) " "Verilog HDL or VHDL warning at module.v(92): object \"main_1_scevgep3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep4_reg module.v(94) " "Verilog HDL or VHDL warning at module.v(94): object \"main_1_scevgep4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep5_reg module.v(96) " "Verilog HDL or VHDL warning at module.v(96): object \"main_1_scevgep5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep6_reg module.v(98) " "Verilog HDL or VHDL warning at module.v(98): object \"main_1_scevgep6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep7_reg module.v(100) " "Verilog HDL or VHDL warning at module.v(100): object \"main_1_scevgep7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358126 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep8_reg module.v(102) " "Verilog HDL or VHDL warning at module.v(102): object \"main_1_scevgep8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep9_reg module.v(104) " "Verilog HDL or VHDL warning at module.v(104): object \"main_1_scevgep9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep10_reg module.v(106) " "Verilog HDL or VHDL warning at module.v(106): object \"main_1_scevgep10_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep11_reg module.v(108) " "Verilog HDL or VHDL warning at module.v(108): object \"main_1_scevgep11_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep12_reg module.v(110) " "Verilog HDL or VHDL warning at module.v(110): object \"main_1_scevgep12_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_2_reg module.v(112) " "Verilog HDL or VHDL warning at module.v(112): object \"main_1_2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_3_reg module.v(114) " "Verilog HDL or VHDL warning at module.v(114): object \"main_1_3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_4_reg module.v(116) " "Verilog HDL or VHDL warning at module.v(116): object \"main_1_4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_5_reg module.v(118) " "Verilog HDL or VHDL warning at module.v(118): object \"main_1_5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_6_reg module.v(120) " "Verilog HDL or VHDL warning at module.v(120): object \"main_1_6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_7_reg module.v(122) " "Verilog HDL or VHDL warning at module.v(122): object \"main_1_7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_8_reg module.v(124) " "Verilog HDL or VHDL warning at module.v(124): object \"main_1_8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_9_reg module.v(126) " "Verilog HDL or VHDL warning at module.v(126): object \"main_1_9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_10_reg module.v(128) " "Verilog HDL or VHDL warning at module.v(128): object \"main_1_10_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358127 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_11_reg module.v(130) " "Verilog HDL or VHDL warning at module.v(130): object \"main_1_11_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_12_reg module.v(132) " "Verilog HDL or VHDL warning at module.v(132): object \"main_1_12_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_13_reg module.v(134) " "Verilog HDL or VHDL warning at module.v(134): object \"main_1_13_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_14_reg module.v(136) " "Verilog HDL or VHDL warning at module.v(136): object \"main_1_14_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_15_reg module.v(138) " "Verilog HDL or VHDL warning at module.v(138): object \"main_1_15_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_16_reg module.v(140) " "Verilog HDL or VHDL warning at module.v(140): object \"main_1_16_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_17_reg module.v(142) " "Verilog HDL or VHDL warning at module.v(142): object \"main_1_17_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_18_reg module.v(144) " "Verilog HDL or VHDL warning at module.v(144): object \"main_1_18_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_19_reg module.v(146) " "Verilog HDL or VHDL warning at module.v(146): object \"main_1_19_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_20_reg module.v(148) " "Verilog HDL or VHDL warning at module.v(148): object \"main_1_20_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_21_reg module.v(150) " "Verilog HDL or VHDL warning at module.v(150): object \"main_1_21_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_22_reg module.v(152) " "Verilog HDL or VHDL warning at module.v(152): object \"main_1_22_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358128 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_23_reg module.v(154) " "Verilog HDL or VHDL warning at module.v(154): object \"main_1_23_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_24_reg module.v(156) " "Verilog HDL or VHDL warning at module.v(156): object \"main_1_24_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_26_reg module.v(160) " "Verilog HDL or VHDL warning at module.v(160): object \"main_1_26_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1 module.v(161) " "Verilog HDL or VHDL warning at module.v(161): object \"main_1_exitcond1\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1_reg module.v(162) " "Verilog HDL or VHDL warning at module.v(162): object \"main_1_exitcond1_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_27_29_reg module.v(164) " "Verilog HDL or VHDL warning at module.v(164): object \"main_27_29_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358129 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop0_1_i_stage6 module.v(284) " "Verilog HDL or VHDL warning at module.v(284): object \"loop0_1_i_stage6\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358130 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_sum02_reg_stage6 module.v(286) " "Verilog HDL or VHDL warning at module.v(286): object \"main_1_sum02_reg_stage6\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358130 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_26_reg_stage1 module.v(317) " "Verilog HDL or VHDL warning at module.v(317): object \"main_1_26_reg_stage1\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1546454358131 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1401) " "Verilog HDL assignment warning at module.v(1401): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358150 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1419) " "Verilog HDL assignment warning at module.v(1419): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358150 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1437) " "Verilog HDL assignment warning at module.v(1437): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1455) " "Verilog HDL assignment warning at module.v(1455): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1473) " "Verilog HDL assignment warning at module.v(1473): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1491) " "Verilog HDL assignment warning at module.v(1491): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1509) " "Verilog HDL assignment warning at module.v(1509): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1527) " "Verilog HDL assignment warning at module.v(1527): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358151 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1545) " "Verilog HDL assignment warning at module.v(1545): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358152 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1563) " "Verilog HDL assignment warning at module.v(1563): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358152 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1581) " "Verilog HDL assignment warning at module.v(1581): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358152 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(1599) " "Verilog HDL assignment warning at module.v(1599): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546454358152 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a\"" {  } { { "module.v" "a" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b\"" {  } { { "module.v" "b" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c\"" {  } { { "module.v" "c" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d\"" {  } { { "module.v" "d" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e\"" {  } { { "module.v" "e" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f\"" {  } { { "module.v" "f" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a2\"" {  } { { "module.v" "a2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b2\"" {  } { { "module.v" "b2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c2\"" {  } { { "module.v" "c2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d2\"" {  } { { "module.v" "d2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e2\"" {  } { { "module.v" "e2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f2\"" {  } { { "module.v" "f2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454358454 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:f2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:f2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:e2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:e2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:d2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:d2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:c2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:c2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:b2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:b2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:a2\|ram " "RAM logic \"main:main_inst\|ram_dual_port:a2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:f\|ram " "RAM logic \"main:main_inst\|ram_dual_port:f\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:e\|ram " "RAM logic \"main:main_inst\|ram_dual_port:e\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:d\|ram " "RAM logic \"main:main_inst\|ram_dual_port:d\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:c\|ram " "RAM logic \"main:main_inst\|ram_dual_port:c\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:b\|ram " "RAM logic \"main:main_inst\|ram_dual_port:b\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main:main_inst\|ram_dual_port:a\|ram " "RAM logic \"main:main_inst\|ram_dual_port:a\|ram\" is uninferred due to inappropriate RAM size" {  } { { "module.v" "ram" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2292 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1546454359166 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1546454359166 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/f2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/f2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359324 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/e2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/e2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359372 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/d2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/d2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359419 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/c2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/c2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359467 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/b2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/b2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359515 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/a2.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/a2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359563 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/f.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/f.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359611 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/e.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/e.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359658 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/d.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/d.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359707 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/c.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/c.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359755 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/a.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/a.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359803 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/b.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/b.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1546454359851 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult10\"" {  } { { "module.v" "Mult10" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2220 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult9\"" {  } { { "module.v" "Mult9" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult8\"" {  } { { "module.v" "Mult8" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult7\"" {  } { { "module.v" "Mult7" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult6\"" {  } { { "module.v" "Mult6" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult5\"" {  } { { "module.v" "Mult5" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult4\"" {  } { { "module.v" "Mult4" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult3\"" {  } { { "module.v" "Mult3" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult2\"" {  } { { "module.v" "Mult2" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult1\"" {  } { { "module.v" "Mult1" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "main:main_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"main:main_inst\|Mult0\"" {  } { { "module.v" "Mult0" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454364021 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1546454364021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_mult:Mult10\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454364115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_mult:Mult10 " "Instantiated megafunction \"main:main_inst\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546454364116 ""}  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 2220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546454364116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5l11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5l11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5l11 " "Found entity 1: mult_5l11" {  } { { "db/mult_5l11.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/db/mult_5l11.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546454364158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454364158 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454365319 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5456 " "Ignored 5456 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5456 " "Ignored 5456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1546454365664 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1546454365664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546454366662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1546454367667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/top.map.smsg " "Generated suppressed messages file /home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454368211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546454368798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546454368798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/seq/fast_loops_out/loop0/out.config6.tcl/module.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1546454369615 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1546454369615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4889 " "Implemented 4889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546454369629 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546454369629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4852 " "Implemented 4852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546454369629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546454369629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546454369659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  2 16:39:29 2019 " "Processing ended: Wed Jan  2 16:39:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546454369659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546454369659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546454369659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546454369659 ""}
