{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567768382895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567768382913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 14:13:01 2019 " "Processing started: Fri Sep 06 14:13:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567768382913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768382913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemOnChip -c SystemOnChip " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemOnChip -c SystemOnChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768382914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567768391246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567768391246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-arch " "Found design unit 1: bit_counter-arch" {  } { { "Bit_Counter.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Bit_Counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402916 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "Bit_Counter.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemonchip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemonchip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemOnChip-arch " "Found design unit 1: SystemOnChip-arch" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402927 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemOnChip " "Found entity 1: SystemOnChip" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoC_QSYS-rtl " "Found design unit 1: SoC_QSYS-rtl" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402931 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS " "Found entity 1: SoC_QSYS" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_qsys_rst_controller-rtl " "Found design unit 1: soc_qsys_rst_controller-rtl" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402943 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_qsys_rst_controller " "Found entity 1: soc_qsys_rst_controller" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/soc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_qsys_rst_controller_001-rtl " "Found design unit 1: soc_qsys_rst_controller_001-rtl" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402946 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_qsys_rst_controller_001 " "Found entity 1: soc_qsys_rst_controller_001" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0 " "Found entity 1: SoC_QSYS_mm_interconnect_0" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768402999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768402999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403026 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403059 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403059 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403059 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403059 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403116 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403126 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: SoC_QSYS_mm_interconnect_0_router_002" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567768403134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403134 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_QSYS_mm_interconnect_0_router " "Found entity 2: SoC_QSYS_mm_interconnect_0_router" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_hps_0 " "Found entity 1: SoC_QSYS_hps_0" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_hps_0_hps_io " "Found entity 1: SoC_QSYS_hps_0_hps_io" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_hps_0_hps_io_border " "Found entity 1: SoC_QSYS_hps_0_hps_io_border" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/soc_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_QSYS_hps_0_fpga_interfaces " "Found entity 1: SoC_QSYS_hps_0_fpga_interfaces" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_fpga_interfaces.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/amms_to_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/amms_to_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AMMS_to_FPGA-arch " "Found design unit 1: AMMS_to_FPGA-arch" {  } { { "SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403343 ""} { "Info" "ISGN_ENTITY_NAME" "1 AMMS_to_FPGA " "Found entity 1: AMMS_to_FPGA" {  } { { "SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file soc_qsys/synthesis/submodules/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types (soc_qsys) " "Found design unit 1: Types (soc_qsys)" {  } { { "SoC_QSYS/synthesis/submodules/Types.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/Types.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_qsys/synthesis/submodules/amms_to_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/amms_to_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AMMS_to_ARM-arch " "Found design unit 1: AMMS_to_ARM-arch" {  } { { "SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403355 ""} { "Info" "ISGN_ENTITY_NAME" "1 AMMS_to_ARM " "Found entity 1: AMMS_to_ARM" {  } { { "SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Types.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amms_to_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amms_to_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AMMS_to_FPGA-arch " "Found design unit 1: AMMS_to_FPGA-arch" {  } { { "AMMS_to_FPGA.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_FPGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403361 ""} { "Info" "ISGN_ENTITY_NAME" "1 AMMS_to_FPGA " "Found entity 1: AMMS_to_FPGA" {  } { { "AMMS_to_FPGA.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_FPGA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amms_to_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amms_to_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AMMS_to_ARM-arch " "Found design unit 1: AMMS_to_ARM-arch" {  } { { "AMMS_to_ARM.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_ARM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403364 ""} { "Info" "ISGN_ENTITY_NAME" "1 AMMS_to_ARM " "Found entity 1: AMMS_to_ARM" {  } { { "AMMS_to_ARM.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_ARM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768403364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768403364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768403371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SystemOnChip " "Elaborating entity \"SystemOnChip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567768403834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AMMS_clk SystemOnChip.vhd(88) " "Verilog HDL or VHDL warning at SystemOnChip.vhd(88): object \"AMMS_clk\" assigned a value but never read" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768403842 "|SystemOnChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AMMS_write SystemOnChip.vhd(88) " "Verilog HDL or VHDL warning at SystemOnChip.vhd(88): object \"AMMS_write\" assigned a value but never read" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768403842 "|SystemOnChip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS SoC_QSYS:u0 " "Elaborating entity \"SoC_QSYS\" for hierarchy \"SoC_QSYS:u0\"" {  } { { "SystemOnChip.vhd" "u0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMMS_to_ARM SoC_QSYS:u0\|AMMS_to_ARM:amms_to_arm_0 " "Elaborating entity \"AMMS_to_ARM\" for hierarchy \"SoC_QSYS:u0\|AMMS_to_ARM:amms_to_arm_0\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "amms_to_arm_0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMMS_to_FPGA SoC_QSYS:u0\|AMMS_to_FPGA:amms_to_fpga_0 " "Elaborating entity \"AMMS_to_FPGA\" for hierarchy \"SoC_QSYS:u0\|AMMS_to_FPGA:amms_to_fpga_0\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "amms_to_fpga_0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_hps_0 SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0 " "Elaborating entity \"SoC_QSYS_hps_0\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "hps_0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_hps_0_fpga_interfaces SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"SoC_QSYS_hps_0_fpga_interfaces\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" "fpga_interfaces" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_hps_0_hps_io SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io " "Elaborating entity \"SoC_QSYS_hps_0_hps_io\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" "hps_io" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_hps_0_hps_io_border SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border " "Elaborating entity \"SoC_QSYS_hps_0_hps_io_border\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v" "border" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404123 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567768404123 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404133 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768404143 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404146 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1567768404157 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404157 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567768404165 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567768404165 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404172 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404172 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404175 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567768404188 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567768404408 ""}  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567768404408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567768404464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768404464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404567 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404567 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404567 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404572 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404572 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404572 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_hps_0:hps_0\|SoC_QSYS_hps_0_hps_io:hps_io\|SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "SoC_QSYS/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0 SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_QSYS_mm_interconnect_0\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "mm_interconnect_0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_translator" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_agent" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_agent_rdata_fifo" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_router SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "router" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_router_default_decode SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router:router\|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router:router\|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_router_002 SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_router_002_default_decode SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router_002:router_002\|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_router_002:router_002\|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_burst_adapter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567768404783 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_cmd_demux SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_cmd_mux SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_rsp_demux SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_rsp_mux SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_rsp_width_adapter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404946 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1567768404957 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1567768404957 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "amms_to_arm_0_avalon_slave_0_cmd_width_adapter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404974 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404980 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567768404980 "|SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_avalon_st_adapter SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768404994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SoC_QSYS:u0\|SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_qsys_rst_controller SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller " "Elaborating entity \"soc_qsys_rst_controller\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "rst_controller" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405021 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_qsys_rst_controller.vhd(55) " "VHDL Signal Declaration warning at soc_qsys_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567768405024 "|SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" "rst_controller" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_qsys_rst_controller_001 SoC_QSYS:u0\|soc_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_qsys_rst_controller_001\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller_001:rst_controller_001\"" {  } { { "SoC_QSYS/synthesis/SoC_QSYS.vhd" "rst_controller_001" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_qsys_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at soc_qsys_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567768405050 "|SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC_QSYS:u0\|soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC_QSYS:u0\|soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter bit_counter:u1 " "Elaborating entity \"bit_counter\" for hierarchy \"bit_counter:u1\"" {  } { { "SystemOnChip.vhd" "u1" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768405063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567768414222 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768416082 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567768416082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768416566 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "623 " "623 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567768418505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "SoC_QSYS_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"SoC_QSYS_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768419112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/output_files/SystemOnChip.map.smsg " "Generated suppressed messages file D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/output_files/SystemOnChip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768420055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567768625134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567768625134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SystemOnChip.vhd" "" { Text "D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567768626658 "|SystemOnChip|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567768626658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2310 " "Implemented 2310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567768626688 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567768626688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1567768626688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2001 " "Implemented 2001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567768626688 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1567768626688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567768626688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567768629786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 14:17:09 2019 " "Processing ended: Fri Sep 06 14:17:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567768629786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:08 " "Elapsed time: 00:04:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567768629786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:05 " "Total CPU time (on all processors): 00:04:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567768629786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567768629786 ""}
