{"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"A ","type":"text"},{"code":"file","type":"codeVoice"},{"text":" created from the ","type":"text"},{"code":"entity","type":"codeVoice"},{"text":", ","type":"text"},{"code":"architecture","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"includes","type":"codeVoice"},{"text":".","type":"text"}],"metadata":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"file","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"typeIdentifier"}],"symbolKind":"property","roleHeading":"Instance Property","extendedModule":"VHDLMachines","modules":[{"name":"VHDLMachines"}],"role":"symbol","externalID":"s:12VHDLMachines28ArrangementVHDLRepresentablePAAE4file11VHDLParsing8VHDLFileVvp::SYNTHESIZED::s:12VHDLMachines25ArrangementRepresentationV","title":"file"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/file","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/ArrangementVHDLRepresentable-Implementations"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation\/file"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"file","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}]}],"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/file":{"fragments":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"file"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"title":"file","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/file","url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/file","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"file"},{"type":"text","text":" created from the "},{"type":"codeVoice","code":"entity"},{"type":"text","text":", "},{"type":"codeVoice","code":"architecture"},{"text":" and ","type":"text"},{"code":"includes","type":"codeVoice"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/ArrangementVHDLRepresentable-Implementations":{"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/arrangementvhdlrepresentable-implementations","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/ArrangementVHDLRepresentable-Implementations","role":"collectionGroup","kind":"article","title":"ArrangementVHDLRepresentable Implementations","type":"topic","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}