INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/N_bit_multiplier/2_bit_multiplier.srcs/sources_1/new/2BMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul8_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/new/ALU_GL_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_GL_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_top_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_top_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/S5bFA/S5bFA.srcs/sources_1/new/FBFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8BFAS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new/tb_ALU_GL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_GL_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
