Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 11 13:01:19 2024
| Host         : Julia1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.673        0.000                      0                 1813        0.054        0.000                      0                 1813        4.020        0.000                       0                   841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.673        0.000                      0                 1395        0.073        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1          4.292        0.000                      0                  256        0.129        0.000                      0                  256        9.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.490        0.000                      0                   32        0.422        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          4.361        0.000                      0                  162        0.054        0.000                      0                  162  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               4.287        0.000                      0                  160        0.082        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 1.381ns (19.593%)  route 5.667ns (80.407%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.393     7.908    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X37Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.032 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           2.008    10.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.381ns (19.210%)  route 5.808ns (80.790%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.103     7.618    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.742 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[8]_INST_0/O
                         net (fo=1, routed)           2.439    10.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.381ns (19.268%)  route 5.786ns (80.732%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.396     7.911    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X37Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.035 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           2.124    10.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.577ns (22.570%)  route 5.410ns (77.430%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.118     6.510 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.279     7.789    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.115 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.865     9.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.769    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.577ns (23.297%)  route 5.192ns (76.703%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.118     6.510 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.034     7.544    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.870 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           1.891     9.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.577ns (23.271%)  route 5.200ns (76.729%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.118     6.510 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.199     7.709    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.326     8.035 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.734     9.769    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.714    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.381ns (20.257%)  route 5.436ns (79.743%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.413     7.929    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.053 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           1.757     9.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.795    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 1.577ns (23.187%)  route 5.224ns (76.813%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.118     6.510 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.193     7.702    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X42Y92         LUT4 (Prop_lut4_I3_O)        0.326     8.028 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           1.765     9.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.783    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.381ns (20.046%)  route 5.508ns (79.954%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.244     7.760    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.884 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           1.997     9.881    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.577ns (23.246%)  route 5.207ns (76.754%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.478     3.470 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.364     4.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.323     5.157 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.422     5.579    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.332     5.911 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.481     6.392    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.118     6.510 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.210     7.719    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X42Y92         LUT4 (Prop_lut4_I3_O)        0.326     8.045 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           1.731     9.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.794    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  3.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.008%)  route 0.220ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.220     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.054     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[3]
    SLICE_X32Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X32Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.045     1.152 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X30Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.121     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.054     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[9]
    SLICE_X32Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X32Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X32Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.120     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.295%)  route 0.235ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.235     1.355    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.078     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.076     0.980    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.075     0.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.016ns  (logic 3.883ns (25.860%)  route 11.133ns (74.140%))
  Logic Levels:           26  (LUT2=1 LUT3=1 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.565    14.821    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_53
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_3__0/O
                         net (fo=1, routed)           0.421    15.366    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/adder_inst/carry_55
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.490 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__3/O
                         net (fo=2, routed)           0.464    15.954    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_57
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.078 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__2/O
                         net (fo=3, routed)           0.481    16.559    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_59
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.119    16.678 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__1/O
                         net (fo=2, routed)           0.515    17.193    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_61
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.332    17.525 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_1__97/O
                         net (fo=1, routed)           0.000    17.525    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/Q_reg_0[0]
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.958    21.958    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/clk
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.090    
                         clock uncertainty           -0.302    21.788    
    SLICE_X40Y97         FDCE (Setup_fdce_C_D)        0.029    21.817    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[61].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 3.883ns (26.117%)  route 10.984ns (73.883%))
  Logic Levels:           26  (LUT2=1 LUT5=5 LUT6=20)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.565    14.821    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_53
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_3__0/O
                         net (fo=1, routed)           0.421    15.366    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/adder_inst/carry_55
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.490 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__3/O
                         net (fo=2, routed)           0.464    15.954    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_57
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.078 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__2/O
                         net (fo=3, routed)           0.481    16.559    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_59
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.119    16.678 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__1/O
                         net (fo=2, routed)           0.367    17.045    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[61].flipflop_inst/carry_61
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.332    17.377 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[61].flipflop_inst/Q_i_1__96/O
                         net (fo=1, routed)           0.000    17.377    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/Q_reg_0[0]
    SLICE_X41Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.958    21.958    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/clk
    SLICE_X41Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.090    
                         clock uncertainty           -0.302    21.788    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.029    21.817    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[62].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -17.377    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 3.556ns (24.113%)  route 11.191ns (75.887%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT5=3 LUT6=20)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.565    14.821    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_53
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_3__0/O
                         net (fo=1, routed)           0.421    15.366    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/adder_inst/carry_55
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.490 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__3/O
                         net (fo=2, routed)           0.464    15.954    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_57
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.078 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__2/O
                         net (fo=3, routed)           0.481    16.559    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_59
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.124    16.683 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_1__99/O
                         net (fo=1, routed)           0.574    17.257    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/Q_reg_0[0]
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.958    21.958    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/clk
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.090    
                         clock uncertainty           -0.302    21.788    
    SLICE_X40Y97         FDCE (Setup_fdce_C_D)       -0.047    21.741    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[59].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.741    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.736ns  (logic 3.628ns (26.413%)  route 10.108ns (73.587%))
  Logic Levels:           24  (LUT2=1 LUT5=5 LUT6=18)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.302    13.449    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_48
    SLICE_X43Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.573 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_3__1/O
                         net (fo=1, routed)           0.292    13.865    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/adder_inst/carry_50
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.989 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__6/O
                         net (fo=2, routed)           0.363    14.352    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_52
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    14.476 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__5/O
                         net (fo=3, routed)           0.715    15.191    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_54
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.118    15.309 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__4/O
                         net (fo=2, routed)           0.611    15.920    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[56].flipflop_inst/carry_56
    SLICE_X41Y96         LUT5 (Prop_lut5_I2_O)        0.326    16.246 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[56].flipflop_inst/Q_i_1__101/O
                         net (fo=1, routed)           0.000    16.246    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/Q_reg_0[0]
    SLICE_X41Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.691    21.691    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/clk
    SLICE_X41Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    21.823    
                         clock uncertainty           -0.302    21.521    
    SLICE_X41Y96         FDCE (Setup_fdce_C_D)        0.029    21.550    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[57].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.550    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 3.556ns (25.396%)  route 10.446ns (74.604%))
  Logic Levels:           25  (LUT2=1 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.565    14.821    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_53
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_3__0/O
                         net (fo=1, routed)           0.421    15.366    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/adder_inst/carry_55
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.490 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__3/O
                         net (fo=2, routed)           0.464    15.954    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_57
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.078 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__2/O
                         net (fo=3, routed)           0.310    16.388    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[59].flipflop_inst/carry_59
    SLICE_X40Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.512 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[59].flipflop_inst/Q_i_1__98/O
                         net (fo=1, routed)           0.000    16.512    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/Q_reg_0[0]
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.958    21.958    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/clk
    SLICE_X40Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.090    
                         clock uncertainty           -0.302    21.788    
    SLICE_X40Y97         FDCE (Setup_fdce_C_D)        0.031    21.819    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[60].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -16.512    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 3.432ns (25.050%)  route 10.269ns (74.950%))
  Logic Levels:           24  (LUT2=1 LUT5=3 LUT6=20)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.565    14.821    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_53
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_3__0/O
                         net (fo=1, routed)           0.421    15.366    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/adder_inst/carry_55
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.490 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_2__3/O
                         net (fo=2, routed)           0.596    16.087    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[57].flipflop_inst/carry_57
    SLICE_X41Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.211 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[57].flipflop_inst/Q_i_1__100/O
                         net (fo=1, routed)           0.000    16.211    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/Q_reg_0[0]
    SLICE_X41Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.691    21.691    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/clk
    SLICE_X41Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    21.823    
                         clock uncertainty           -0.302    21.521    
    SLICE_X41Y96         FDCE (Setup_fdce_C_D)        0.031    21.552    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[58].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -16.211    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 3.680ns (26.381%)  route 10.270ns (73.619%))
  Logic Levels:           26  (LUT2=1 LUT5=3 LUT6=22)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.418    13.565    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/carry_48
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0/O
                         net (fo=1, routed)           0.443    14.132    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_5__0_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[49].flipflop_inst/Q_i_4__0/O
                         net (fo=2, routed)           0.583    14.840    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/carry_53
    SLICE_X40Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/Q_i_5/O
                         net (fo=1, routed)           0.291    15.255    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/Q_i_5_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/Q_i_4/O
                         net (fo=1, routed)           0.294    15.673    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/adder_inst/carry_58
    SLICE_X41Y97         LUT5 (Prop_lut5_I0_O)        0.124    15.797 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/Q_i_3/O
                         net (fo=1, routed)           0.263    16.060    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/adder_inst/carry_60
    SLICE_X41Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.184 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[54].flipflop_inst/Q_i_2__0/O
                         net (fo=1, routed)           0.151    16.335    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[62].flipflop_inst/carry_62
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.459 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[62].flipflop_inst/Q_i_1__95/O
                         net (fo=1, routed)           0.000    16.459    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/Q_reg_0[0]
    SLICE_X41Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.958    21.958    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/clk
    SLICE_X41Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.090    
                         clock uncertainty           -0.302    21.788    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.031    21.819    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[63].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 3.628ns (26.677%)  route 9.971ns (73.322%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 21.721 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.302    13.449    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_48
    SLICE_X43Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.573 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_3__1/O
                         net (fo=1, routed)           0.292    13.865    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/adder_inst/carry_50
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.989 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__6/O
                         net (fo=2, routed)           0.363    14.352    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_52
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    14.476 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__5/O
                         net (fo=3, routed)           0.715    15.191    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_54
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.118    15.309 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__4/O
                         net (fo=2, routed)           0.475    15.783    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_56
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.326    16.109 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_1__102/O
                         net (fo=1, routed)           0.000    16.109    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/Q_reg_0[0]
    SLICE_X42Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.721    21.721    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/clk
    SLICE_X42Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    21.853    
                         clock uncertainty           -0.302    21.551    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)        0.077    21.628    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[56].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.628    
                         arrival time                         -16.109    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.805ns  (logic 3.308ns (25.834%)  route 9.497ns (74.166%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.352    12.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_43
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1/O
                         net (fo=1, routed)           0.432    13.022    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_5__1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_4__1/O
                         net (fo=2, routed)           0.302    13.449    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_48
    SLICE_X43Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.573 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_3__1/O
                         net (fo=1, routed)           0.292    13.865    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/adder_inst/carry_50
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.989 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__6/O
                         net (fo=2, routed)           0.363    14.352    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_52
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    14.476 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_2__5/O
                         net (fo=3, routed)           0.715    15.191    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/carry_54
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.124    15.315 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[44].flipflop_inst/Q_i_1__104/O
                         net (fo=1, routed)           0.000    15.315    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/Q_reg_0[0]
    SLICE_X40Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.691    21.691    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/clk
    SLICE_X40Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    21.823    
                         clock uncertainty           -0.302    21.521    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.029    21.550    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[54].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.550    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 3.387ns (25.849%)  route 9.716ns (74.151%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 22.055 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.510     2.510    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.456     2.966 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.367     3.333    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_5__9[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.457 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[5].flipflop_inst/Q_i_7__9/O
                         net (fo=1, routed)           0.441     3.898    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/s0__0_9
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.022 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9/O
                         net (fo=1, routed)           0.449     4.471    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_5__9_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_4__9/O
                         net (fo=2, routed)           0.304     4.899    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/carry_8
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124     5.023 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8/O
                         net (fo=1, routed)           0.558     5.581    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_5__8_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.705 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_4__8/O
                         net (fo=2, routed)           0.470     6.175    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/carry_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7/O
                         net (fo=1, routed)           0.420     6.719    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_5__7_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_4__7/O
                         net (fo=2, routed)           0.309     7.152    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/carry_18
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.276 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6/O
                         net (fo=1, routed)           0.291     7.567    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_5__6_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_i_4__6/O
                         net (fo=2, routed)           0.315     8.006    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/carry_23
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.130 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5/O
                         net (fo=1, routed)           0.431     8.561    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_5__5_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.685 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_4__5/O
                         net (fo=2, routed)           0.309     8.994    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/carry_28
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4/O
                         net (fo=1, routed)           0.518     9.636    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_5__4_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.760 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_4__4/O
                         net (fo=2, routed)           0.503    10.263    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/carry_33
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.387 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3/O
                         net (fo=1, routed)           0.452    10.839    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_5__3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.963 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_i_4__3/O
                         net (fo=2, routed)           0.443    11.405    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_38
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2/O
                         net (fo=1, routed)           0.462    11.991    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_5__2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_4__2/O
                         net (fo=2, routed)           0.634    12.749    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_43
    SLICE_X41Y90         LUT5 (Prop_lut5_I0_O)        0.124    12.873 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_3__2/O
                         net (fo=1, routed)           0.435    13.307    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/adder_inst/carry_45
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.431 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_2__9/O
                         net (fo=2, routed)           0.510    13.941    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_47
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.124    14.065 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_2__8/O
                         net (fo=3, routed)           0.580    14.645    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_49
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.119    14.764 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_2__7/O
                         net (fo=2, routed)           0.517    15.281    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/carry_51
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.332    15.613 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_i_1__107/O
                         net (fo=1, routed)           0.000    15.613    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/Q_reg_0[0]
    SLICE_X44Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.055    22.055    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/clk
    SLICE_X44Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/Q_reg/C
                         clock pessimism              0.132    22.187    
                         clock uncertainty           -0.302    21.885    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.029    21.914    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[51].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.190     1.190    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/clk
    SLICE_X40Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     1.331 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.167     1.498    design_1_i/Multi_Unit_0/U0/control_unit_inst/multiplicand_reg[3]
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.543 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__33/O
                         net (fo=1, routed)           0.000     1.543    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/mux_output_35
    SLICE_X40Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.399     1.399    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/clk
    SLICE_X40Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/Q_reg/C
                         clock pessimism             -0.077     1.322    
    SLICE_X40Y89         FDCE (Hold_fdce_C_D)         0.091     1.413    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[35].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[2].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.254ns (34.019%)  route 0.493ns (65.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.624     0.624    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[2].flipflop_inst/clk
    SLICE_X32Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[2].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.164     0.788 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[2].flipflop_inst/Q_reg/Q
                         net (fo=3, routed)           0.191     0.979    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/multiplicand_reg[0]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.024 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_i_2__35/O
                         net (fo=4, routed)           0.301     1.325    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[3].flipflop_inst/carry_3
    SLICE_X35Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.370 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[3].flipflop_inst/Q_i_1__154/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg_0[0]
    SLICE_X35Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.185     1.185    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/clk
    SLICE_X35Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/C
                         clock pessimism             -0.037     1.148    
    SLICE_X35Y89         FDCE (Hold_fdce_C_D)         0.091     1.239    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[33].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.045%)  route 0.487ns (69.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.820     0.820    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[33].flipflop_inst/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[33].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.164     0.984 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[33].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.487     1.470    design_1_i/Multi_Unit_0/U0/control_unit_inst/multiplicand_reg[2]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.515 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__32/O
                         net (fo=1, routed)           0.000     1.515    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/mux_output_34
    SLICE_X40Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.350     1.350    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/clk
    SLICE_X40Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.293    
    SLICE_X40Y90         FDCE (Hold_fdce_C_D)         0.091     1.384    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[34].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.915%)  route 0.318ns (63.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.100     1.100    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.141     1.241 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.318     1.559    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.604 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_i_1__4/O
                         net (fo=1, routed)           0.000     1.604    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/mux_output_6
    SLICE_X36Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.404     1.404    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/clk
    SLICE_X36Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.347    
    SLICE_X36Y91         FDCE (Hold_fdce_C_D)         0.120     1.467    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[6].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.227ns (38.646%)  route 0.360ns (61.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.779     0.779    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.128     0.907 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.360     1.268    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/Q_reg_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.099     1.367 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[47].flipflop_inst/Q_i_1__110/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/Q_reg_0[0]
    SLICE_X43Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.192     1.192    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/clk
    SLICE_X43Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.135    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.091     1.226    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[48].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.509%)  route 0.526ns (69.491%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.691     0.691    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.141     0.832 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.374     1.206    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/multiplicand_reg[6]
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.251 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_i_2__31/O
                         net (fo=2, routed)           0.153     1.404    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/carry_11
    SLICE_X38Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.449 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_i_1__146/O
                         net (fo=1, routed)           0.000     1.449    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg_0[0]
    SLICE_X38Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.239     1.239    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/clk
    SLICE_X38Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.182    
    SLICE_X38Y92         FDCE (Hold_fdce_C_D)         0.120     1.302    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.088%)  route 0.512ns (68.912%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.691     0.691    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.141     0.832 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.387     1.220    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_reg_3
    SLICE_X38Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.265 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_i_2__30/O
                         net (fo=2, routed)           0.125     1.389    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[12].flipflop_inst/carry_12
    SLICE_X40Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.434 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[12].flipflop_inst/Q_i_1__145/O
                         net (fo=1, routed)           0.000     1.434    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/Q_reg_0[0]
    SLICE_X40Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.245     1.245    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/clk
    SLICE_X40Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.188    
    SLICE_X40Y92         FDCE (Hold_fdce_C_D)         0.091     1.279    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[13].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.198%)  route 0.353ns (62.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.704     0.704    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/clk
    SLICE_X38Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     0.868 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.353     1.221    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg_0
    SLICE_X38Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.266 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_i_1__19/O
                         net (fo=1, routed)           0.000     1.266    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/mux_output_21
    SLICE_X38Y95         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.043     1.043    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/clk
    SLICE_X38Y95         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     0.986    
    SLICE_X38Y95         FDCE (Hold_fdce_C_D)         0.120     1.106    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[21].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.882%)  route 0.496ns (66.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.704     0.704    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/clk
    SLICE_X38Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     0.868 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.316     1.185    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_reg_3
    SLICE_X38Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.230 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_i_2__24/O
                         net (fo=2, routed)           0.179     1.409    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[22].flipflop_inst/carry_22
    SLICE_X38Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.454 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[22].flipflop_inst/Q_i_1__135/O
                         net (fo=1, routed)           0.000     1.454    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/Q_reg_0[0]
    SLICE_X38Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.228     1.228    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/clk
    SLICE_X38Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/Q_reg/C
                         clock pessimism             -0.057     1.171    
    SLICE_X38Y98         FDCE (Hold_fdce_C_D)         0.121     1.292    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[23].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.071     1.071    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/clk
    SLICE_X37Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.141     1.212 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.180     1.393    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_reg_8
    SLICE_X38Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_1__133/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/Q_reg_0[0]
    SLICE_X38Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.228     1.228    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/clk
    SLICE_X38Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/Q_reg/C
                         clock pessimism             -0.077     1.151    
    SLICE_X38Y98         FDCE (Hold_fdce_C_D)         0.121     1.272    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[25].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y87  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y87  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[3].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[40].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y89  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[41].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y89  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[42].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y89  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[43].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y90  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y91  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y87  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y87  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[39].flipflop_inst/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[3].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y90  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[3].flipflop_inst/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y90  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y90  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y91  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y92  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[11].flipflop_inst/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y92  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[12].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y97  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[27].flipflop_inst/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y91  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[31].flipflop_inst/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y91  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[32].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[56].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[57].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[58].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[59].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[60].flipflop_inst/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y97  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[61].flipflop_inst/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y91  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[9].flipflop_inst/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.766ns (13.549%)  route 4.887ns (86.451%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.132     2.132    design_1_i/Multi_Unit_0/U0/control_unit_inst/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     2.650 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           2.254     4.904    design_1_i/Multi_Unit_0/U0/control_unit_inst/state[0]
    SLICE_X36Y87         LUT3 (Prop_lut3_I1_O)        0.124     5.028 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/done_INST_0/O
                         net (fo=1, routed)           1.313     6.342    design_1_i/axi_regmap_0/U0/REG2_IN[0]
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           1.320     7.786    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.337    12.320    
    SLICE_X34Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.580ns (13.863%)  route 3.604ns (86.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.783     2.783    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/clk
    SLICE_X37Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.456     3.239 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[10].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           1.754     4.993    design_1_i/axi_regmap_0/U0/REG1_IN[10]
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.117 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           1.850     6.967    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[45].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.953%)  route 3.382ns (84.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.626     2.626    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[45].flipflop_inst/clk
    SLICE_X42Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[45].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.518     3.144 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[45].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           1.794     4.938    design_1_i/axi_regmap_0/U0/REG0_IN[13]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.124     5.062 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           1.588     6.650    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.337    12.321    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[44].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.642ns (15.814%)  route 3.418ns (84.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.626     2.626    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[44].flipflop_inst/clk
    SLICE_X42Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[44].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.518     3.144 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[44].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           1.687     4.831    design_1_i/axi_regmap_0/U0/REG0_IN[12]
    SLICE_X39Y91         LUT4 (Prop_lut4_I2_O)        0.124     4.955 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[12]_INST_0/O
                         net (fo=1, routed)           1.731     6.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[11].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.642ns (15.219%)  route 3.576ns (84.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.401     2.401    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[11].flipflop_inst/clk
    SLICE_X38Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[11].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.518     2.919 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[11].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           1.846     4.765    design_1_i/axi_regmap_0/U0/REG1_IN[11]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[11]_INST_0/O
                         net (fo=1, routed)           1.730     6.619    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.337    12.320    
    SLICE_X34Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[21].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.580ns (13.005%)  route 3.880ns (86.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.982     1.982    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[21].flipflop_inst/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[21].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     2.438 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[21].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           2.380     4.818    design_1_i/axi_regmap_0/U0/REG1_IN[21]
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.942 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.500     6.442    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.337    12.321    
    SLICE_X34Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[38].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.614%)  route 4.018ns (87.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.827     1.827    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[38].flipflop_inst/clk
    SLICE_X39Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[38].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456     2.283 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[38].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           2.010     4.293    design_1_i/axi_regmap_0/U0/REG0_IN[6]
    SLICE_X37Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.417 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           2.008     6.425    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.337    12.320    
    SLICE_X34Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.580ns (14.402%)  route 3.447ns (85.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.368     2.368    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/clk
    SLICE_X35Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[4].flipflop_inst/Q_reg/Q
                         net (fo=4, routed)           2.156     4.980    design_1_i/axi_regmap_0/U0/REG1_IN[4]
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.124     5.104 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           1.291     6.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.337    12.320    
    SLICE_X34Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[16].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.642ns (16.556%)  route 3.236ns (83.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.483     2.483    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[16].flipflop_inst/clk
    SLICE_X42Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[16].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.518     3.001 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[16].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           1.471     4.472    design_1_i/axi_regmap_0/U0/REG1_IN[16]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.596 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           1.765     6.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.337    12.366    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[26].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.613%)  route 3.223ns (83.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         2.449     2.449    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[26].flipflop_inst/clk
    SLICE_X36Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[26].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.518     2.967 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[26].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           1.332     4.298    design_1_i/axi_regmap_0/U0/REG1_IN[26]
    SLICE_X36Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.422 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           1.891     6.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  5.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[31].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.209ns (15.054%)  route 1.179ns (84.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.745     0.745    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[31].flipflop_inst/clk
    SLICE_X38Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[31].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.164     0.909 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[31].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.551     1.459    design_1_i/axi_regmap_0/U0/REG1_IN[31]
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.504 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.628     2.133    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.337     1.528    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[2].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.186ns (12.730%)  route 1.275ns (87.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.624     0.624    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[2].flipflop_inst/clk
    SLICE_X33Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[2].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.765 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[2].flipflop_inst/Q_reg/Q
                         net (fo=3, routed)           0.810     1.575    design_1_i/axi_regmap_0/U0/REG1_IN[2]
    SLICE_X35Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.620 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0/O
                         net (fo=1, routed)           0.465     2.085    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.337     1.526    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.641    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[55].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.186ns (15.431%)  route 1.019ns (84.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.926     0.926    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[55].flipflop_inst/clk
    SLICE_X40Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[55].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[55].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.361     1.428    design_1_i/axi_regmap_0/U0/REG0_IN[23]
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.473 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           0.659     2.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.636    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.624     0.624    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/clk
    SLICE_X33Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.765 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[0].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.768     1.532    design_1_i/axi_regmap_0/U0/REG1_IN[0]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.577 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.592     2.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.337     1.526    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.643    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[37].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.616%)  route 1.180ns (86.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.814     0.814    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[37].flipflop_inst/clk
    SLICE_X39Y89         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[37].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141     0.955 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[37].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.510     1.465    design_1_i/axi_regmap_0/U0/REG0_IN[5]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.510 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           0.670     2.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.337     1.526    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.635    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.555%)  route 1.227ns (85.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.757     0.757    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/clk
    SLICE_X38Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.164     0.921 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/Q
                         net (fo=6, routed)           0.442     1.363    design_1_i/axi_regmap_0/U0/REG1_IN[19]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.408 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           0.785     2.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.636    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.288%)  route 1.328ns (87.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.720     0.720    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/clk
    SLICE_X41Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141     0.861 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.509     1.370    design_1_i/axi_regmap_0/U0/REG1_IN[17]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.415 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           0.819     2.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[1].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.226ns (13.918%)  route 1.398ns (86.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.624     0.624    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[1].flipflop_inst/clk
    SLICE_X33Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[1].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.128     0.752 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[1].flipflop_inst/Q_reg/Q
                         net (fo=4, routed)           0.656     1.407    design_1_i/axi_regmap_0/U0/REG1_IN[1]
    SLICE_X33Y89         LUT4 (Prop_lut4_I0_O)        0.098     1.505 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.742     2.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[43].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.699%)  route 1.279ns (87.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.779     0.779    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[43].flipflop_inst/clk
    SLICE_X40Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[43].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     0.920 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[43].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.587     1.507    design_1_i/axi_regmap_0/U0/REG0_IN[11]
    SLICE_X39Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.552 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[11]_INST_0/O
                         net (fo=1, routed)           0.692     2.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.644    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[41].flipflop_inst/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.111%)  route 1.350ns (87.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.779     0.779    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[41].flipflop_inst/clk
    SLICE_X40Y91         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[41].flipflop_inst/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     0.920 r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[41].flipflop_inst/Q_reg/Q
                         net (fo=5, routed)           0.480     1.400    design_1_i/axi_regmap_0/U0/REG0_IN[9]
    SLICE_X39Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.445 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           0.870     2.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.904ns  (logic 0.605ns (20.833%)  route 2.299ns (79.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 20.996 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.856    15.897    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_reg_1
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.996    20.996    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/clk
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.996    
                         clock uncertainty           -0.337    20.658    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.400    20.258    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[0].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.904ns  (logic 0.605ns (20.833%)  route 2.299ns (79.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 20.996 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.856    15.897    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/Q_reg_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.996    20.996    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/clk
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.996    
                         clock uncertainty           -0.337    20.658    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.400    20.258    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[12].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.904ns  (logic 0.605ns (20.833%)  route 2.299ns (79.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 20.996 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.856    15.897    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/Q_reg_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.996    20.996    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/clk
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.996    
                         clock uncertainty           -0.337    20.658    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.400    20.258    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[13].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.904ns  (logic 0.605ns (20.833%)  route 2.299ns (79.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 20.996 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.856    15.897    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/Q_reg_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.996    20.996    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/clk
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.996    
                         clock uncertainty           -0.337    20.658    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.400    20.258    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[14].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.904ns  (logic 0.605ns (20.833%)  route 2.299ns (79.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 20.996 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.856    15.897    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/Q_reg_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.996    20.996    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/clk
    SLICE_X34Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.996    
                         clock uncertainty           -0.337    20.658    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.400    20.258    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[31].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.064ns  (logic 0.605ns (19.742%)  route 2.459ns (80.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 21.206 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          1.016    16.057    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/Q_reg_1
    SLICE_X37Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.206    21.206    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/clk
    SLICE_X37Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.206    
                         clock uncertainty           -0.337    20.869    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.436    20.433    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[31].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.433    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.811ns  (logic 0.605ns (21.523%)  route 2.206ns (78.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 20.999 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.762    15.804    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/Q_reg_0
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.999    20.999    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/clk
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.999    
                         clock uncertainty           -0.337    20.661    
    SLICE_X33Y92         FDCE (Setup_fdce_C_CE)      -0.436    20.225    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[4].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.811ns  (logic 0.605ns (21.523%)  route 2.206ns (78.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 20.999 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.762    15.804    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/Q_reg_0
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.999    20.999    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/clk
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.999    
                         clock uncertainty           -0.337    20.661    
    SLICE_X33Y92         FDCE (Setup_fdce_C_CE)      -0.436    20.225    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[5].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.811ns  (logic 0.605ns (21.523%)  route 2.206ns (78.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 20.999 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.762    15.804    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/Q_reg_0
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.999    20.999    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/clk
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.999    
                         clock uncertainty           -0.337    20.661    
    SLICE_X33Y92         FDCE (Setup_fdce_C_CE)      -0.436    20.225    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[6].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.811ns  (logic 0.605ns (21.523%)  route 2.206ns (78.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 20.999 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         1.444    14.893    design_1_i/Multi_Unit_0/U0/control_unit_inst/rst
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.149    15.042 r  design_1_i/Multi_Unit_0/U0/control_unit_inst/Q_i_1__158/O
                         net (fo=96, routed)          0.762    15.804    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/Q_reg_0
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.999    20.999    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/clk
    SLICE_X33Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    20.999    
                         clock uncertainty           -0.337    20.661    
    SLICE_X33Y92         FDCE (Setup_fdce_C_CE)      -0.436    20.225    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[7].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                  4.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X36Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/Q
                         net (fo=1, routed)           0.143     1.199    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[18].flipflop_inst/A[0]
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.244 r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[18].flipflop_inst/Q_i_1__79/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/mux_output_17
    SLICE_X36Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.731     0.731    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/clk
    SLICE_X36Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.337     1.068    
    SLICE_X36Y93         FDCE (Hold_fdce_C_D)         0.121     1.189    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[17].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.111%)  route 0.623ns (74.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/Q
                         net (fo=1, routed)           0.623     1.681    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[13].flipflop_inst/B[0]
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[13].flipflop_inst/Q_i_1__12/O
                         net (fo=1, routed)           0.000     1.726    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/mux_output_14
    SLICE_X39Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.239     1.239    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/clk
    SLICE_X39Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.337     1.576    
    SLICE_X39Y92         FDCE (Hold_fdce_C_D)         0.092     1.668    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[14].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.125%)  route 0.435ns (63.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X36Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/Q
                         net (fo=1, routed)           0.435     1.476    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/B[0]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.098     1.574 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_i_1__28/O
                         net (fo=1, routed)           0.000     1.574    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/mux_output_30
    SLICE_X37Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.086     1.086    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/clk
    SLICE_X37Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.086    
                         clock uncertainty            0.337     1.424    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)         0.092     1.516    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[30].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.485%)  route 0.198ns (51.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/Q
                         net (fo=1, routed)           0.198     1.230    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/B[0]
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.275 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_i_1__8/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/mux_output_10
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.781     0.781    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.337     1.119    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.092     1.211    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.023%)  route 0.291ns (60.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/Q
                         net (fo=1, routed)           0.291     1.323    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/B[0]
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.368 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/Q_i_1__15/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/mux_output_17
    SLICE_X40Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.872     0.872    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/clk
    SLICE_X40Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.337     1.210    
    SLICE_X40Y94         FDCE (Hold_fdce_C_D)         0.091     1.301    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[17].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.286%)  route 0.162ns (41.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/Q
                         net (fo=1, routed)           0.162     1.182    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[8].flipflop_inst/B[0]
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.098     1.280 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[8].flipflop_inst/Q_i_1__7/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/mux_output_9
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.781     0.781    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.337     1.119    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.092     1.211    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.554%)  route 0.609ns (74.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X36Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/Q
                         net (fo=1, routed)           0.609     1.665    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/B[0]
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.710 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_i_1__23/O
                         net (fo=1, routed)           0.000     1.710    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/mux_output_25
    SLICE_X37Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.207     1.207    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/clk
    SLICE_X37Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.337     1.545    
    SLICE_X37Y98         FDCE (Hold_fdce_C_D)         0.092     1.637    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[25].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.183ns (44.084%)  route 0.232ns (55.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/Q
                         net (fo=1, routed)           0.232     1.266    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/B[0]
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.042     1.308 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_i_1__9/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/mux_output_11
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.781     0.781    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.337     1.119    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.105     1.224    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.246ns (34.455%)  route 0.468ns (65.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X36Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/Q
                         net (fo=1, routed)           0.468     1.509    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/B[0]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.098     1.607 r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/Q_i_1__27/O
                         net (fo=1, routed)           0.000     1.607    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/mux_output_29
    SLICE_X37Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.086     1.086    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/clk
    SLICE_X37Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.086    
                         clock uncertainty            0.337     1.424    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)         0.091     1.515    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[29].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X36Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/Q
                         net (fo=1, routed)           0.194     1.250    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[16].flipflop_inst/A[0]
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.295 r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[16].flipflop_inst/Q_i_1__77/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/mux_output_15
    SLICE_X36Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         0.731     0.731    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/clk
    SLICE_X36Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.337     1.068    
    SLICE_X36Y93         FDCE (Hold_fdce_C_D)         0.120     1.188    design_1_i/Multi_Unit_0/U0/multiplier/FF_instantiation[15].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.318ns  (logic 0.456ns (13.743%)  route 2.862ns (86.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 21.340 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.862    16.311    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/rst
    SLICE_X39Y94         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.340    21.340    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/clk
    SLICE_X39Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.340    
                         clock uncertainty           -0.337    21.003    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    20.598    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[19].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.598    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.318ns  (logic 0.456ns (13.743%)  route 2.862ns (86.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 21.340 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.862    16.311    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/rst
    SLICE_X38Y94         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.340    21.340    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/clk
    SLICE_X38Y94         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.340    
                         clock uncertainty           -0.337    21.003    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    20.684    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[20].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.684    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.456ns (14.371%)  route 2.717ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        -1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 21.310 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.717    16.166    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/rst
    SLICE_X37Y92         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.310    21.310    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.310    
                         clock uncertainty           -0.337    20.973    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    20.568    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[10].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.456ns (14.371%)  route 2.717ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        -1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 21.310 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.717    16.166    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/rst
    SLICE_X37Y92         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.310    21.310    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.310    
                         clock uncertainty           -0.337    20.973    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    20.568    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[11].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.456ns (14.371%)  route 2.717ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        -1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 21.310 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.717    16.166    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/rst
    SLICE_X37Y92         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.310    21.310    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.310    
                         clock uncertainty           -0.337    20.973    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    20.568    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[9].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.172ns  (logic 0.456ns (14.375%)  route 2.716ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 21.457 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.716    16.165    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/rst
    SLICE_X39Y93         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.457    21.457    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/clk
    SLICE_X39Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.457    
                         clock uncertainty           -0.337    21.120    
    SLICE_X39Y93         FDCE (Recov_fdce_C_CLR)     -0.405    20.715    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[20].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.715    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.172ns  (logic 0.456ns (14.375%)  route 2.716ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 21.457 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.716    16.165    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/rst
    SLICE_X38Y93         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.457    21.457    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/clk
    SLICE_X38Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.457    
                         clock uncertainty           -0.337    21.120    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.319    20.801    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[19].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.867ns  (logic 0.456ns (15.906%)  route 2.411ns (84.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.411    15.860    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/rst
    SLICE_X40Y93         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.336    21.336    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/clk
    SLICE_X40Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.336    
                         clock uncertainty           -0.337    20.999    
    SLICE_X40Y93         FDCE (Recov_fdce_C_CLR)     -0.405    20.594    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[16].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.930%)  route 2.406ns (84.070%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.406    15.855    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/rst
    SLICE_X41Y93         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.336    21.336    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/clk
    SLICE_X41Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.336    
                         clock uncertainty           -0.337    20.999    
    SLICE_X41Y93         FDCE (Recov_fdce_C_CLR)     -0.405    20.594    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[17].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.930%)  route 2.406ns (84.070%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    13.449 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         2.406    15.855    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/rst
    SLICE_X41Y93         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.336    21.336    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/clk
    SLICE_X41Y93         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/Q_reg/C
                         clock pessimism              0.000    21.336    
                         clock uncertainty           -0.337    20.999    
    SLICE_X41Y93         FDCE (Recov_fdce_C_CLR)     -0.405    20.594    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[18].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.959%)  route 0.532ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.532     1.584    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/rst
    SLICE_X37Y97         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.258     1.258    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.337     1.595    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.503    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[26].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.959%)  route 0.532ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.532     1.584    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/rst
    SLICE_X37Y97         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.258     1.258    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.337     1.595    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.503    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[27].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.959%)  route 0.532ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.532     1.584    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/rst
    SLICE_X37Y97         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.258     1.258    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.337     1.595    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.503    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[28].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.153%)  route 0.526ns (78.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.526     1.578    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/rst
    SLICE_X35Y90         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.251     1.251    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.588    
    SLICE_X35Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.496    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[4].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.153%)  route 0.526ns (78.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.526     1.578    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/rst
    SLICE_X35Y90         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.251     1.251    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.588    
    SLICE_X35Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.496    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[5].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.030%)  route 0.600ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.600     1.653    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/rst
    SLICE_X38Y96         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.243     1.243    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/clk
    SLICE_X38Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.337     1.580    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[29].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.030%)  route 0.600ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.600     1.653    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/rst
    SLICE_X38Y96         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.243     1.243    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/clk
    SLICE_X38Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.337     1.580    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[30].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.030%)  route 0.600ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.600     1.653    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/rst
    SLICE_X39Y96         FDCE                                         f  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.243     1.243    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/clk
    SLICE_X39Y96         FDCE                                         r  design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.337     1.580    
    SLICE_X39Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    design_1_i/Multi_Unit_0/U0/product_reg/FF_instantiation[28].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.417%)  route 0.585ns (80.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.585     1.638    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/rst
    SLICE_X37Y98         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.207     1.207    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/clk
    SLICE_X37Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.337     1.545    
    SLICE_X37Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.453    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[23].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.417%)  route 0.585ns (80.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=168, routed)         0.585     1.638    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/rst
    SLICE_X37Y98         FDCE                                         f  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=162, routed)         1.207     1.207    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/clk
    SLICE_X37Y98         FDCE                                         r  design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_reg/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.337     1.545    
    SLICE_X37Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.453    design_1_i/Multi_Unit_0/U0/multiplicand/FF_instantiation[24].flipflop_inst/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.185    





