#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue May 20 15:17:13 2025
# Process ID: 18193
# Current directory: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1
# Command line: vivado -log lab1_better_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab1_better_wrapper.tcl -notrace
# Log file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper.vdi
# Journal file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/vivado.jou
# Running On        :ares
# Platform          :Linuxmint
# Operating System  :Linux Mint 21.2
# Processor Detail  :Intel(R) Core(TM) i5-4200U CPU @ 1.60GHz
# CPU Frequency     :2600.000 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8217 MB
# Swap memory       :2147 MB
# Total Virtual     :10364 MB
# Available Virtual :4213 MB
#-----------------------------------------------------------
source lab1_better_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.406 ; gain = 0.023 ; free physical = 2340 ; free virtual = 3639
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/conv_op_ip/axil_conv2D/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ares/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top lab1_better_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/lab1_better_axil_conv2D_0_0.dcp' for cell 'lab1_better_i/axil_conv2D_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_processing_system7_0_0/lab1_better_processing_system7_0_0.dcp' for cell 'lab1_better_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_rst_ps7_0_100M_0/lab1_better_rst_ps7_0_100M_0.dcp' for cell 'lab1_better_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_auto_pc_0/lab1_better_auto_pc_0.dcp' for cell 'lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1741.492 ; gain = 0.000 ; free physical = 2032 ; free virtual = 3333
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_processing_system7_0_0/lab1_better_processing_system7_0_0.xdc] for cell 'lab1_better_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_processing_system7_0_0/lab1_better_processing_system7_0_0.xdc] for cell 'lab1_better_i/processing_system7_0/inst'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_rst_ps7_0_100M_0/lab1_better_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_better_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_rst_ps7_0_100M_0/lab1_better_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_better_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_rst_ps7_0_100M_0/lab1_better_rst_ps7_0_100M_0.xdc] for cell 'lab1_better_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_rst_ps7_0_100M_0/lab1_better_rst_ps7_0_100M_0.xdc] for cell 'lab1_better_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.020 ; gain = 0.000 ; free physical = 1882 ; free virtual = 3234
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1968.020 ; gain = 557.613 ; free physical = 1882 ; free virtual = 3234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1973.629 ; gain = 5.609 ; free physical = 1850 ; free virtual = 3203

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bed97498

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2432.457 ; gain = 458.828 ; free physical = 1431 ; free virtual = 2798

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1bed97498

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1bed97498

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Phase 1 Initialization | Checksum: 1bed97498

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1bed97498

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1bed97498

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Phase 2 Timer Update And Timing Data Collection | Checksum: 1bed97498

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a8b2861f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Retarget | Checksum: 1a8b2861f
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 30 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fc20f5bd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Constant propagation | Checksum: 1fc20f5bd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1370f5eb5

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Sweep | Checksum: 1370f5eb5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 121 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1370f5eb5

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
BUFG optimization | Checksum: 1370f5eb5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1370f5eb5

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Shift Register Optimization | Checksum: 1370f5eb5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16643a55c

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2488
Post Processing Netlist | Checksum: 16643a55c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26b5aad71

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2487

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2487
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26b5aad71

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2487
Phase 9 Finalization | Checksum: 26b5aad71

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2487
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              30  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             121  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26b5aad71

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2748.293 ; gain = 0.000 ; free physical = 1120 ; free virtual = 2487

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1635c12ef

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2899.129 ; gain = 0.000 ; free physical = 1066 ; free virtual = 2441
Ending Power Optimization Task | Checksum: 1635c12ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2899.129 ; gain = 150.836 ; free physical = 1065 ; free virtual = 2441

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1635c12ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2899.129 ; gain = 0.000 ; free physical = 1065 ; free virtual = 2441

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.129 ; gain = 0.000 ; free physical = 1065 ; free virtual = 2441
Ending Netlist Obfuscation Task | Checksum: 1a6b4e372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.129 ; gain = 0.000 ; free physical = 1065 ; free virtual = 2441
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2899.129 ; gain = 931.109 ; free physical = 1065 ; free virtual = 2441
INFO: [Vivado 12-24828] Executing command : report_drc -file lab1_better_wrapper_drc_opted.rpt -pb lab1_better_wrapper_drc_opted.pb -rpx lab1_better_wrapper_drc_opted.rpx
Command: report_drc -file lab1_better_wrapper_drc_opted.rpt -pb lab1_better_wrapper_drc_opted.pb -rpx lab1_better_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2417
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2417
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2417
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2418
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2418
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2418
Write Physdb Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1040 ; free virtual = 2418
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1027 ; free virtual = 2406
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117a38de2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1027 ; free virtual = 2406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1027 ; free virtual = 2406

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b2838d8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1027 ; free virtual = 2406

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150fb8be0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2408

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150fb8be0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2408
Phase 1 Placer Initialization | Checksum: 150fb8be0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2408

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18a907dcc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2409

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b73f8c7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2409

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b73f8c7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1026 ; free virtual = 2409

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17b6d36aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1024 ; free virtual = 2408

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 134 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 55 nets or LUTs. Breaked 0 LUT, combined 55 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             55  |                    55  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             55  |                    55  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19226f2f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408
Phase 2.4 Global Placement Core | Checksum: 18a90226b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408
Phase 2 Global Placement | Checksum: 18a90226b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 157895887

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11dffb053

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 103a213a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f6d086e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2408

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15fddbaa5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17e4f2140

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 171419b86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Phase 3 Detail Placement | Checksum: 171419b86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ced6339d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.046 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1274d49ef

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2598c8110

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ced6339d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.046. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fdb822ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Phase 4.1 Post Commit Optimization | Checksum: 1fdb822ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fdb822ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fdb822ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Phase 4.3 Placer Reporting | Checksum: 1fdb822ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fed6649

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
Ending Placer Task | Checksum: 15cb06eca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1022 ; free virtual = 2409
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab1_better_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1014 ; free virtual = 2401
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab1_better_wrapper_utilization_placed.rpt -pb lab1_better_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file lab1_better_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1012 ; free virtual = 2398
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2399
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2401
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2401
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2402
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2402
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2403
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1011 ; free virtual = 2403
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1006 ; free virtual = 2395
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.046 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1006 ; free virtual = 2395
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1000 ; free virtual = 2393
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1000 ; free virtual = 2393
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1000 ; free virtual = 2393
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 1000 ; free virtual = 2393
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 999 ; free virtual = 2393
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 999 ; free virtual = 2393
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cd01e813 ConstDB: 0 ShapeSum: 26162f8c RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 369d1af0 | NumContArr: 8c1ee447 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2480df471

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 947 ; free virtual = 2341

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2480df471

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 947 ; free virtual = 2341

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2480df471

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 947 ; free virtual = 2341
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 223a51545

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 936 ; free virtual = 2333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.135  | TNS=0.000  | WHS=-0.173 | THS=-22.736|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2429
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2429
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29a3d68fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 936 ; free virtual = 2333

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29a3d68fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 936 ; free virtual = 2333

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27c053d1f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 915 ; free virtual = 2312
Phase 4 Initial Routing | Checksum: 27c053d1f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 915 ; free virtual = 2312

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 20f25027b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24fbc2403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311
Phase 5 Rip-up And Reroute | Checksum: 24fbc2403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 24fbc2403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24fbc2403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311
Phase 6 Delay and Skew Optimization | Checksum: 24fbc2403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.157  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18e80c426

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311
Phase 7 Post Hold Fix | Checksum: 18e80c426

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.43173 %
  Global Horizontal Routing Utilization  = 1.84881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18e80c426

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2311

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18e80c426

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 913 ; free virtual = 2310

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 251d58d0b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 251d58d0b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.157  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 251d58d0b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310
Total Elapsed time in route_design: 18.78 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 15125589e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 15125589e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.145 ; gain = 0.000 ; free physical = 912 ; free virtual = 2310
INFO: [Vivado 12-24828] Executing command : report_drc -file lab1_better_wrapper_drc_routed.rpt -pb lab1_better_wrapper_drc_routed.pb -rpx lab1_better_wrapper_drc_routed.rpx
Command: report_drc -file lab1_better_wrapper_drc_routed.rpt -pb lab1_better_wrapper_drc_routed.pb -rpx lab1_better_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab1_better_wrapper_methodology_drc_routed.rpt -pb lab1_better_wrapper_methodology_drc_routed.pb -rpx lab1_better_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab1_better_wrapper_methodology_drc_routed.rpt -pb lab1_better_wrapper_methodology_drc_routed.pb -rpx lab1_better_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_better_wrapper_timing_summary_routed.rpt -pb lab1_better_wrapper_timing_summary_routed.pb -rpx lab1_better_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab1_better_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab1_better_wrapper_route_status.rpt -pb lab1_better_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab1_better_wrapper_bus_skew_routed.rpt -pb lab1_better_wrapper_bus_skew_routed.pb -rpx lab1_better_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file lab1_better_wrapper_power_routed.rpt -pb lab1_better_wrapper_power_summary_routed.pb -rpx lab1_better_wrapper_power_routed.rpx
Command: report_power -file lab1_better_wrapper_power_routed.rpt -pb lab1_better_wrapper_power_summary_routed.pb -rpx lab1_better_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab1_better_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.145 ; gain = 14.000 ; free physical = 872 ; free virtual = 2272
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 872 ; free virtual = 2273
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2275
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2275
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2276
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2276
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2277
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2924.145 ; gain = 0.000 ; free physical = 871 ; free virtual = 2277
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/impl_1/lab1_better_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:18:54 2025...
