./build/obj_dir/Valu_top.cpp ./build/obj_dir/Valu_top.h ./build/obj_dir/Valu_top.mk ./build/obj_dir/Valu_top__ConstPool_0.cpp ./build/obj_dir/Valu_top__Syms.cpp ./build/obj_dir/Valu_top__Syms.h ./build/obj_dir/Valu_top___024root.h ./build/obj_dir/Valu_top___024root__DepSet_h8935f2f5__0.cpp ./build/obj_dir/Valu_top___024root__DepSet_h8935f2f5__0__Slow.cpp ./build/obj_dir/Valu_top___024root__DepSet_hd9c3b0d9__0.cpp ./build/obj_dir/Valu_top___024root__DepSet_hd9c3b0d9__0__Slow.cpp ./build/obj_dir/Valu_top___024root__Slow.cpp ./build/obj_dir/Valu_top__ver.d ./build/obj_dir/Valu_top_classes.mk  : /usr/local/bin/verilator_bin /home/xiucong/Verilog-Exercise/alu/vsrc/MuxKey.v /home/xiucong/Verilog-Exercise/alu/vsrc/MuxKeyInternal.v /home/xiucong/Verilog-Exercise/alu/vsrc/adder.v /home/xiucong/Verilog-Exercise/alu/vsrc/alu_top.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_and.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_equ.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_max.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_nor.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_or.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_xor.v /home/xiucong/Verilog-Exercise/alu/vsrc/seg.v /usr/local/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv 
