#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffddae81d0 .scope module, "tb" "tb" 2 7;
 .timescale -9 -11;
v0x7fffddb35120_0 .var "clock", 0 0;
v0x7fffddb351c0_0 .var "reset", 0 0;
E_0x7fffdda93620 .event negedge, v0x7fffddaf9170_0;
S_0x7fffddae6250 .scope module, "main_circuit" "main" 2 14, 3 1 0, S_0x7fffddae81d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x7fffddb34a40_0 .net "clk", 0 0, v0x7fffddb35120_0;  1 drivers
v0x7fffddb34b90_0 .net "dmem_addr", 31 0, L_0x7fffddb4c2a0;  1 drivers
v0x7fffddb34c50_0 .net "dmem_rdata", 31 0, v0x7fffddaed910_0;  1 drivers
v0x7fffddb34cf0_0 .net "dmem_wdata", 31 0, L_0x7fffddb4c460;  1 drivers
o0x7f72b5df0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffddb34db0_0 .net "dmem_we", 0 0, o0x7f72b5df0108;  0 drivers
v0x7fffddb34e50_0 .net "imem_addr", 31 0, v0x7fffddb328b0_0;  1 drivers
v0x7fffddb34f10_0 .net "imem_data", 31 0, v0x7fffddb286f0_0;  1 drivers
v0x7fffddb34fd0_0 .net "reset", 0 0, v0x7fffddb351c0_0;  1 drivers
L_0x7fffddb35280 .part v0x7fffddb328b0_0, 0, 8;
S_0x7fffddae6a30 .scope module, "dmem_inst" "dmem" 3 29, 4 1 0, S_0x7fffddae6250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /OUTPUT 32 "rdata"
v0x7fffddb0a760_0 .net *"_s1", 31 0, L_0x7fffddb496b0;  1 drivers
v0x7fffddb089d0_0 .net "addr", 31 0, L_0x7fffddb4c2a0;  alias, 1 drivers
v0x7fffddaf9170_0 .net "clk", 0 0, v0x7fffddb35120_0;  alias, 1 drivers
v0x7fffddaedf90 .array "memdata", 0 63, 31 0;
v0x7fffddaed910_0 .var "rdata", 31 0;
v0x7fffddb282f0_0 .net "wdata", 31 0, L_0x7fffddb4c460;  alias, 1 drivers
v0x7fffddb283d0_0 .net "we", 0 0, o0x7f72b5df0108;  alias, 0 drivers
E_0x7fffdda92d40 .event posedge, v0x7fffddaf9170_0;
E_0x7fffdda93380 .event edge, L_0x7fffddb496b0;
L_0x7fffddb496b0 .array/port v0x7fffddaedf90, L_0x7fffddb4c2a0;
S_0x7fffddae7210 .scope module, "imem_inst" "imem" 3 13, 5 1 0, S_0x7fffddae6250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /OUTPUT 32 "data"
v0x7fffddb285f0_0 .net "addr", 7 0, L_0x7fffddb35280;  1 drivers
v0x7fffddb286f0_0 .var "data", 31 0;
E_0x7fffddb0eac0 .event edge, v0x7fffddb286f0_0;
E_0x7fffddb28590 .event edge, v0x7fffddb285f0_0;
S_0x7fffddae79f0 .scope module, "mips_inst" "mips" 3 18, 6 1 0, S_0x7fffddae6250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "imem_data"
    .port_info 3 /OUTPUT 32 "imem_addr"
    .port_info 4 /INPUT 32 "dmem_rdata"
    .port_info 5 /OUTPUT 1 "dmem_we"
    .port_info 6 /OUTPUT 32 "dmem_addr"
    .port_info 7 /OUTPUT 32 "dmem_wdata"
v0x7fffddb33c10_0 .net "alu_src", 0 0, L_0x7fffddb37b40;  1 drivers
v0x7fffddb33cd0_0 .net "alucontrol", 2 0, v0x7fffddb28df0_0;  1 drivers
v0x7fffddb33e20_0 .net "branch", 0 0, L_0x7fffddb363d0;  1 drivers
v0x7fffddb33ef0_0 .net "clk", 0 0, v0x7fffddb35120_0;  alias, 1 drivers
v0x7fffddb33f90_0 .net "dmem_addr", 31 0, L_0x7fffddb4c2a0;  alias, 1 drivers
v0x7fffddb34080_0 .net "dmem_rdata", 31 0, v0x7fffddaed910_0;  alias, 1 drivers
v0x7fffddb34190_0 .net "dmem_wdata", 31 0, L_0x7fffddb4c460;  alias, 1 drivers
v0x7fffddb342a0_0 .net "dmem_we", 0 0, o0x7f72b5df0108;  alias, 0 drivers
v0x7fffddb34340_0 .net "imem_addr", 31 0, v0x7fffddb328b0_0;  alias, 1 drivers
v0x7fffddb34470_0 .net "imem_data", 31 0, v0x7fffddb286f0_0;  alias, 1 drivers
v0x7fffddb34510_0 .net "jump", 0 0, L_0x7fffddb36c10;  1 drivers
v0x7fffddb345b0_0 .net "mem_to_reg", 0 0, L_0x7fffddb36d10;  1 drivers
v0x7fffddb34650_0 .net "mem_write", 0 0, L_0x7fffddb36e60;  1 drivers
v0x7fffddb346f0_0 .net "reg_dst", 0 0, L_0x7fffddb37310;  1 drivers
v0x7fffddb34790_0 .net "reg_write", 0 0, L_0x7fffddb37960;  1 drivers
v0x7fffddb348c0_0 .net "rst", 0 0, v0x7fffddb351c0_0;  alias, 1 drivers
S_0x7fffddb289a0 .scope module, "controller_inst" "controller" 6 23, 7 1 0, S_0x7fffddae79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "mem_to_reg"
    .port_info 4 /OUTPUT 1 "mem_write"
    .port_info 5 /OUTPUT 1 "reg_dst"
    .port_info 6 /OUTPUT 1 "reg_write"
    .port_info 7 /OUTPUT 3 "alucontrol"
    .port_info 8 /OUTPUT 1 "alu_src"
v0x7fffddb2c020_0 .net "alu_src", 0 0, L_0x7fffddb37b40;  alias, 1 drivers
v0x7fffddb2c0e0_0 .net "alucontrol", 2 0, v0x7fffddb28df0_0;  alias, 1 drivers
v0x7fffddb2c180_0 .net "branch", 0 0, L_0x7fffddb363d0;  alias, 1 drivers
v0x7fffddb2c250_0 .net "instr", 31 0, v0x7fffddb286f0_0;  alias, 1 drivers
v0x7fffddb2c2f0_0 .net "jump", 0 0, L_0x7fffddb36c10;  alias, 1 drivers
v0x7fffddb2c390_0 .net "mem_to_reg", 0 0, L_0x7fffddb36d10;  alias, 1 drivers
v0x7fffddb2c460_0 .net "mem_write", 0 0, L_0x7fffddb36e60;  alias, 1 drivers
v0x7fffddb2c530_0 .net "reg_dst", 0 0, L_0x7fffddb37310;  alias, 1 drivers
v0x7fffddb2c600_0 .net "reg_write", 0 0, L_0x7fffddb37960;  alias, 1 drivers
S_0x7fffddb28bc0 .scope module, "aludec_inst" "aludec" 7 26, 8 1 0, S_0x7fffddb289a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 3 "alucontrol"
v0x7fffddb28df0_0 .var "alucontrol", 2 0;
v0x7fffddb28ef0_0 .net "instr", 31 0, v0x7fffddb286f0_0;  alias, 1 drivers
S_0x7fffddb28ff0 .scope module, "maindec_inst" "maindec" 7 15, 9 1 0, S_0x7fffddb289a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "mem_to_reg"
    .port_info 4 /OUTPUT 1 "mem_write"
    .port_info 5 /OUTPUT 1 "reg_dst"
    .port_info 6 /OUTPUT 1 "reg_write"
    .port_info 7 /OUTPUT 1 "alu_src"
L_0x7fffddb06b50 .functor AND 1, L_0x7fffddb35460, L_0x7fffddb355d0, C4<1>, C4<1>;
L_0x7fffddb06bc0 .functor AND 1, L_0x7fffddb357e0, L_0x7fffddb358d0, C4<1>, C4<1>;
L_0x7fffddb35d40 .functor AND 1, L_0x7fffddb35b20, L_0x7fffddb35bc0, C4<1>, C4<1>;
L_0x7fffddb36090 .functor AND 1, L_0x7fffddb35e50, L_0x7fffddb35f40, C4<1>, C4<1>;
L_0x7fffddb36440 .functor AND 1, L_0x7fffddb36210, L_0x7fffddb362b0, C4<1>, C4<1>;
L_0x7fffddb363d0 .functor BUFZ 1, L_0x7fffddb367e0, C4<0>, C4<0>, C4<0>;
L_0x7fffddb36c10 .functor BUFZ 1, L_0x7fffddb36ab0, C4<0>, C4<0>, C4<0>;
L_0x7fffddb36d10 .functor BUFZ 1, L_0x7fffddb36550, C4<0>, C4<0>, C4<0>;
L_0x7fffddb36e60 .functor BUFZ 1, L_0x7fffddb36640, C4<0>, C4<0>, C4<0>;
L_0x7fffddb36f60 .functor OR 1, L_0x7fffddb06b50, L_0x7fffddb06bc0, C4<0>, C4<0>;
L_0x7fffddb370d0 .functor OR 1, L_0x7fffddb36f60, L_0x7fffddb35d40, C4<0>, C4<0>;
L_0x7fffddb37190 .functor OR 1, L_0x7fffddb370d0, L_0x7fffddb36090, C4<0>, C4<0>;
L_0x7fffddb37310 .functor OR 1, L_0x7fffddb37190, L_0x7fffddb36440, C4<0>, C4<0>;
L_0x7fffddb37460 .functor OR 1, L_0x7fffddb06b50, L_0x7fffddb06bc0, C4<0>, C4<0>;
L_0x7fffddb372a0 .functor OR 1, L_0x7fffddb37460, L_0x7fffddb35d40, C4<0>, C4<0>;
L_0x7fffddb375a0 .functor OR 1, L_0x7fffddb372a0, L_0x7fffddb36090, C4<0>, C4<0>;
L_0x7fffddb376f0 .functor OR 1, L_0x7fffddb375a0, L_0x7fffddb36440, C4<0>, C4<0>;
L_0x7fffddb377b0 .functor OR 1, L_0x7fffddb376f0, L_0x7fffddb36900, C4<0>, C4<0>;
L_0x7fffddb37960 .functor OR 1, L_0x7fffddb377b0, L_0x7fffddb36550, C4<0>, C4<0>;
L_0x7fffddb37a20 .functor OR 1, L_0x7fffddb36900, L_0x7fffddb36550, C4<0>, C4<0>;
L_0x7fffddb37b40 .functor OR 1, L_0x7fffddb37a20, L_0x7fffddb36640, C4<0>, C4<0>;
v0x7fffddb292e0_0 .net *"_s10", 0 0, L_0x7fffddb355d0;  1 drivers
v0x7fffddb293a0_0 .net *"_s102", 0 0, L_0x7fffddb37a20;  1 drivers
L_0x7f72b5da00a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29480_0 .net/2u *"_s14", 5 0, L_0x7f72b5da00a8;  1 drivers
v0x7fffddb29540_0 .net *"_s16", 0 0, L_0x7fffddb357e0;  1 drivers
L_0x7f72b5da00f0 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29600_0 .net/2u *"_s18", 5 0, L_0x7f72b5da00f0;  1 drivers
v0x7fffddb29730_0 .net *"_s20", 0 0, L_0x7fffddb358d0;  1 drivers
L_0x7f72b5da0138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb297f0_0 .net/2u *"_s24", 5 0, L_0x7f72b5da0138;  1 drivers
v0x7fffddb298d0_0 .net *"_s26", 0 0, L_0x7fffddb35b20;  1 drivers
L_0x7f72b5da0180 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29990_0 .net/2u *"_s28", 5 0, L_0x7f72b5da0180;  1 drivers
v0x7fffddb29a70_0 .net *"_s30", 0 0, L_0x7fffddb35bc0;  1 drivers
L_0x7f72b5da01c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29b30_0 .net/2u *"_s34", 5 0, L_0x7f72b5da01c8;  1 drivers
v0x7fffddb29c10_0 .net *"_s36", 0 0, L_0x7fffddb35e50;  1 drivers
L_0x7f72b5da0210 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29cd0_0 .net/2u *"_s38", 5 0, L_0x7f72b5da0210;  1 drivers
L_0x7f72b5da0018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29db0_0 .net/2u *"_s4", 5 0, L_0x7f72b5da0018;  1 drivers
v0x7fffddb29e90_0 .net *"_s40", 0 0, L_0x7fffddb35f40;  1 drivers
L_0x7f72b5da0258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb29f50_0 .net/2u *"_s44", 5 0, L_0x7f72b5da0258;  1 drivers
v0x7fffddb2a030_0 .net *"_s46", 0 0, L_0x7fffddb36210;  1 drivers
L_0x7f72b5da02a0 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a0f0_0 .net/2u *"_s48", 5 0, L_0x7f72b5da02a0;  1 drivers
v0x7fffddb2a1d0_0 .net *"_s50", 0 0, L_0x7fffddb362b0;  1 drivers
L_0x7f72b5da02e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a290_0 .net/2u *"_s54", 5 0, L_0x7f72b5da02e8;  1 drivers
L_0x7f72b5da0330 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a370_0 .net/2u *"_s58", 5 0, L_0x7f72b5da0330;  1 drivers
v0x7fffddb2a450_0 .net *"_s6", 0 0, L_0x7fffddb35460;  1 drivers
L_0x7f72b5da0378 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a510_0 .net/2u *"_s62", 5 0, L_0x7f72b5da0378;  1 drivers
L_0x7f72b5da03c0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a5f0_0 .net/2u *"_s66", 5 0, L_0x7f72b5da03c0;  1 drivers
L_0x7f72b5da0408 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a6d0_0 .net/2u *"_s70", 5 0, L_0x7f72b5da0408;  1 drivers
L_0x7f72b5da0060 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2a7b0_0 .net/2u *"_s8", 5 0, L_0x7f72b5da0060;  1 drivers
v0x7fffddb2a890_0 .net *"_s82", 0 0, L_0x7fffddb36f60;  1 drivers
v0x7fffddb2a970_0 .net *"_s84", 0 0, L_0x7fffddb370d0;  1 drivers
v0x7fffddb2aa50_0 .net *"_s86", 0 0, L_0x7fffddb37190;  1 drivers
v0x7fffddb2ab30_0 .net *"_s90", 0 0, L_0x7fffddb37460;  1 drivers
v0x7fffddb2ac10_0 .net *"_s92", 0 0, L_0x7fffddb372a0;  1 drivers
v0x7fffddb2acf0_0 .net *"_s94", 0 0, L_0x7fffddb375a0;  1 drivers
v0x7fffddb2add0_0 .net *"_s96", 0 0, L_0x7fffddb376f0;  1 drivers
v0x7fffddb2aeb0_0 .net *"_s98", 0 0, L_0x7fffddb377b0;  1 drivers
v0x7fffddb2af90_0 .net "alu_src", 0 0, L_0x7fffddb37b40;  alias, 1 drivers
v0x7fffddb2b050_0 .net "branch", 0 0, L_0x7fffddb363d0;  alias, 1 drivers
v0x7fffddb2b110_0 .net "func", 5 0, L_0x7fffddb353c0;  1 drivers
v0x7fffddb2b1f0_0 .net "instr", 31 0, v0x7fffddb286f0_0;  alias, 1 drivers
v0x7fffddb2b2b0_0 .net "is_add", 0 0, L_0x7fffddb06b50;  1 drivers
v0x7fffddb2b370_0 .net "is_addi", 0 0, L_0x7fffddb36900;  1 drivers
v0x7fffddb2b430_0 .net "is_and", 0 0, L_0x7fffddb35d40;  1 drivers
v0x7fffddb2b4f0_0 .net "is_beq", 0 0, L_0x7fffddb367e0;  1 drivers
v0x7fffddb2b5b0_0 .net "is_j", 0 0, L_0x7fffddb36ab0;  1 drivers
v0x7fffddb2b670_0 .net "is_lw", 0 0, L_0x7fffddb36550;  1 drivers
v0x7fffddb2b730_0 .net "is_or", 0 0, L_0x7fffddb36090;  1 drivers
v0x7fffddb2b7f0_0 .net "is_slt", 0 0, L_0x7fffddb36440;  1 drivers
v0x7fffddb2b8b0_0 .net "is_sub", 0 0, L_0x7fffddb06bc0;  1 drivers
v0x7fffddb2b970_0 .net "is_sw", 0 0, L_0x7fffddb36640;  1 drivers
v0x7fffddb2ba30_0 .net "jump", 0 0, L_0x7fffddb36c10;  alias, 1 drivers
v0x7fffddb2baf0_0 .net "mem_to_reg", 0 0, L_0x7fffddb36d10;  alias, 1 drivers
v0x7fffddb2bbb0_0 .net "mem_write", 0 0, L_0x7fffddb36e60;  alias, 1 drivers
v0x7fffddb2bc70_0 .net "opcode", 5 0, L_0x7fffddb35320;  1 drivers
v0x7fffddb2bd50_0 .net "reg_dst", 0 0, L_0x7fffddb37310;  alias, 1 drivers
v0x7fffddb2be10_0 .net "reg_write", 0 0, L_0x7fffddb37960;  alias, 1 drivers
L_0x7fffddb35320 .part v0x7fffddb286f0_0, 26, 6;
L_0x7fffddb353c0 .part v0x7fffddb286f0_0, 0, 6;
L_0x7fffddb35460 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0018;
L_0x7fffddb355d0 .cmp/eq 6, L_0x7fffddb353c0, L_0x7f72b5da0060;
L_0x7fffddb357e0 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da00a8;
L_0x7fffddb358d0 .cmp/eq 6, L_0x7fffddb353c0, L_0x7f72b5da00f0;
L_0x7fffddb35b20 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0138;
L_0x7fffddb35bc0 .cmp/eq 6, L_0x7fffddb353c0, L_0x7f72b5da0180;
L_0x7fffddb35e50 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da01c8;
L_0x7fffddb35f40 .cmp/eq 6, L_0x7fffddb353c0, L_0x7f72b5da0210;
L_0x7fffddb36210 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0258;
L_0x7fffddb362b0 .cmp/eq 6, L_0x7fffddb353c0, L_0x7f72b5da02a0;
L_0x7fffddb36550 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da02e8;
L_0x7fffddb36640 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0330;
L_0x7fffddb367e0 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0378;
L_0x7fffddb36900 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da03c0;
L_0x7fffddb36ab0 .cmp/eq 6, L_0x7fffddb35320, L_0x7f72b5da0408;
S_0x7fffddb2c710 .scope module, "datapath_inst" "datapath" 6 35, 10 1 0, S_0x7fffddae79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 3 "alucontrol"
    .port_info 3 /INPUT 1 "alu_src"
    .port_info 4 /INPUT 1 "branch"
    .port_info 5 /INPUT 1 "jump"
    .port_info 6 /INPUT 1 "mem_to_reg"
    .port_info 7 /INPUT 1 "mem_write"
    .port_info 8 /INPUT 1 "reg_dst"
    .port_info 9 /INPUT 1 "reg_write"
    .port_info 10 /INPUT 32 "instr"
    .port_info 11 /OUTPUT 32 "pc"
    .port_info 12 /INPUT 32 "read_data"
    .port_info 13 /OUTPUT 32 "alu_result"
    .port_info 14 /OUTPUT 32 "write_data"
L_0x7fffddb47c50 .functor AND 1, L_0x7fffddb363d0, L_0x7fffddb4b330, C4<1>, C4<1>;
L_0x7fffddb48a60 .functor BUFZ 32, v0x7fffddb307c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffddb4c2a0 .functor BUFZ 32, L_0x7fffddb4c020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffddb4c460 .functor BUFZ 32, v0x7fffddb30880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f72b5da0450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffddb31380_0 .net/2u *"_s0", 31 0, L_0x7f72b5da0450;  1 drivers
v0x7fffddb31460_0 .net *"_s15", 29 0, L_0x7fffddb48180;  1 drivers
L_0x7f72b5da04e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb31540_0 .net/2u *"_s16", 1 0, L_0x7f72b5da04e0;  1 drivers
v0x7fffddb31600_0 .net *"_s18", 31 0, L_0x7fffddb48270;  1 drivers
v0x7fffddb316e0_0 .net *"_s22", 31 0, L_0x7fffddb48550;  1 drivers
v0x7fffddb31810_0 .net *"_s27", 4 0, L_0x7fffddb487d0;  1 drivers
L_0x7f72b5da0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb318f0_0 .net *"_s31", 0 0, L_0x7f72b5da0528;  1 drivers
v0x7fffddb319d0_0 .net *"_s33", 4 0, L_0x7fffddb489c0;  1 drivers
L_0x7f72b5da0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb31ab0_0 .net *"_s37", 0 0, L_0x7f72b5da0570;  1 drivers
v0x7fffddb31c20_0 .net *"_s38", 5 0, L_0x7fffddb48c10;  1 drivers
v0x7fffddb31d00_0 .net *"_s5", 3 0, L_0x7fffddb47d50;  1 drivers
v0x7fffddb31de0_0 .net *"_s7", 25 0, L_0x7fffddb47df0;  1 drivers
L_0x7f72b5da0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb31ec0_0 .net/2u *"_s8", 1 0, L_0x7f72b5da0498;  1 drivers
v0x7fffddb31fa0_0 .net "alu_out", 31 0, L_0x7fffddb4c020;  1 drivers
v0x7fffddb32060_0 .net "alu_result", 31 0, L_0x7fffddb4c2a0;  alias, 1 drivers
v0x7fffddb32130_0 .net "alu_src", 0 0, L_0x7fffddb37b40;  alias, 1 drivers
v0x7fffddb321d0_0 .net "alucontrol", 2 0, v0x7fffddb28df0_0;  alias, 1 drivers
v0x7fffddb32270_0 .net "branch", 0 0, L_0x7fffddb363d0;  alias, 1 drivers
v0x7fffddb32360_0 .net "c_out", 0 0, L_0x7fffddb49d90;  1 drivers
v0x7fffddb32400_0 .net "clk", 0 0, v0x7fffddb35120_0;  alias, 1 drivers
v0x7fffddb324f0_0 .net "imm_ext", 31 0, v0x7fffddb31240_0;  1 drivers
v0x7fffddb32590_0 .net "instr", 31 0, v0x7fffddb286f0_0;  alias, 1 drivers
v0x7fffddb32630_0 .net "jump", 0 0, L_0x7fffddb36c10;  alias, 1 drivers
v0x7fffddb326d0_0 .net "mem_to_reg", 0 0, L_0x7fffddb36d10;  alias, 1 drivers
v0x7fffddb327c0_0 .net "mem_write", 0 0, L_0x7fffddb36e60;  alias, 1 drivers
v0x7fffddb328b0_0 .var "pc", 31 0;
v0x7fffddb32990_0 .net "pc_branch", 31 0, L_0x7fffddb483f0;  1 drivers
v0x7fffddb32a70_0 .net "pc_jump", 31 0, L_0x7fffddb47fa0;  1 drivers
v0x7fffddb32b50_0 .net "pc_next", 31 0, L_0x7fffddb48690;  1 drivers
v0x7fffddb32c30_0 .net "pc_plus_4", 31 0, L_0x7fffddb378c0;  1 drivers
v0x7fffddb32d10_0 .net "pc_src", 0 0, L_0x7fffddb47c50;  1 drivers
v0x7fffddb32dd0_0 .net "rd", 5 0, L_0x7fffddb48ad0;  1 drivers
v0x7fffddb32eb0_0 .net "read_data", 31 0, v0x7fffddaed910_0;  alias, 1 drivers
v0x7fffddb33180_0 .net "reg_data1", 31 0, v0x7fffddb307c0_0;  1 drivers
v0x7fffddb33220_0 .net "reg_data2", 31 0, v0x7fffddb30880_0;  1 drivers
v0x7fffddb332c0_0 .net "reg_dst", 0 0, L_0x7fffddb37310;  alias, 1 drivers
v0x7fffddb333b0_0 .net "reg_write", 0 0, L_0x7fffddb37960;  alias, 1 drivers
v0x7fffddb33450_0 .net "result", 31 0, L_0x7fffddb48f10;  1 drivers
v0x7fffddb334f0_0 .net "rst", 0 0, v0x7fffddb351c0_0;  alias, 1 drivers
v0x7fffddb33590_0 .net "rt", 5 0, L_0x7fffddb488d0;  1 drivers
v0x7fffddb33670_0 .net "src_a", 31 0, L_0x7fffddb48a60;  1 drivers
v0x7fffddb33730_0 .net "src_b", 31 0, L_0x7fffddb497f0;  1 drivers
v0x7fffddb33800_0 .net "write_data", 31 0, L_0x7fffddb4c460;  alias, 1 drivers
v0x7fffddb338d0_0 .net "write_reg", 4 0, L_0x7fffddb48dd0;  1 drivers
v0x7fffddb339a0_0 .net "zero", 0 0, L_0x7fffddb4b330;  1 drivers
E_0x7fffddb2ca20 .event edge, v0x7fffddb328b0_0;
L_0x7fffddb378c0 .arith/sum 32, v0x7fffddb328b0_0, L_0x7f72b5da0450;
L_0x7fffddb47d50 .part L_0x7fffddb378c0, 28, 4;
L_0x7fffddb47df0 .part v0x7fffddb286f0_0, 0, 26;
L_0x7fffddb47fa0 .concat [ 2 26 4 0], L_0x7f72b5da0498, L_0x7fffddb47df0, L_0x7fffddb47d50;
L_0x7fffddb48180 .part v0x7fffddb31240_0, 0, 30;
L_0x7fffddb48270 .concat [ 2 30 0 0], L_0x7f72b5da04e0, L_0x7fffddb48180;
L_0x7fffddb483f0 .arith/sum 32, L_0x7fffddb378c0, L_0x7fffddb48270;
L_0x7fffddb48550 .functor MUXZ 32, L_0x7fffddb378c0, L_0x7fffddb483f0, L_0x7fffddb47c50, C4<>;
L_0x7fffddb48690 .functor MUXZ 32, L_0x7fffddb48550, L_0x7fffddb47fa0, L_0x7fffddb36c10, C4<>;
L_0x7fffddb487d0 .part v0x7fffddb286f0_0, 16, 5;
L_0x7fffddb488d0 .concat [ 5 1 0 0], L_0x7fffddb487d0, L_0x7f72b5da0528;
L_0x7fffddb489c0 .part v0x7fffddb286f0_0, 11, 5;
L_0x7fffddb48ad0 .concat [ 5 1 0 0], L_0x7fffddb489c0, L_0x7f72b5da0570;
L_0x7fffddb48c10 .functor MUXZ 6, L_0x7fffddb488d0, L_0x7fffddb48ad0, L_0x7fffddb37310, C4<>;
L_0x7fffddb48dd0 .part L_0x7fffddb48c10, 0, 5;
L_0x7fffddb48f10 .functor MUXZ 32, L_0x7fffddb4c2a0, v0x7fffddaed910_0, L_0x7fffddb36d10, C4<>;
L_0x7fffddb494d0 .part v0x7fffddb286f0_0, 21, 5;
L_0x7fffddb495c0 .part v0x7fffddb286f0_0, 16, 5;
L_0x7fffddb497f0 .functor MUXZ 32, v0x7fffddb30880_0, v0x7fffddb31240_0, L_0x7fffddb37b40, C4<>;
L_0x7fffddb4c310 .part v0x7fffddb286f0_0, 0, 16;
S_0x7fffddb2ca80 .scope module, "alu_inst" "alu" 10 88, 11 1 0, S_0x7fffddb2c710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in"
    .port_info 1 /INPUT 32 "b_in"
    .port_info 2 /INPUT 3 "f_in"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 32 "y_out"
L_0x7fffddb48490 .functor NOT 32, L_0x7fffddb497f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f72b5da0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffddb499d0 .functor XNOR 1, L_0x7f72b5da0648, L_0x7fffddb49930, C4<0>, C4<0>;
L_0x7fffddb49c20 .functor AND 32, L_0x7fffddb48a60, L_0x7fffddb49ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fffddb49c90 .functor OR 32, L_0x7fffddb48a60, L_0x7fffddb49ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffddb4a220 .functor XNOR 1, L_0x7fffddb4a6a0, L_0x7fffddb4a740, C4<0>, C4<0>;
L_0x7fffddb4a7e0 .functor XOR 1, L_0x7fffddb4a8a0, L_0x7fffddb4a990, C4<0>, C4<0>;
L_0x7fffddb4ab90 .functor AND 1, L_0x7fffddb4a220, L_0x7fffddb4a7e0, C4<1>, C4<1>;
L_0x7fffddb4ad40 .functor NOT 1, L_0x7fffddb4aca0, C4<0>, C4<0>, C4<0>;
v0x7fffddb2cdd0_0 .net *"_s17", 32 0, L_0x7fffddb49f20;  1 drivers
v0x7fffddb2ced0_0 .net/2u *"_s2", 0 0, L_0x7f72b5da0648;  1 drivers
L_0x7f72b5da0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2cfb0_0 .net *"_s20", 0 0, L_0x7f72b5da0690;  1 drivers
v0x7fffddb2d0a0_0 .net *"_s21", 32 0, L_0x7fffddb4a010;  1 drivers
L_0x7f72b5da06d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2d180_0 .net *"_s24", 0 0, L_0x7f72b5da06d8;  1 drivers
v0x7fffddb2d2b0_0 .net *"_s25", 32 0, L_0x7fffddb4a180;  1 drivers
v0x7fffddb2d390_0 .net *"_s28", 0 0, L_0x7fffddb4a330;  1 drivers
v0x7fffddb2d470_0 .net *"_s29", 32 0, L_0x7fffddb4a420;  1 drivers
L_0x7f72b5da0720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2d550_0 .net *"_s32", 31 0, L_0x7f72b5da0720;  1 drivers
v0x7fffddb2d630_0 .net *"_s33", 32 0, L_0x7fffddb4a560;  1 drivers
L_0x7f72b5da0768 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2d710_0 .net/2u *"_s35", 30 0, L_0x7f72b5da0768;  1 drivers
v0x7fffddb2d7f0_0 .net *"_s38", 0 0, L_0x7fffddb4a6a0;  1 drivers
v0x7fffddb2d8d0_0 .net *"_s40", 0 0, L_0x7fffddb4a740;  1 drivers
v0x7fffddb2d9b0_0 .net *"_s41", 0 0, L_0x7fffddb4a220;  1 drivers
v0x7fffddb2da70_0 .net *"_s44", 0 0, L_0x7fffddb4a8a0;  1 drivers
v0x7fffddb2db50_0 .net *"_s46", 0 0, L_0x7fffddb4a990;  1 drivers
v0x7fffddb2dc30_0 .net *"_s47", 0 0, L_0x7fffddb4a7e0;  1 drivers
v0x7fffddb2dcf0_0 .net *"_s49", 0 0, L_0x7fffddb4ab90;  1 drivers
v0x7fffddb2ddb0_0 .net *"_s5", 0 0, L_0x7fffddb49930;  1 drivers
v0x7fffddb2de90_0 .net *"_s52", 0 0, L_0x7fffddb4aca0;  1 drivers
v0x7fffddb2df70_0 .net *"_s53", 0 0, L_0x7fffddb4ad40;  1 drivers
v0x7fffddb2e050_0 .net *"_s56", 0 0, L_0x7fffddb4ae50;  1 drivers
v0x7fffddb2e130_0 .net *"_s57", 0 0, L_0x7fffddb4b010;  1 drivers
v0x7fffddb2e210_0 .net *"_s6", 0 0, L_0x7fffddb499d0;  1 drivers
L_0x7f72b5da07b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2e2d0_0 .net/2u *"_s63", 1 0, L_0x7f72b5da07b0;  1 drivers
v0x7fffddb2e3b0_0 .net *"_s66", 1 0, L_0x7fffddb4b420;  1 drivers
v0x7fffddb2e490_0 .net *"_s67", 0 0, L_0x7fffddb4b290;  1 drivers
L_0x7f72b5da07f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2e550_0 .net/2u *"_s69", 1 0, L_0x7f72b5da07f8;  1 drivers
v0x7fffddb2e630_0 .net *"_s72", 1 0, L_0x7fffddb4b610;  1 drivers
v0x7fffddb2e710_0 .net *"_s73", 0 0, L_0x7fffddb4b880;  1 drivers
L_0x7f72b5da0840 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffddb2e7d0_0 .net/2u *"_s75", 1 0, L_0x7f72b5da0840;  1 drivers
v0x7fffddb2e8b0_0 .net *"_s78", 1 0, L_0x7fffddb4b9c0;  1 drivers
v0x7fffddb2e990_0 .net *"_s79", 0 0, L_0x7fffddb4bb30;  1 drivers
v0x7fffddb2ec60_0 .net *"_s81", 31 0, L_0x7fffddb4bc70;  1 drivers
v0x7fffddb2ed40_0 .net *"_s83", 31 0, L_0x7fffddb4be90;  1 drivers
v0x7fffddb2ee20_0 .net "a_in", 31 0, L_0x7fffddb48a60;  alias, 1 drivers
v0x7fffddb2ef00_0 .net "b_in", 31 0, L_0x7fffddb497f0;  alias, 1 drivers
v0x7fffddb2efe0_0 .net "b_mux_not_b", 31 0, L_0x7fffddb49ae0;  1 drivers
v0x7fffddb2f0c0_0 .net "c_out", 0 0, L_0x7fffddb49d90;  alias, 1 drivers
v0x7fffddb2f180_0 .net "f_in", 2 0, v0x7fffddb28df0_0;  alias, 1 drivers
v0x7fffddb2f240_0 .net "fx00", 31 0, L_0x7fffddb49c20;  1 drivers
v0x7fffddb2f320_0 .net "fx01", 31 0, L_0x7fffddb49c90;  1 drivers
v0x7fffddb2f400_0 .net "fx10", 31 0, L_0x7fffddb49e30;  1 drivers
v0x7fffddb2f4e0_0 .net "fx11", 31 0, L_0x7fffddb4b150;  1 drivers
v0x7fffddb2f5c0_0 .net "not_b_in", 31 0, L_0x7fffddb48490;  1 drivers
v0x7fffddb2f6a0_0 .net "y_out", 31 0, L_0x7fffddb4c020;  alias, 1 drivers
v0x7fffddb2f780_0 .net "zero", 0 0, L_0x7fffddb4b330;  alias, 1 drivers
E_0x7fffddb2cd50 .event edge, v0x7fffddb28df0_0, v0x7fffddb2ef00_0, v0x7fffddb2ee20_0;
L_0x7fffddb49930 .part v0x7fffddb28df0_0, 2, 1;
L_0x7fffddb49ae0 .functor MUXZ 32, L_0x7fffddb48490, L_0x7fffddb497f0, L_0x7fffddb499d0, C4<>;
L_0x7fffddb49d90 .part L_0x7fffddb4a560, 32, 1;
L_0x7fffddb49e30 .part L_0x7fffddb4a560, 0, 32;
L_0x7fffddb49f20 .concat [ 32 1 0 0], L_0x7fffddb48a60, L_0x7f72b5da0690;
L_0x7fffddb4a010 .concat [ 32 1 0 0], L_0x7fffddb49ae0, L_0x7f72b5da06d8;
L_0x7fffddb4a180 .arith/sum 33, L_0x7fffddb49f20, L_0x7fffddb4a010;
L_0x7fffddb4a330 .part v0x7fffddb28df0_0, 2, 1;
L_0x7fffddb4a420 .concat [ 1 32 0 0], L_0x7fffddb4a330, L_0x7f72b5da0720;
L_0x7fffddb4a560 .arith/sum 33, L_0x7fffddb4a180, L_0x7fffddb4a420;
L_0x7fffddb4a6a0 .part L_0x7fffddb48a60, 31, 1;
L_0x7fffddb4a740 .part L_0x7fffddb48490, 31, 1;
L_0x7fffddb4a8a0 .part L_0x7fffddb49e30, 31, 1;
L_0x7fffddb4a990 .part L_0x7fffddb48a60, 31, 1;
L_0x7fffddb4aca0 .part L_0x7fffddb49e30, 31, 1;
L_0x7fffddb4ae50 .part L_0x7fffddb49e30, 31, 1;
L_0x7fffddb4b010 .functor MUXZ 1, L_0x7fffddb4ae50, L_0x7fffddb4ad40, L_0x7fffddb4ab90, C4<>;
L_0x7fffddb4b150 .concat [ 1 31 0 0], L_0x7fffddb4b010, L_0x7f72b5da0768;
L_0x7fffddb4b330 .reduce/nor L_0x7fffddb4c020;
L_0x7fffddb4b420 .part v0x7fffddb28df0_0, 0, 2;
L_0x7fffddb4b290 .cmp/eq 2, L_0x7f72b5da07b0, L_0x7fffddb4b420;
L_0x7fffddb4b610 .part v0x7fffddb28df0_0, 0, 2;
L_0x7fffddb4b880 .cmp/eq 2, L_0x7f72b5da07f8, L_0x7fffddb4b610;
L_0x7fffddb4b9c0 .part v0x7fffddb28df0_0, 0, 2;
L_0x7fffddb4bb30 .cmp/eq 2, L_0x7f72b5da0840, L_0x7fffddb4b9c0;
L_0x7fffddb4bc70 .functor MUXZ 32, L_0x7fffddb4b150, L_0x7fffddb49e30, L_0x7fffddb4bb30, C4<>;
L_0x7fffddb4be90 .functor MUXZ 32, L_0x7fffddb4bc70, L_0x7fffddb49c90, L_0x7fffddb4b880, C4<>;
L_0x7fffddb4c020 .functor MUXZ 32, L_0x7fffddb4be90, L_0x7fffddb49c20, L_0x7fffddb4b290, C4<>;
S_0x7fffddb2f940 .scope begin, "proc_pc" "proc_pc" 10 38, 10 38 0, S_0x7fffddb2c710;
 .timescale 0 0;
S_0x7fffddb2fb30 .scope module, "regfile_inst" "regfile" 10 69, 12 1 0, S_0x7fffddb2c710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addr1"
    .port_info 2 /INPUT 5 "addr2"
    .port_info 3 /INPUT 1 "reg_write"
    .port_info 4 /INPUT 5 "addr3"
    .port_info 5 /INPUT 32 "wdata"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
v0x7fffddb2ff10_0 .net *"_s11", 31 0, L_0x7fffddb492f0;  1 drivers
v0x7fffddb2fff0_0 .net *"_s13", 6 0, L_0x7fffddb49390;  1 drivers
L_0x7f72b5da0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb300d0_0 .net *"_s16", 1 0, L_0x7f72b5da0600;  1 drivers
v0x7fffddb30190_0 .net *"_s2", 31 0, L_0x7fffddb491b0;  1 drivers
v0x7fffddb30270_0 .net *"_s4", 6 0, L_0x7fffddb49250;  1 drivers
L_0x7f72b5da05b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb303a0_0 .net *"_s7", 1 0, L_0x7f72b5da05b8;  1 drivers
v0x7fffddb30480_0 .net "addr1", 4 0, L_0x7fffddb494d0;  1 drivers
v0x7fffddb30560_0 .net "addr2", 4 0, L_0x7fffddb495c0;  1 drivers
v0x7fffddb30640_0 .net "addr3", 4 0, L_0x7fffddb48dd0;  alias, 1 drivers
v0x7fffddb30720_0 .net "clk", 0 0, v0x7fffddb35120_0;  alias, 1 drivers
v0x7fffddb307c0_0 .var "data1", 31 0;
v0x7fffddb30880_0 .var "data2", 31 0;
v0x7fffddb30960_0 .net "reg_write", 0 0, L_0x7fffddb37960;  alias, 1 drivers
v0x7fffddb30a00 .array "regmem", 0 31, 31 0;
v0x7fffddb30ac0_0 .net "wdata", 31 0, L_0x7fffddb48f10;  alias, 1 drivers
E_0x7fffddb2cc70/0 .event edge, v0x7fffddb30ac0_0, v0x7fffddb30640_0, v0x7fffddb2be10_0, v0x7fffddb30560_0;
E_0x7fffddb2cc70/1 .event edge, v0x7fffddb30480_0;
E_0x7fffddb2cc70 .event/or E_0x7fffddb2cc70/0, E_0x7fffddb2cc70/1;
E_0x7fffddb2fe50 .event edge, L_0x7fffddb492f0, v0x7fffddb30560_0;
E_0x7fffddb2feb0 .event edge, L_0x7fffddb491b0, v0x7fffddb30480_0;
L_0x7fffddb491b0 .array/port v0x7fffddb30a00, L_0x7fffddb49250;
L_0x7fffddb49250 .concat [ 5 2 0 0], L_0x7fffddb494d0, L_0x7f72b5da05b8;
L_0x7fffddb492f0 .array/port v0x7fffddb30a00, L_0x7fffddb49390;
L_0x7fffddb49390 .concat [ 5 2 0 0], L_0x7fffddb495c0, L_0x7f72b5da0600;
S_0x7fffddb30cf0 .scope module, "sign_extend_inst" "sign_extend" 10 99, 13 1 0, S_0x7fffddb2c710;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "idata"
    .port_info 1 /OUTPUT 32 "odata"
v0x7fffddb31140_0 .net "idata", 15 0, L_0x7fffddb4c310;  1 drivers
v0x7fffddb31240_0 .var "odata", 31 0;
E_0x7fffddb30ed0 .event edge, v0x7fffddb31140_0;
S_0x7fffddb30f50 .scope begin, "proc_sign_extend" "proc_sign_extend" 13 8, 13 8 0, S_0x7fffddb30cf0;
 .timescale 0 0;
    .scope S_0x7fffddae7210;
T_0 ;
    %wait E_0x7fffddb28590;
    %load/vec4 v0x7fffddb285f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.0 ;
    %pushi/vec4 538968064, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.1 ;
    %pushi/vec4 541065216, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.2 ;
    %pushi/vec4 546832384, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 543424512, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 548995064, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 559415300, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 270729236, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.7 ;
    %pushi/vec4 2359689216, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 4337696, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 547684356, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 547684353, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.11 ;
    %pushi/vec4 134217734, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 2907045892, 0, 32;
    %store/vec4 v0x7fffddb286f0_0, 0, 32;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffddae7210;
T_1 ;
    %wait E_0x7fffddb0eac0;
    %vpi_call 5 113 "$display", "New address in imem: %d", v0x7fffddb285f0_0 {0 0 0};
    %vpi_call 5 114 "$display", "Result in imem: %d", v0x7fffddb286f0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffddb28bc0;
T_2 ;
    %wait E_0x7fffddb0eac0;
    %load/vec4 v0x7fffddb28ef0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x7fffddb28ef0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 319, 63, 12;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 703, 63, 12;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 575, 63, 12;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 4064, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 4066, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 4068, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 4069, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 4074, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffddb28df0_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffddb289a0;
T_3 ;
    %wait E_0x7fffddb0eac0;
    %vpi_call 7 33 "$display", "New instruction in controller: instr:%b", v0x7fffddb2c250_0 {0 0 0};
    %delay 2431504384, 46;
    %vpi_call 7 34 "$display", "Output of the new instruction in controller: branch:%d, jump:%d, mem_to_reg:%d, mem_write:%d, reg_dst:%d, reg_write:%d, alucontrol:%b, alu_src:%d", v0x7fffddb2c180_0, v0x7fffddb2c2f0_0, v0x7fffddb2c390_0, v0x7fffddb2c460_0, v0x7fffddb2c530_0, v0x7fffddb2c600_0, v0x7fffddb2c0e0_0, v0x7fffddb2c020_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffddb2fb30;
T_4 ;
    %wait E_0x7fffddb2feb0;
    %load/vec4 v0x7fffddb30480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddb307c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffddb30480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffddb30a00, 4;
    %store/vec4 v0x7fffddb307c0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffddb2fb30;
T_5 ;
    %wait E_0x7fffddb2fe50;
    %load/vec4 v0x7fffddb30560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddb30880_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffddb30560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffddb30a00, 4;
    %store/vec4 v0x7fffddb30880_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffddb2fb30;
T_6 ;
    %wait E_0x7fffdda92d40;
    %load/vec4 v0x7fffddb30960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fffddb30ac0_0;
    %load/vec4 v0x7fffddb30640_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffddb30a00, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffddb2fb30;
T_7 ;
    %wait E_0x7fffddb2cc70;
    %vpi_call 12 42 "$display", "Change in reg file input: addr1:%d, addr2:%d, addr3:%d, reg_write:%d, wdata:%d", v0x7fffddb30480_0, v0x7fffddb30560_0, v0x7fffddb30640_0, v0x7fffddb30960_0, v0x7fffddb30ac0_0 {0 0 0};
    %delay 1215752192, 23;
    %vpi_call 12 43 "$display", "Output of the register file: data1:%d, data2:%d", v0x7fffddb307c0_0, v0x7fffddb30880_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffddb2ca80;
T_8 ;
    %wait E_0x7fffddb2cd50;
    %vpi_call 11 32 "$display", "Change in alu input: a_in:%d, b_in: %d, f_in:%d", v0x7fffddb2ee20_0, v0x7fffddb2ef00_0, v0x7fffddb2f180_0 {0 0 0};
    %delay 2431504384, 46;
    %vpi_call 11 33 "$display", "Result of alu: zero:%d, c_out:%d, y_out:%d", v0x7fffddb2f780_0, v0x7fffddb2f0c0_0, v0x7fffddb2f6a0_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffddb30cf0;
T_9 ;
    %wait E_0x7fffddb30ed0;
    %fork t_1, S_0x7fffddb30f50;
    %jmp t_0;
    .scope S_0x7fffddb30f50;
t_1 ;
    %load/vec4 v0x7fffddb31140_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffddb31140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffddb31240_0, 0, 32;
    %end;
    .scope S_0x7fffddb30cf0;
t_0 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffddb30cf0;
T_10 ;
    %wait E_0x7fffddb30ed0;
    %vpi_call 13 14 "$display", "Sign extend input: %b", v0x7fffddb31140_0 {0 0 0};
    %delay 1215752192, 23;
    %vpi_call 13 15 "$display", "Sign extend output: %b", v0x7fffddb31240_0 {0 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffddb2c710;
T_11 ;
    %wait E_0x7fffdda92d40;
    %fork t_3, S_0x7fffddb2f940;
    %jmp t_2;
    .scope S_0x7fffddb2f940;
t_3 ;
    %load/vec4 v0x7fffddb334f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffddb32b50_0;
    %store/vec4 v0x7fffddb328b0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddb328b0_0, 0, 32;
T_11.1 ;
    %end;
    .scope S_0x7fffddb2c710;
t_2 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffddb2c710;
T_12 ;
    %wait E_0x7fffddb2ca20;
    %vpi_call 10 51 "$display", "PC Changed to %d", v0x7fffddb328b0_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffddae6a30;
T_13 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x7fffddae6a30;
T_14 ;
    %wait E_0x7fffdda93380;
    %ix/getv 4, v0x7fffddb089d0_0;
    %load/vec4a v0x7fffddaedf90, 4;
    %store/vec4 v0x7fffddaed910_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffddae6a30;
T_15 ;
    %wait E_0x7fffdda92d40;
    %load/vec4 v0x7fffddb283d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fffddb282f0_0;
    %ix/getv 4, v0x7fffddb089d0_0;
    %store/vec4a v0x7fffddaedf90, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffddae6a30;
T_16 ;
    %vpi_call 4 38 "$monitor", "Data: n:%d, sum:%d, a[0]:%d, a[1]:%d, a[2]:%d, a[3]:%d, a[4]:%d", &A<v0x7fffddaedf90, 0>, &A<v0x7fffddaedf90, 1>, &A<v0x7fffddaedf90, 2>, &A<v0x7fffddaedf90, 3>, &A<v0x7fffddaedf90, 4>, &A<v0x7fffddaedf90, 5>, &A<v0x7fffddaedf90, 6> {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7fffddae81d0;
T_17 ;
    %delay 500, 0;
    %load/vec4 v0x7fffddb35120_0;
    %inv;
    %store/vec4 v0x7fffddb35120_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffddae81d0;
T_18 ;
    %vpi_call 2 22 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffddae6250 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffddae81d0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddb35120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffddb351c0_0, 0, 1;
    %wait E_0x7fffdda93620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddb351c0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "tb.v";
    "main.v";
    "dmem.v";
    "imem.v";
    "mips.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "sign_extend.v";
