[submodule "verilog/rtl/wb_hyperram"]
	path = verilog/rtl/wb_hyperram
	url = git@github.com:embelon/wb_hyperram.git
