###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       154159   # Number of WRITE/WRITEP commands
num_reads_done                 =       861614   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       678050   # Number of read row buffer hits
num_read_cmds                  =       861615   # Number of READ/READP commands
num_writes_done                =       154160   # Number of read requests issued
num_write_row_hits             =       100281   # Number of write row buffer hits
num_act_cmds                   =       238709   # Number of ACT commands
num_pre_cmds                   =       238680   # Number of PRE commands
num_ondemand_pres              =       214051   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9491158   # Cyles of rank active rank.0
rank_active_cycles.1           =      9178783   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       508842   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       821217   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       959754   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13513   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10467   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2479   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1050   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1397   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1655   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1162   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1419   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2427   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20462   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          115   # Write cmd latency (cycles)
write_latency[40-59]           =          105   # Write cmd latency (cycles)
write_latency[60-79]           =          270   # Write cmd latency (cycles)
write_latency[80-99]           =          626   # Write cmd latency (cycles)
write_latency[100-119]         =         1198   # Write cmd latency (cycles)
write_latency[120-139]         =         2087   # Write cmd latency (cycles)
write_latency[140-159]         =         3102   # Write cmd latency (cycles)
write_latency[160-179]         =         4174   # Write cmd latency (cycles)
write_latency[180-199]         =         5110   # Write cmd latency (cycles)
write_latency[200-]            =       137363   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       303114   # Read request latency (cycles)
read_latency[40-59]            =       102606   # Read request latency (cycles)
read_latency[60-79]            =       113265   # Read request latency (cycles)
read_latency[80-99]            =        58266   # Read request latency (cycles)
read_latency[100-119]          =        42607   # Read request latency (cycles)
read_latency[120-139]          =        34184   # Read request latency (cycles)
read_latency[140-159]          =        24112   # Read request latency (cycles)
read_latency[160-179]          =        18651   # Read request latency (cycles)
read_latency[180-199]          =        15452   # Read request latency (cycles)
read_latency[200-]             =       149354   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.69562e+08   # Write energy
read_energy                    =  3.47403e+09   # Read energy
act_energy                     =  6.53108e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.44244e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94184e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92248e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72756e+09   # Active standby energy rank.1
average_read_latency           =      138.247   # Average read request latency (cycles)
average_interarrival           =       9.8446   # Average request interarrival latency (cycles)
total_energy                   =  1.78898e+10   # Total energy (pJ)
average_power                  =      1788.98   # Average power (mW)
average_bandwidth              =      8.66794   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       143506   # Number of WRITE/WRITEP commands
num_reads_done                 =       871727   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       669765   # Number of read row buffer hits
num_read_cmds                  =       871726   # Number of READ/READP commands
num_writes_done                =       143512   # Number of read requests issued
num_write_row_hits             =        93364   # Number of write row buffer hits
num_act_cmds                   =       253337   # Number of ACT commands
num_pre_cmds                   =       253305   # Number of PRE commands
num_ondemand_pres              =       228883   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377320   # Cyles of rank active rank.0
rank_active_cycles.1           =      9293105   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622680   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       706895   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       958846   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13860   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10560   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2430   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1021   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1444   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1639   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1169   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1443   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2434   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20397   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          105   # Write cmd latency (cycles)
write_latency[40-59]           =           91   # Write cmd latency (cycles)
write_latency[60-79]           =          203   # Write cmd latency (cycles)
write_latency[80-99]           =          457   # Write cmd latency (cycles)
write_latency[100-119]         =          921   # Write cmd latency (cycles)
write_latency[120-139]         =         1575   # Write cmd latency (cycles)
write_latency[140-159]         =         2409   # Write cmd latency (cycles)
write_latency[160-179]         =         3276   # Write cmd latency (cycles)
write_latency[180-199]         =         4259   # Write cmd latency (cycles)
write_latency[200-]            =       130206   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       296210   # Read request latency (cycles)
read_latency[40-59]            =       101314   # Read request latency (cycles)
read_latency[60-79]            =       118410   # Read request latency (cycles)
read_latency[80-99]            =        60685   # Read request latency (cycles)
read_latency[100-119]          =        45886   # Read request latency (cycles)
read_latency[120-139]          =        36802   # Read request latency (cycles)
read_latency[140-159]          =        25516   # Read request latency (cycles)
read_latency[160-179]          =        20196   # Read request latency (cycles)
read_latency[180-199]          =        16549   # Read request latency (cycles)
read_latency[200-]             =       150156   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.16382e+08   # Write energy
read_energy                    =   3.5148e+09   # Read energy
act_energy                     =   6.9313e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98886e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.3931e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85145e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7989e+09   # Active standby energy rank.1
average_read_latency           =      135.748   # Average read request latency (cycles)
average_interarrival           =      9.84986   # Average request interarrival latency (cycles)
total_energy                   =  1.79175e+10   # Total energy (pJ)
average_power                  =      1791.75   # Average power (mW)
average_bandwidth              =      8.66337   # Average bandwidth
