ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 03, 2022 at 08:30:16 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/testfixture.sv' is newer than expected.
	expected: Thu Apr 28 23:15:44 2022
	actual:   Tue May  3 08:30:09 2022
file: ../rtl/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x3b7c02a5>
			streams:  54, words: 126410
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              241     241
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           27      27
		Initial blocks:          10      10
		Parallel blocks:          3       3
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
cyc 14840,pc 00000750,ins 0012e293,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld00]
cyc 14841,pc 00000750,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld01]
cyc 14842,pc 00000750,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld01]
cyc 14843,pc 00000750,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD0 vld01]
cyc 14844,pc 00000754,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi1 i_ALU0 F0 E0 CSR0 FnoD0 vld11]
cyc 14845,pc 00000758,ins 0082e293,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR1 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld11]
cyc 14846,pc 00000738,ins 00000317,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld10]
cyc 14847,pc 00000738,ins 00430367,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD0 vld00]
cyc 14848,pc 0000073c,ins 00430367,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld00]
cyc 14849,pc 0000073c,ins 0042e293,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld00]
cyc 14850,pc 0000073c,ins 0042e293,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld00]
cyc 14851,pc 0000073c,ins 0042e293,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD0 vld00]
cyc 14852,pc 00000740,ins 0042e293,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld00]
cyc 14853,pc 00000740,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld01]
cyc 14854,pc 00000740,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld01]
cyc 14855,pc 00000740,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD0 vld01]
cyc 14856,pc 00000744,ins 00430367,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi1 i_ALU0 F0 E0 CSR0 FnoD0 vld11]
cyc 14857,pc 00000748,ins 0102e293,ifu_vld 1,[LUI0 AUIPC0 JAL0 JALR1 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld11]
cyc 14858,pc 00000738,ins 00430367,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD1 vld10]
cyc 14859,pc 00000738,ins 00430367,ifu_vld 0,[LUI0 AUIPC0 JAL0 JALR0 B0 LD0 ST0 ALUi0 i_ALU0 F0 E0 CSR0 FnoD0 vld00]
The dog is coming, shutdown
Simulation complete via $finish(1) at time 300 US + 0
../rtl/testfixture.sv:582   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 03, 2022 at 08:30:20 CST  (total: 00:00:04)
