--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr_out<0> |         7.363(R)|      SLOW  |         3.833(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1> |         7.221(R)|      SLOW  |         3.756(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2> |         6.997(R)|      SLOW  |         3.605(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<3> |         6.768(R)|      SLOW  |         3.470(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<4> |         6.743(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<5> |         6.903(R)|      SLOW  |         3.541(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<0>  |         8.664(R)|      SLOW  |         4.853(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>  |         8.886(R)|      SLOW  |         5.021(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>  |         8.370(R)|      SLOW  |         4.662(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>  |         8.766(R)|      SLOW  |         4.877(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>  |         9.606(R)|      SLOW  |         5.424(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>  |        13.542(R)|      SLOW  |         7.906(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |        10.298(R)|      SLOW  |         5.826(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |        10.016(R)|      SLOW  |         5.678(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<0> |         7.713(R)|      SLOW  |         4.068(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<1> |         7.230(R)|      SLOW  |         3.810(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<0>  |        22.925(R)|      SLOW  |         6.135(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<1>  |        23.276(R)|      SLOW  |         6.460(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<2>  |        23.463(R)|      SLOW  |         5.877(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<3>  |        24.292(R)|      SLOW  |         6.468(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<4>  |        24.651(R)|      SLOW  |         6.466(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<5>  |        25.533(R)|      SLOW  |         6.499(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<6>  |        25.575(R)|      SLOW  |         7.222(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<7>  |        26.624(R)|      SLOW  |         7.140(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.442|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw_in<0>       |sum_out<0>     |   15.447|
sw_in<0>       |sum_out<1>     |   14.691|
sw_in<0>       |sum_out<2>     |   14.492|
sw_in<0>       |sum_out<3>     |   14.988|
sw_in<0>       |sum_out<4>     |   15.013|
sw_in<0>       |sum_out<5>     |   15.425|
sw_in<0>       |sum_out<6>     |   15.028|
sw_in<0>       |sum_out<7>     |   15.511|
sw_in<1>       |sum_out<0>     |   18.076|
sw_in<1>       |sum_out<1>     |   17.632|
sw_in<1>       |sum_out<2>     |   17.443|
sw_in<1>       |sum_out<3>     |   17.775|
sw_in<1>       |sum_out<4>     |   17.018|
sw_in<1>       |sum_out<5>     |   17.430|
sw_in<1>       |sum_out<6>     |   17.803|
sw_in<1>       |sum_out<7>     |   17.691|
sw_in<2>       |sum_out<0>     |   18.043|
sw_in<2>       |sum_out<1>     |   17.599|
sw_in<2>       |sum_out<2>     |   17.410|
sw_in<2>       |sum_out<3>     |   17.742|
sw_in<2>       |sum_out<4>     |   16.923|
sw_in<2>       |sum_out<5>     |   17.335|
sw_in<2>       |sum_out<6>     |   17.770|
sw_in<2>       |sum_out<7>     |   17.658|
sw_in<3>       |sum_out<0>     |   17.818|
sw_in<3>       |sum_out<1>     |   17.374|
sw_in<3>       |sum_out<2>     |   17.185|
sw_in<3>       |sum_out<3>     |   17.517|
sw_in<3>       |sum_out<4>     |   16.241|
sw_in<3>       |sum_out<5>     |   16.367|
sw_in<3>       |sum_out<6>     |   17.545|
sw_in<3>       |sum_out<7>     |   17.433|
sw_in<4>       |sum_out<0>     |   15.332|
sw_in<4>       |sum_out<1>     |   14.497|
sw_in<4>       |sum_out<2>     |   14.315|
sw_in<4>       |sum_out<3>     |   14.873|
sw_in<4>       |sum_out<4>     |   14.898|
sw_in<4>       |sum_out<5>     |   15.310|
sw_in<4>       |sum_out<6>     |   13.384|
sw_in<4>       |sum_out<7>     |   13.447|
sw_in<5>       |sum_out<0>     |   11.601|
sw_in<5>       |sum_out<1>     |   12.662|
sw_in<5>       |sum_out<2>     |   10.866|
sw_in<5>       |sum_out<3>     |   12.151|
sw_in<5>       |sum_out<4>     |   11.120|
sw_in<5>       |sum_out<5>     |   11.546|
sw_in<5>       |sum_out<6>     |   13.213|
sw_in<5>       |sum_out<7>     |   13.833|
sw_in<6>       |sum_out<0>     |   11.684|
sw_in<6>       |sum_out<1>     |   12.745|
sw_in<6>       |sum_out<2>     |   10.949|
sw_in<6>       |sum_out<3>     |   12.234|
sw_in<6>       |sum_out<4>     |   10.706|
sw_in<6>       |sum_out<5>     |   11.452|
sw_in<6>       |sum_out<6>     |   13.296|
sw_in<6>       |sum_out<7>     |   13.916|
sw_in<7>       |sum_out<0>     |   11.488|
sw_in<7>       |sum_out<1>     |   12.549|
sw_in<7>       |sum_out<2>     |   10.753|
sw_in<7>       |sum_out<3>     |   12.038|
sw_in<7>       |sum_out<4>     |   10.928|
sw_in<7>       |sum_out<5>     |   11.094|
sw_in<7>       |sum_out<6>     |   13.100|
sw_in<7>       |sum_out<7>     |   13.720|
---------------+---------------+---------+


Analysis completed Mon May  5 22:12:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 458 MB



