-- VHDL for IBM SMS ALD page 12.65.01.1
-- Title: MASTER RESET-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 1:24:59 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_65_01_1_MASTER_RESET_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_36_VOLTS:	 in STD_LOGIC;
		SWITCH_REL_PWR_ON_RST:	 in STD_LOGIC;
		SWITCH_MOM_CO_CPR_RST:	 in STD_LOGIC;
		SWITCH_MOM_CE_CPR_RST:	 in STD_LOGIC;
		SWITCH_MOM_PROG_RESET:	 in STD_LOGIC;
		MS_COMP_RST_CLOCK_START:	 out STD_LOGIC;
		PS_PWR_ON_RESET:	 out STD_LOGIC;
		PS_EARLY_COMPUTER_RESET:	 out STD_LOGIC;
		MS_DELAYED_RESET:	 out STD_LOGIC;
		MS_COMP_OR_POWER_ON_RESET:	 out STD_LOGIC;
		PS_PWR_ON_OR_CPR_RESETS:	 out STD_LOGIC;
		PS_PROG_RST_KEY:	 out STD_LOGIC);
end ALD_12_65_01_1_MASTER_RESET_ACC;

architecture behavioral of ALD_12_65_01_1_MASTER_RESET_ACC is 

	signal OUT_5C_N: STD_LOGIC;
	signal OUT_4C_X: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_P: STD_LOGIC;
	signal OUT_2D_P: STD_LOGIC;
	signal OUT_1D_D: STD_LOGIC;
	signal OUT_5E_T: STD_LOGIC;
	signal OUT_4E_X: STD_LOGIC;
	signal OUT_3E_P: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_5F_T: STD_LOGIC;
	signal OUT_4F_X: STD_LOGIC;
	signal OUT_5G_T: STD_LOGIC;
	signal OUT_4G_X: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
	signal OUT_1I_A: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;

begin

	OUT_5C_N <=  NOT SWITCH_REL_PWR_ON_RST;
	OUT_4C_X <= OUT_5C_N;
	OUT_3C_P <= NOT(OUT_4C_X );
	OUT_2C_C <= NOT OUT_1D_D;

	SingleShot_1C: entity SingleShot
	    generic map(PULSETIME => 25000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN1 => OUT_2C_C,	-- Pin B
		OUT1 => OUT_1C_P,
		IN2 => OPEN,
		IN3 => OPEN );


	SingleShot_2D: entity SingleShot
	    generic map(PULSETIME => 20000000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN1 => OUT_4C_X,	-- Pin B
		IN2 => OUT_DOT_4E,	-- Pin K
		OUT1 => OUT_2D_P,
		IN3 => OPEN );

	OUT_1D_D <= NOT OUT_2D_P;
	OUT_5E_T <=  NOT SWITCH_MOM_CO_CPR_RST;
	OUT_4E_X <= OUT_5E_T;
	OUT_3E_P <= NOT(OUT_4C_X AND OUT_DOT_4E );
	OUT_2E_H <= NOT(OUT_3E_P AND OUT_3E_P AND OUT_3E_P );
	OUT_1E_A <= NOT OUT_1I_A;
	OUT_5F_T <=  NOT SWITCH_MOM_CE_CPR_RST;
	OUT_4F_X <= OUT_5F_T;
	OUT_5G_T <=  NOT SWITCH_MOM_PROG_RESET;
	OUT_4G_X <= OUT_5G_T;
	OUT_3G_C <= NOT(OUT_4G_X AND OUT_4G_X );

	ShiftRegister_2I: entity ShiftRegister
	    generic map( DELAY => 120, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		FIFO_IN => OUT_2E_H,	-- Pin L
		FIFO_OUT => OUT_2I_B );

	OUT_1I_A <= OUT_2I_B;
	OUT_DOT_4E <= OUT_4E_X AND OUT_4F_X;

	PS_PWR_ON_RESET <= OUT_3C_P;
	MS_COMP_RST_CLOCK_START <= OUT_1C_P;
	MS_DELAYED_RESET <= OUT_2D_P;
	PS_EARLY_COMPUTER_RESET <= OUT_1D_D;
	PS_PWR_ON_OR_CPR_RESETS <= OUT_1E_A;
	PS_PROG_RST_KEY <= OUT_3G_C;
	MS_COMP_OR_POWER_ON_RESET <= OUT_1I_A;


end;
