module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire4;
  input wire [(5'h10):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire8;
  wire signed [(5'h13):(1'h0)] wire7;
  wire signed [(4'hc):(1'h0)] wire6;
  wire signed [(4'he):(1'h0)] wire5;
  assign y = {wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned({$unsigned($unsigned({wire2}))});
  assign wire6 = $unsigned((wire1 <= $unsigned(wire5)));
  assign wire7 = wire0[(3'h6):(2'h3)];
  assign wire8 = wire4;
  assign wire9 = wire6[(4'hb):(3'h6)];
endmodule
