read -sv run_verilog_mid/adder_32b_19_72_49edabe0dce75297487278c4ef6b2633.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_72_49edabe0dce75297487278c4ef6b2633_yosys.v
