LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY adder8 IS
	PORT (
		A: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		B : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		Cout : OUT STD_LOGIC;
		SUB : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
   );
END adder8;

ARCHITECTURE Behavior OF adder8 IS

-- Somador de 8 bits
COMPONENT adder8 IS
	PORT (
		A: IN STD_LOGIC_VECTOR (7 downto 0);
		B: IN STD_LOGIC_VECTOR (7 downto 0);
		Cin : IN STD_LOGIC;
		Cout : OUT STD_LOGIC;
		Sum : OUT STD_LOGIC_VECTOR (7 downto 0)
	);
END COMPONENT;

SIGNAl ChipSub : STD_LOGIC_VECTOR (8 DOWNTO 0);

BEGIN
	ChipSub
	ChipSub <= ('0' & A) + ('0' & B)  + ("00000000" & Cin);
	Cout <= ChipSub(8);
	SUB <= ChipSub(7 DOWNTO 0);
END Behavior;