Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/aluno/trab_test_certo/a1/a_isim_beh.exe -prj /home/aluno/trab_test_certo/a1/a_beh.prj work.a 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/aluno/trab_test_certo/a1/a.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83016 KB
Fuse CPU Usage: 1080 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity a
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/aluno/trab_test_certo/a1/a_isim_beh.exe
Fuse Memory Usage: 648748 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 700 ms
