// Seed: 2028715312
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3
    , id_10,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output wire id_8
);
  assign id_8  = id_1;
  assign id_10 = "";
  logic [1 : 1] id_11;
  wire id_12;
  logic [1 'b0 : -1] id_13;
  assign id_8 = id_0 - -1;
  assign id_8 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output logic id_9,
    output tri1 id_10,
    input tri id_11,
    output tri id_12,
    input wire id_13,
    output wire id_14,
    output tri id_15,
    output supply0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri id_19,
    input supply1 id_20,
    input wor id_21,
    output wire id_22
    , id_24
);
  always #1 id_9 = id_24;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_11,
      id_8,
      id_18,
      id_20,
      id_22
  );
endmodule
