
---------- Begin Simulation Statistics ----------
final_tick                                20166832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227684                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435680                       # Number of bytes of host memory used
host_op_rate                                   377919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.33                       # Real time elapsed on the host
host_tick_rate                              371195198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12369942                       # Number of instructions simulated
sim_ops                                      20532147                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020167                       # Number of seconds simulated
sim_ticks                                 20166832500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.033366                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149863                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469161                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2714                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7615851                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.247932                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763921                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu0.numCycles                        40333665                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32717814                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2369942                       # Number of instructions committed
system.cpu1.committedOps                      4168686                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             17.018838                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1240110                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     413387                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2019                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1766781                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6473                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       33652625                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.058758                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     828395                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu1.numCycles                        40333659                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2194562     52.64%     52.69% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     52.71% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.03%     52.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     52.75% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.02%     52.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     52.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     52.79% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     52.79% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.03%     52.82% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.02%     52.84% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     52.84% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     52.84% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      4.79%     57.64% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      3.20%     60.84% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.04%     60.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1630760     39.12%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 4168686                       # Class of committed instruction
system.cpu1.tickCycles                        6681034                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        450909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       587426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1174917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            892                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       211914                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13020                       # Transaction distribution
system.membus.trans_dist::ReadExReq            210881                       # Transaction distribution
system.membus.trans_dist::ReadExResp           210881                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       676884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       676884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 676884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28024896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28024896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28024896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225975                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1402172000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1194919500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693440                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693440                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693440                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70417                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70417                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70417                       # number of overall misses
system.cpu0.icache.overall_misses::total        70417                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1177148000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1177148000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1177148000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1177148000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763857                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014782                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014782                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014782                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014782                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16716.815542                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16716.815542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16716.815542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16716.815542                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70401                       # number of writebacks
system.cpu0.icache.writebacks::total            70401                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1106731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1106731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1106731000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1106731000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014782                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014782                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014782                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014782                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15716.815542                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15716.815542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15716.815542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15716.815542                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70401                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1177148000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1177148000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014782                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014782                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16716.815542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16716.815542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1106731000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1106731000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014782                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014782                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15716.815542                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15716.815542                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999314                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763857                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70417                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.652087                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999314                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38181273                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38181273                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810488                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810488                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810545                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810545                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290347                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290347                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290404                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290404                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4867046000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4867046000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4867046000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4867046000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100949                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100949                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138225                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 16762.859613                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16762.859613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 16759.569427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16759.569427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       268616                       # number of writebacks
system.cpu0.dcache.writebacks::total           268616                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10034                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10034                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4214739500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4214739500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4215499500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4215499500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133449                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133449                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15035.833158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15035.833158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15035.487035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15035.487035                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4088536000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4088536000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184524                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184524                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15148.953829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15148.953829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3774160500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3774160500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14060.181650                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14060.181650                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    778510000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    778510000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38054.061981                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38054.061981                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8574                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8574                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11884                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11884                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    440579000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    440579000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018621                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018621                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37073.291821                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37073.291821                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       760000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       760000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 13333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999355                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090915                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457699                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999355                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087962                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087962                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       819478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          819478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       819478                       # number of overall hits
system.cpu1.icache.overall_hits::total         819478                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8874                       # number of overall misses
system.cpu1.icache.overall_misses::total         8874                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    256977000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    256977000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    256977000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    256977000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       828352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       828352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       828352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       828352                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010713                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010713                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010713                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010713                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28958.417850                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28958.417850                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28958.417850                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28958.417850                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8858                       # number of writebacks
system.cpu1.icache.writebacks::total             8858                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8874                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8874                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    248103000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    248103000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    248103000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    248103000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010713                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010713                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010713                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010713                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27958.417850                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27958.417850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27958.417850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27958.417850                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8858                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       819478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         819478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    256977000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    256977000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       828352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       828352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28958.417850                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28958.417850                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    248103000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    248103000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010713                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010713                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27958.417850                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27958.417850                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             828352                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            93.345954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6635690                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6635690                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1734649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1734649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1734649                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1734649                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       437182                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        437182                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       437182                       # number of overall misses
system.cpu1.dcache.overall_misses::total       437182                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  34763530500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34763530500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  34763530500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34763530500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2171831                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2171831                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2171831                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2171831                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201297                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201297                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201297                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79517.296000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79517.296000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79517.296000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79517.296000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       213379                       # number of writebacks
system.cpu1.dcache.writebacks::total           213379                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       209352                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       209352                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       209352                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       209352                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       227830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       227830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       227830                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227830                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  17449685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17449685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  17449685500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17449685500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104902                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76590.815520                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76590.815520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76590.815520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76590.815520                       # average overall mshr miss latency
system.cpu1.dcache.replacements                227813                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       394450                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         394450                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    447942000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    447942000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       410853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       410853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27308.541121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27308.541121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16102                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16102                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    416927000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    416927000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25892.870451                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25892.870451                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1340199                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1340199                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       420779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       420779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  34315588500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  34315588500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1760978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1760978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.238946                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.238946                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81552.521632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81552.521632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       209051                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       209051                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       211728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       211728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  17032758500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  17032758500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.120233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.120233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80446.414740                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80446.414740                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999329                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1962478                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           227829                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.613820                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999329                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17602477                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17602477                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               67453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              269035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6943                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18084                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361515                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              67453                       # number of overall hits
system.l2.overall_hits::.cpu0.data             269035                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6943                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18084                       # number of overall hits
system.l2.overall_hits::total                  361515                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             11335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            209746                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2964                       # number of overall misses
system.l2.overall_misses::.cpu0.data            11335                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1931                       # number of overall misses
system.l2.overall_misses::.cpu1.data           209746                       # number of overall misses
system.l2.overall_misses::total                225976                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    241890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    959175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    157098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  16844739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18202903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    241890000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    959175000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    157098500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  16844739500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18202903000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          227830                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               587491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         227830                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              587491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.042092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.040429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.217602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.920625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.384646                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.042092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.040429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.217602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.920625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.384646                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81609.311741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84620.644023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81356.033143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80310.182316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80552.372818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81609.311741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84620.644023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81356.033143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80310.182316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80552.372818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              211914                       # number of writebacks
system.l2.writebacks::total                    211914                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        11335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       209746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        11335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       209746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225976                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    212250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    845825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137788500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  14747289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15943153000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    212250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    845825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137788500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  14747289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15943153000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.042092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.040429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.217602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.920625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.384646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.042092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.040429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.217602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.920625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.384646                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71609.311741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74620.644023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71356.033143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70310.229992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70552.417071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71609.311741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74620.644023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71356.033143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70310.229992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70552.417071                       # average overall mshr miss latency
system.l2.replacements                         225736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481995                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481995                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       481995                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481995                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79259                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           90                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            90                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             7648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12730                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           4236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         206646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              210882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    340479000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  16589397500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16929876500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       211728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            223612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.356446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.975998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80377.478754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80279.306156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80281.278156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         4236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       206646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         210882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    298119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  14522947500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14821066500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.356446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.975998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70377.478754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70279.354548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70281.325575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         67453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    241890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    157098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    398988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.042092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.217602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81609.311741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81356.033143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81509.397344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    212250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137788500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    350038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.042092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.217602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71609.311741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71356.033143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71509.397344                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       261387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    618696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    255342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    874038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.192523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87152.556698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82368.387097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85698.401804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    547706000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    224342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    772048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.192523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77152.556698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72368.387097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75698.401804                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.559540                       # Cycle average of tags in use
system.l2.tags.total_refs                     1174826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.180923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.671107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      139.554125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      618.538523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.183603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      252.612182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.136283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.604042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.246692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9626096                       # Number of tag accesses
system.l2.tags.data_accesses                  9626096                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        725440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13423680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14462400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       189696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13562496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13562496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          11335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         209745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              225975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       211914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             211914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9406336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         35971936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6128082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        665631551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             717137905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9406336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6128082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15534418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      672514933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            672514933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      672514933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9406336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        35971936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6128082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       665631551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1389652837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     11054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    209670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000229159250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              653585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             198923                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     211914                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211914                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13243                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2393058000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1128095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6623414250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10606.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29356.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   202670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  195017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211914                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    703.350499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   484.752090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.810419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6479     16.28%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3131      7.87%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2406      6.04%     30.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1459      3.67%     33.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1019      2.56%     36.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          920      2.31%     38.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1080      2.71%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1076      2.70%     44.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22239     55.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39809                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.077208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.578725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.039872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13050     98.78%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            88      0.67%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            37      0.28%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.293627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12979     98.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.12%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              166      1.26%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.35%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14439616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13560192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14462400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13562496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       716.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       672.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    717.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    672.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20166804000                       # Total gap between requests
system.mem_ctrls.avgGap                      46054.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       189696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       707456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13418880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13560192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9406335.873519057408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 35080174.340715132654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6128081.839327024296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 665393536.639925956726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 672400685.630725622177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        11335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       209745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211914                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     90632250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    381035750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58588000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6093158250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 499241700250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30577.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33615.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30340.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29050.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2355869.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147055440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78161820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           814331280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          560701080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1591917600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7003179030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1846649760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12041996010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.118859                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4699989000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    673400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14793443500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            137187960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             72913335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           796588380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          545302080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1591917600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6687524430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2112464160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11943897945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.254532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5393539500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14099893000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            363879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       693909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           223612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          223611                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79291                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       211235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       683472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1762407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9012352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35135104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28237312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73519616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225736                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13562496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           813227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 812335     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    892      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             813227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1148712500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         342712558                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13332457                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420590429                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         105645958                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20166832500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
