<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_tim.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_tim.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__tim_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Time Base configuration structure definition.  <a href="struct_l_l___t_i_m___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Output Compare configuration structure definition.  <a href="struct_l_l___t_i_m___o_c___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Input Capture configuration structure definition.  <a href="struct_l_l___t_i_m___i_c___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Encoder interface configuration structure definition.  <a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor interface configuration structure definition.  <a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">BDTR (Break and Dead Time) structure definition.  <a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8a4a0c87449baa01f67318f4f3699c07"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___peripheral_clk.html#ga8a4a0c87449baa01f67318f4f3699c07">LL_TIM_GetPeriphClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga8a4a0c87449baa01f67318f4f3699c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frequency of the TIMx peripheral.  <a href="group___t_i_m___peripheral_clk.html#ga8a4a0c87449baa01f67318f4f3699c07">More...</a><br /></td></tr>
<tr class="separator:ga8a4a0c87449baa01f67318f4f3699c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275cb1c53175f0f4d910d86122288fe1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga275cb1c53175f0f4d910d86122288fe1">TIM_GET_CHANNEL_INDEX</a> (uint32_t channel)</td></tr>
<tr class="memdesc:ga275cb1c53175f0f4d910d86122288fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert channel id into channel index.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga275cb1c53175f0f4d910d86122288fe1">More...</a><br /></td></tr>
<tr class="separator:ga275cb1c53175f0f4d910d86122288fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318e31d88952bb51211d9d4d38fa99d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga318e31d88952bb51211d9d4d38fa99d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timer counter.  CR1 CEN LL_TIM_EnableCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">More...</a><br /></td></tr>
<tr class="separator:ga318e31d88952bb51211d9d4d38fa99d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8baf9f116fd17592ec2e9c9d502668"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaec8baf9f116fd17592ec2e9c9d502668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable timer counter.  CR1 CEN LL_TIM_DisableCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">More...</a><br /></td></tr>
<tr class="separator:gaec8baf9f116fd17592ec2e9c9d502668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the timer counter is enabled.  CR1 CEN LL_TIM_IsEnabledCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">More...</a><br /></td></tr>
<tr class="separator:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c71e98613a68b50876e42ea6ea135f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga6c71e98613a68b50876e42ea6ea135f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update event generation.  CR1 UDIS LL_TIM_EnableUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">More...</a><br /></td></tr>
<tr class="separator:ga6c71e98613a68b50876e42ea6ea135f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update event generation.  CR1 UDIS LL_TIM_DisableUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">More...</a><br /></td></tr>
<tr class="separator:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab613e684fb8804f466482bf5988737bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab613e684fb8804f466482bf5988737bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether update event generation is enabled.  CR1 UDIS LL_TIM_IsEnabledUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">More...</a><br /></td></tr>
<tr class="separator:gab613e684fb8804f466482bf5988737bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a> (TIM_TypeDef *TIMx, uint32_t UpdateSource)</td></tr>
<tr class="memdesc:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set update event source.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">More...</a><br /></td></tr>
<tr class="separator:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed49a41fe48c5d77775a62065c9cae24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaed49a41fe48c5d77775a62065c9cae24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual event update source  CR1 URS LL_TIM_GetUpdateSource.  <a href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">More...</a><br /></td></tr>
<tr class="separator:gaed49a41fe48c5d77775a62065c9cae24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a> (TIM_TypeDef *TIMx, uint32_t OnePulseMode)</td></tr>
<tr class="memdesc:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set one pulse mode (one shot v.s. repetitive).  CR1 OPM LL_TIM_SetOnePulseMode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">More...</a><br /></td></tr>
<tr class="separator:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128c02be198e46b02bab3766fe62e11e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga128c02be198e46b02bab3766fe62e11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual one pulse mode.  CR1 OPM LL_TIM_GetOnePulseMode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">More...</a><br /></td></tr>
<tr class="separator:ga128c02be198e46b02bab3766fe62e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbd129da8929563fe7de9a9b6e82105"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a> (TIM_TypeDef *TIMx, uint32_t CounterMode)</td></tr>
<tr class="memdesc:ga3fbd129da8929563fe7de9a9b6e82105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the timer counter counting mode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">More...</a><br /></td></tr>
<tr class="separator:ga3fbd129da8929563fe7de9a9b6e82105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual counter mode.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">More...</a><br /></td></tr>
<tr class="separator:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafbc988f132718a179ce4b3723d2895"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gacafbc988f132718a179ce4b3723d2895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable auto-reload (ARR) preload.  CR1 ARPE LL_TIM_EnableARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">More...</a><br /></td></tr>
<tr class="separator:gacafbc988f132718a179ce4b3723d2895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable auto-reload (ARR) preload.  CR1 ARPE LL_TIM_DisableARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">More...</a><br /></td></tr>
<tr class="separator:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9aafd172f8739708ddf925406a7d89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga8b9aafd172f8739708ddf925406a7d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether auto-reload (ARR) preload is enabled.  CR1 ARPE LL_TIM_IsEnabledARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">More...</a><br /></td></tr>
<tr class="separator:ga8b9aafd172f8739708ddf925406a7d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a> (TIM_TypeDef *TIMx, uint32_t ClockDivision)</td></tr>
<tr class="memdesc:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">More...</a><br /></td></tr>
<tr class="separator:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8481a1bb753c169a3bfcbcce729f57d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae8481a1bb753c169a3bfcbcce729f57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">More...</a><br /></td></tr>
<tr class="separator:gae8481a1bb753c169a3bfcbcce729f57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a> (TIM_TypeDef *TIMx, uint32_t Counter)</td></tr>
<tr class="memdesc:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">More...</a><br /></td></tr>
<tr class="separator:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">More...</a><br /></td></tr>
<tr class="separator:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current direction of the counter  CR1 DIR LL_TIM_GetDirection.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">More...</a><br /></td></tr>
<tr class="separator:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35cee843046e8f684efab3dd14b2583"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Prescaler)</td></tr>
<tr class="memdesc:gae35cee843046e8f684efab3dd14b2583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler value.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">More...</a><br /></td></tr>
<tr class="separator:gae35cee843046e8f684efab3dd14b2583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e350faadd6d2471bb3a476587535b02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga0e350faadd6d2471bb3a476587535b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the prescaler value.  PSC PSC LL_TIM_GetPrescaler.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">More...</a><br /></td></tr>
<tr class="separator:ga0e350faadd6d2471bb3a476587535b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a604a4e89720f96044786c7336b9320"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a> (TIM_TypeDef *TIMx, uint32_t AutoReload)</td></tr>
<tr class="memdesc:ga8a604a4e89720f96044786c7336b9320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the auto-reload value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">More...</a><br /></td></tr>
<tr class="separator:ga8a604a4e89720f96044786c7336b9320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the auto-reload value.  ARR ARR LL_TIM_GetAutoReload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">More...</a><br /></td></tr>
<tr class="separator:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a> (TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</td></tr>
<tr class="memdesc:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the repetition counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">More...</a><br /></td></tr>
<tr class="separator:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the repetition counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">More...</a><br /></td></tr>
<tr class="separator:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48858d6812f190f473205881dfe47021"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga48858d6812f190f473205881dfe47021">LL_TIM_EnableUIFRemap</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga48858d6812f190f473205881dfe47021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31).  <a href="group___t_i_m___l_l___e_f___time___base.html#ga48858d6812f190f473205881dfe47021">More...</a><br /></td></tr>
<tr class="separator:ga48858d6812f190f473205881dfe47021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bde578d40dc4e4ebddb43f8b48566c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gad3bde578d40dc4e4ebddb43f8b48566c">LL_TIM_DisableUIFRemap</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad3bde578d40dc4e4ebddb43f8b48566c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update interrupt flag (UIF) remapping.  CR1 UIFREMAP LL_TIM_DisableUIFRemap.  <a href="group___t_i_m___l_l___e_f___time___base.html#gad3bde578d40dc4e4ebddb43f8b48566c">More...</a><br /></td></tr>
<tr class="separator:gad3bde578d40dc4e4ebddb43f8b48566c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1bc73b5ef694449f45f9d9e3817c0e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gadc1bc73b5ef694449f45f9d9e3817c0e">LL_TIM_IsActiveUIFCPY</a> (uint32_t Counter)</td></tr>
<tr class="memdesc:gadc1bc73b5ef694449f45f9d9e3817c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether update interrupt flag (UIF) copy is set.  <a href="group___t_i_m___l_l___e_f___time___base.html#gadc1bc73b5ef694449f45f9d9e3817c0e">More...</a><br /></td></tr>
<tr class="separator:gadc1bc73b5ef694449f45f9d9e3817c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108aae76761471edd74ba61c76fc4edd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga108aae76761471edd74ba61c76fc4edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">More...</a><br /></td></tr>
<tr class="separator:ga108aae76761471edd74ba61c76fc4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">More...</a><br /></td></tr>
<tr class="separator:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a> (TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</td></tr>
<tr class="memdesc:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">More...</a><br /></td></tr>
<tr class="separator:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26a920ae28bff910ddde8a10d3f431f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a> (TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</td></tr>
<tr class="memdesc:gaa26a920ae28bff910ddde8a10d3f431f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger of the capture/compare DMA request.  CR2 CCDS LL_TIM_CC_SetDMAReqTrigger.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">More...</a><br /></td></tr>
<tr class="separator:gaa26a920ae28bff910ddde8a10d3f431f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual trigger of the capture/compare DMA request.  CR2 CCDS LL_TIM_CC_GetDMAReqTrigger.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">More...</a><br /></td></tr>
<tr class="separator:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac014c43ca9b85f3e11624528f513c4bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a> (TIM_TypeDef *TIMx, uint32_t LockLevel)</td></tr>
<tr class="memdesc:gac014c43ca9b85f3e11624528f513c4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the lock level to freeze the configuration of several capture/compare parameters.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">More...</a><br /></td></tr>
<tr class="separator:gac014c43ca9b85f3e11624528f513c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02677bd1c96fa4586fd3ade315fec06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:gaf02677bd1c96fa4586fd3ade315fec06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare channels.  CCER CC1E LL_TIM_CC_EnableChannel<br />
 CCER CC1NE LL_TIM_CC_EnableChannel<br />
 CCER CC2E LL_TIM_CC_EnableChannel<br />
 CCER CC2NE LL_TIM_CC_EnableChannel<br />
 CCER CC3E LL_TIM_CC_EnableChannel<br />
 CCER CC3NE LL_TIM_CC_EnableChannel<br />
 CCER CC4E LL_TIM_CC_EnableChannel<br />
 CCER CC4NE LL_TIM_CC_EnableChannel<br />
 CCER CC5E LL_TIM_CC_EnableChannel<br />
 CCER CC6E LL_TIM_CC_EnableChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">More...</a><br /></td></tr>
<tr class="separator:gaf02677bd1c96fa4586fd3ade315fec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48863beb14ff308c0c6a389d35a51d28"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:ga48863beb14ff308c0c6a389d35a51d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare channels.  CCER CC1E LL_TIM_CC_DisableChannel<br />
 CCER CC1NE LL_TIM_CC_DisableChannel<br />
 CCER CC2E LL_TIM_CC_DisableChannel<br />
 CCER CC2NE LL_TIM_CC_DisableChannel<br />
 CCER CC3E LL_TIM_CC_DisableChannel<br />
 CCER CC3NE LL_TIM_CC_DisableChannel<br />
 CCER CC4E LL_TIM_CC_DisableChannel<br />
 CCER CC4NE LL_TIM_CC_DisableChannel<br />
 CCER CC5E LL_TIM_CC_DisableChannel<br />
 CCER CC6E LL_TIM_CC_DisableChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">More...</a><br /></td></tr>
<tr class="separator:ga48863beb14ff308c0c6a389d35a51d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86fdbcda859d181fc177c3af26a529c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:gab86fdbcda859d181fc177c3af26a529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether channel(s) is(are) enabled.  CCER CC1E LL_TIM_CC_IsEnabledChannel<br />
 CCER CC1NE LL_TIM_CC_IsEnabledChannel<br />
 CCER CC2E LL_TIM_CC_IsEnabledChannel<br />
 CCER CC2NE LL_TIM_CC_IsEnabledChannel<br />
 CCER CC3E LL_TIM_CC_IsEnabledChannel<br />
 CCER CC3NE LL_TIM_CC_IsEnabledChannel<br />
 CCER CC4E LL_TIM_CC_IsEnabledChannel<br />
 CCER CC4NE LL_TIM_CC_IsEnabledChannel<br />
 CCER CC5E LL_TIM_CC_IsEnabledChannel<br />
 CCER CC6E LL_TIM_CC_IsEnabledChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">More...</a><br /></td></tr>
<tr class="separator:gab86fdbcda859d181fc177c3af26a529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bbc48d24d198bdd8794c78b805f898"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr class="memdesc:ga09bbc48d24d198bdd8794c78b805f898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an output channel.  CCMR1 CC1S LL_TIM_OC_ConfigOutput<br />
 CCMR1 CC2S LL_TIM_OC_ConfigOutput<br />
 CCMR2 CC3S LL_TIM_OC_ConfigOutput<br />
 CCMR2 CC4S LL_TIM_OC_ConfigOutput<br />
 CCMR3 CC5S LL_TIM_OC_ConfigOutput<br />
 CCMR3 CC6S LL_TIM_OC_ConfigOutput<br />
 CCER CC1P LL_TIM_OC_ConfigOutput<br />
 CCER CC2P LL_TIM_OC_ConfigOutput<br />
 CCER CC3P LL_TIM_OC_ConfigOutput<br />
 CCER CC4P LL_TIM_OC_ConfigOutput<br />
 CCER CC5P LL_TIM_OC_ConfigOutput<br />
 CCER CC6P LL_TIM_OC_ConfigOutput<br />
 CR2 OIS1 LL_TIM_OC_ConfigOutput<br />
 CR2 OIS2 LL_TIM_OC_ConfigOutput<br />
 CR2 OIS3 LL_TIM_OC_ConfigOutput<br />
 CR2 OIS4 LL_TIM_OC_ConfigOutput<br />
 CR2 OIS5 LL_TIM_OC_ConfigOutput<br />
 CR2 OIS6 LL_TIM_OC_ConfigOutput.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">More...</a><br /></td></tr>
<tr class="separator:ga09bbc48d24d198bdd8794c78b805f898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e509003056c6e203e62e7044cbec9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</td></tr>
<tr class="memdesc:gac8e509003056c6e203e62e7044cbec9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are derived.  CCMR1 OC1M LL_TIM_OC_SetMode<br />
 CCMR1 OC2M LL_TIM_OC_SetMode<br />
 CCMR2 OC3M LL_TIM_OC_SetMode<br />
 CCMR2 OC4M LL_TIM_OC_SetMode<br />
 CCMR3 OC5M LL_TIM_OC_SetMode<br />
 CCMR3 OC6M LL_TIM_OC_SetMode.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">More...</a><br /></td></tr>
<tr class="separator:gac8e509003056c6e203e62e7044cbec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec65171d31584f23491a20993c5f0df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga1ec65171d31584f23491a20993c5f0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output compare mode of an output channel.  CCMR1 OC1M LL_TIM_OC_GetMode<br />
 CCMR1 OC2M LL_TIM_OC_GetMode<br />
 CCMR2 OC3M LL_TIM_OC_GetMode<br />
 CCMR2 OC4M LL_TIM_OC_GetMode<br />
 CCMR3 OC5M LL_TIM_OC_GetMode<br />
 CCMR3 OC6M LL_TIM_OC_GetMode.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">More...</a><br /></td></tr>
<tr class="separator:ga1ec65171d31584f23491a20993c5f0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb869e2f7ee4471327d652e197ee0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</td></tr>
<tr class="memdesc:ga251fb869e2f7ee4471327d652e197ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of an output channel.  CCER CC1P LL_TIM_OC_SetPolarity<br />
 CCER CC1NP LL_TIM_OC_SetPolarity<br />
 CCER CC2P LL_TIM_OC_SetPolarity<br />
 CCER CC2NP LL_TIM_OC_SetPolarity<br />
 CCER CC3P LL_TIM_OC_SetPolarity<br />
 CCER CC3NP LL_TIM_OC_SetPolarity<br />
 CCER CC4P LL_TIM_OC_SetPolarity<br />
 CCER CC4NP LL_TIM_OC_SetPolarity<br />
 CCER CC5P LL_TIM_OC_SetPolarity<br />
 CCER CC6P LL_TIM_OC_SetPolarity.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">More...</a><br /></td></tr>
<tr class="separator:ga251fb869e2f7ee4471327d652e197ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity of an output channel.  CCER CC1P LL_TIM_OC_GetPolarity<br />
 CCER CC1NP LL_TIM_OC_GetPolarity<br />
 CCER CC2P LL_TIM_OC_GetPolarity<br />
 CCER CC2NP LL_TIM_OC_GetPolarity<br />
 CCER CC3P LL_TIM_OC_GetPolarity<br />
 CCER CC3NP LL_TIM_OC_GetPolarity<br />
 CCER CC4P LL_TIM_OC_GetPolarity<br />
 CCER CC4NP LL_TIM_OC_GetPolarity<br />
 CCER CC5P LL_TIM_OC_GetPolarity<br />
 CCER CC6P LL_TIM_OC_GetPolarity.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">More...</a><br /></td></tr>
<tr class="separator:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</td></tr>
<tr class="memdesc:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IDLE state of an output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">More...</a><br /></td></tr>
<tr class="separator:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IDLE state of an output channel  CR2 OIS1 LL_TIM_OC_GetIdleState<br />
 CR2 OIS2N LL_TIM_OC_GetIdleState<br />
 CR2 OIS2 LL_TIM_OC_GetIdleState<br />
 CR2 OIS2N LL_TIM_OC_GetIdleState<br />
 CR2 OIS3 LL_TIM_OC_GetIdleState<br />
 CR2 OIS3N LL_TIM_OC_GetIdleState<br />
 CR2 OIS4 LL_TIM_OC_GetIdleState<br />
 CR2 OIS5 LL_TIM_OC_GetIdleState<br />
 CR2 OIS6 LL_TIM_OC_GetIdleState.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">More...</a><br /></td></tr>
<tr class="separator:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9fb40dd264528737f8fca503411d42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga5a9fb40dd264528737f8fca503411d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fast mode for the output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">More...</a><br /></td></tr>
<tr class="separator:ga5a9fb40dd264528737f8fca503411d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e0e27313224afbb74e9c341a61e10"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga6f6e0e27313224afbb74e9c341a61e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable fast mode for the output channel.  CCMR1 OC1FE LL_TIM_OC_DisableFast<br />
 CCMR1 OC2FE LL_TIM_OC_DisableFast<br />
 CCMR2 OC3FE LL_TIM_OC_DisableFast<br />
 CCMR2 OC4FE LL_TIM_OC_DisableFast<br />
 CCMR3 OC5FE LL_TIM_OC_DisableFast<br />
 CCMR3 OC6FE LL_TIM_OC_DisableFast.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">More...</a><br /></td></tr>
<tr class="separator:ga6f6e0e27313224afbb74e9c341a61e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether fast mode is enabled for the output channel.  CCMR1 OC1FE LL_TIM_OC_IsEnabledFast<br />
 CCMR1 OC2FE LL_TIM_OC_IsEnabledFast<br />
 CCMR2 OC3FE LL_TIM_OC_IsEnabledFast<br />
 CCMR2 OC4FE LL_TIM_OC_IsEnabledFast<br />
 CCMR3 OC5FE LL_TIM_OC_IsEnabledFast<br />
 CCMR3 OC6FE LL_TIM_OC_IsEnabledFast.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">More...</a><br /></td></tr>
<tr class="separator:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad069a0e5a314461188af6e95387533d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gad069a0e5a314461188af6e95387533d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable compare register (TIMx_CCRx) preload for the output channel.  CCMR1 OC1PE LL_TIM_OC_EnablePreload<br />
 CCMR1 OC2PE LL_TIM_OC_EnablePreload<br />
 CCMR2 OC3PE LL_TIM_OC_EnablePreload<br />
 CCMR2 OC4PE LL_TIM_OC_EnablePreload<br />
 CCMR3 OC5PE LL_TIM_OC_EnablePreload<br />
 CCMR3 OC6PE LL_TIM_OC_EnablePreload.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">More...</a><br /></td></tr>
<tr class="separator:gad069a0e5a314461188af6e95387533d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917f983b80498e9917bc5a23a74bc487"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga917f983b80498e9917bc5a23a74bc487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable compare register (TIMx_CCRx) preload for the output channel.  CCMR1 OC1PE LL_TIM_OC_DisablePreload<br />
 CCMR1 OC2PE LL_TIM_OC_DisablePreload<br />
 CCMR2 OC3PE LL_TIM_OC_DisablePreload<br />
 CCMR2 OC4PE LL_TIM_OC_DisablePreload<br />
 CCMR3 OC5PE LL_TIM_OC_DisablePreload<br />
 CCMR3 OC6PE LL_TIM_OC_DisablePreload.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">More...</a><br /></td></tr>
<tr class="separator:ga917f983b80498e9917bc5a23a74bc487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f5c6274acd6a875f7641e8c3aee589"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga89f5c6274acd6a875f7641e8c3aee589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.  CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload<br />
 CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload<br />
 CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload<br />
 CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload<br />
 CCMR3 OC5PE LL_TIM_OC_IsEnabledPreload<br />
 CCMR3 OC6PE LL_TIM_OC_IsEnabledPreload.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">More...</a><br /></td></tr>
<tr class="separator:ga89f5c6274acd6a875f7641e8c3aee589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clearing the output channel on an external event.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">More...</a><br /></td></tr>
<tr class="separator:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642af0399766a3fc8771f5796f5bbf63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga642af0399766a3fc8771f5796f5bbf63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clearing the output channel on an external event.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">More...</a><br /></td></tr>
<tr class="separator:ga642af0399766a3fc8771f5796f5bbf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15920a160e122f174e49c26a407848f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga15920a160e122f174e49c26a407848f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates clearing the output channel on an external event is enabled for the output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">More...</a><br /></td></tr>
<tr class="separator:ga15920a160e122f174e49c26a407848f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c52cfd03520da1258e66916e9ae64d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a> (TIM_TypeDef *TIMx, uint32_t DeadTime)</td></tr>
<tr class="memdesc:ga6c52cfd03520da1258e66916e9ae64d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of the Ocx and OCxN signals).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">More...</a><br /></td></tr>
<tr class="separator:ga6c52cfd03520da1258e66916e9ae64d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ac40271e5e39c95fcf7084e909f259"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga38ac40271e5e39c95fcf7084e909f259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 1 (TIMx_CCR1).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">More...</a><br /></td></tr>
<tr class="separator:ga38ac40271e5e39c95fcf7084e909f259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 2 (TIMx_CCR2).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">More...</a><br /></td></tr>
<tr class="separator:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234c6b2ed7029808d23813acffcada4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga234c6b2ed7029808d23813acffcada4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 3 (TIMx_CCR3).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">More...</a><br /></td></tr>
<tr class="separator:ga234c6b2ed7029808d23813acffcada4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f00aefc876b37b52367e55fb61669f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga1f00aefc876b37b52367e55fb61669f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 4 (TIMx_CCR4).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">More...</a><br /></td></tr>
<tr class="separator:ga1f00aefc876b37b52367e55fb61669f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78eab17faf8b345b8824aebc68a962d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga78eab17faf8b345b8824aebc68a962d1">LL_TIM_OC_SetCompareCH5</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga78eab17faf8b345b8824aebc68a962d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 5 (TIMx_CCR5).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga78eab17faf8b345b8824aebc68a962d1">More...</a><br /></td></tr>
<tr class="separator:ga78eab17faf8b345b8824aebc68a962d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4040a3dc8c7c3a4f05ad0c7e0525c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gabb4040a3dc8c7c3a4f05ad0c7e0525c9">LL_TIM_OC_SetCompareCH6</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:gabb4040a3dc8c7c3a4f05ad0c7e0525c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 6 (TIMx_CCR6).  <a href="group___t_i_m___l_l___e_f___output___channel.html#gabb4040a3dc8c7c3a4f05ad0c7e0525c9">More...</a><br /></td></tr>
<tr class="separator:gabb4040a3dc8c7c3a4f05ad0c7e0525c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR1) set for output channel 1.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">More...</a><br /></td></tr>
<tr class="separator:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR2) set for output channel 2.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">More...</a><br /></td></tr>
<tr class="separator:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39680e13cd1a37df9417f7ab722b262f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga39680e13cd1a37df9417f7ab722b262f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR3) set for output channel 3.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">More...</a><br /></td></tr>
<tr class="separator:ga39680e13cd1a37df9417f7ab722b262f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR4) set for output channel 4.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">More...</a><br /></td></tr>
<tr class="separator:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac416e8c14f0049410af0ec943b09c2a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gac416e8c14f0049410af0ec943b09c2a8">LL_TIM_OC_GetCompareCH5</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac416e8c14f0049410af0ec943b09c2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR5) set for output channel 5.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gac416e8c14f0049410af0ec943b09c2a8">More...</a><br /></td></tr>
<tr class="separator:gac416e8c14f0049410af0ec943b09c2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaeaf4a9e39fd674320a6d89c90961b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gafaeaf4a9e39fd674320a6d89c90961b7">LL_TIM_OC_GetCompareCH6</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gafaeaf4a9e39fd674320a6d89c90961b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR6) set for output channel 6.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gafaeaf4a9e39fd674320a6d89c90961b7">More...</a><br /></td></tr>
<tr class="separator:gafaeaf4a9e39fd674320a6d89c90961b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741188b80a1ddc6750111b07920c053"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga0741188b80a1ddc6750111b07920c053">LL_TIM_SetCH5CombinedChannels</a> (TIM_TypeDef *TIMx, uint32_t GroupCH5)</td></tr>
<tr class="memdesc:ga0741188b80a1ddc6750111b07920c053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select on which reference signal the OC5REF is combined to.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga0741188b80a1ddc6750111b07920c053">More...</a><br /></td></tr>
<tr class="separator:ga0741188b80a1ddc6750111b07920c053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0002c4b126fdd8a6063f1a53155c129b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr class="memdesc:ga0002c4b126fdd8a6063f1a53155c129b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure input channel.  CCMR1 CC1S LL_TIM_IC_Config<br />
 CCMR1 IC1PSC LL_TIM_IC_Config<br />
 CCMR1 IC1F LL_TIM_IC_Config<br />
 CCMR1 CC2S LL_TIM_IC_Config<br />
 CCMR1 IC2PSC LL_TIM_IC_Config<br />
 CCMR1 IC2F LL_TIM_IC_Config<br />
 CCMR2 CC3S LL_TIM_IC_Config<br />
 CCMR2 IC3PSC LL_TIM_IC_Config<br />
 CCMR2 IC3F LL_TIM_IC_Config<br />
 CCMR2 CC4S LL_TIM_IC_Config<br />
 CCMR2 IC4PSC LL_TIM_IC_Config<br />
 CCMR2 IC4F LL_TIM_IC_Config<br />
 CCER CC1P LL_TIM_IC_Config<br />
 CCER CC1NP LL_TIM_IC_Config<br />
 CCER CC2P LL_TIM_IC_Config<br />
 CCER CC2NP LL_TIM_IC_Config<br />
 CCER CC3P LL_TIM_IC_Config<br />
 CCER CC3NP LL_TIM_IC_Config<br />
 CCER CC4P LL_TIM_IC_Config<br />
 CCER CC4NP LL_TIM_IC_Config.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">More...</a><br /></td></tr>
<tr class="separator:ga0002c4b126fdd8a6063f1a53155c129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</td></tr>
<tr class="memdesc:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the active input.  CCMR1 CC1S LL_TIM_IC_SetActiveInput<br />
 CCMR1 CC2S LL_TIM_IC_SetActiveInput<br />
 CCMR2 CC3S LL_TIM_IC_SetActiveInput<br />
 CCMR2 CC4S LL_TIM_IC_SetActiveInput.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">More...</a><br /></td></tr>
<tr class="separator:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28c684abaa9062ac0401e50f062e15e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gae28c684abaa9062ac0401e50f062e15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current active input.  CCMR1 CC1S LL_TIM_IC_GetActiveInput<br />
 CCMR1 CC2S LL_TIM_IC_GetActiveInput<br />
 CCMR2 CC3S LL_TIM_IC_GetActiveInput<br />
 CCMR2 CC4S LL_TIM_IC_GetActiveInput.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">More...</a><br /></td></tr>
<tr class="separator:gae28c684abaa9062ac0401e50f062e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9aeb4f769623cabf8f38c119efd59a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</td></tr>
<tr class="memdesc:gac9aeb4f769623cabf8f38c119efd59a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler of input channel.  CCMR1 IC1PSC LL_TIM_IC_SetPrescaler<br />
 CCMR1 IC2PSC LL_TIM_IC_SetPrescaler<br />
 CCMR2 IC3PSC LL_TIM_IC_SetPrescaler<br />
 CCMR2 IC4PSC LL_TIM_IC_SetPrescaler.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">More...</a><br /></td></tr>
<tr class="separator:gac9aeb4f769623cabf8f38c119efd59a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18b3156ce854649a1e5d83b0c64e349"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaa18b3156ce854649a1e5d83b0c64e349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current prescaler value acting on an input channel.  CCMR1 IC1PSC LL_TIM_IC_GetPrescaler<br />
 CCMR1 IC2PSC LL_TIM_IC_GetPrescaler<br />
 CCMR2 IC3PSC LL_TIM_IC_GetPrescaler<br />
 CCMR2 IC4PSC LL_TIM_IC_GetPrescaler.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">More...</a><br /></td></tr>
<tr class="separator:gaa18b3156ce854649a1e5d83b0c64e349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</td></tr>
<tr class="memdesc:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input filter duration.  CCMR1 IC1F LL_TIM_IC_SetFilter<br />
 CCMR1 IC2F LL_TIM_IC_SetFilter<br />
 CCMR2 IC3F LL_TIM_IC_SetFilter<br />
 CCMR2 IC4F LL_TIM_IC_SetFilter.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">More...</a><br /></td></tr>
<tr class="separator:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983f5e8e6c96485af41143bb6f8074c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga983f5e8e6c96485af41143bb6f8074c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the input filter duration.  CCMR1 IC1F LL_TIM_IC_GetFilter<br />
 CCMR1 IC2F LL_TIM_IC_GetFilter<br />
 CCMR2 IC3F LL_TIM_IC_GetFilter<br />
 CCMR2 IC4F LL_TIM_IC_GetFilter.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">More...</a><br /></td></tr>
<tr class="separator:ga983f5e8e6c96485af41143bb6f8074c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd12b3d6ac379be1223b0a3da98de507"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</td></tr>
<tr class="memdesc:gabd12b3d6ac379be1223b0a3da98de507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input channel polarity.  CCER CC1P LL_TIM_IC_SetPolarity<br />
 CCER CC1NP LL_TIM_IC_SetPolarity<br />
 CCER CC2P LL_TIM_IC_SetPolarity<br />
 CCER CC2NP LL_TIM_IC_SetPolarity<br />
 CCER CC3P LL_TIM_IC_SetPolarity<br />
 CCER CC3NP LL_TIM_IC_SetPolarity<br />
 CCER CC4P LL_TIM_IC_SetPolarity<br />
 CCER CC4NP LL_TIM_IC_SetPolarity.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">More...</a><br /></td></tr>
<tr class="separator:gabd12b3d6ac379be1223b0a3da98de507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current input channel polarity.  CCER CC1P LL_TIM_IC_GetPolarity<br />
 CCER CC1NP LL_TIM_IC_GetPolarity<br />
 CCER CC2P LL_TIM_IC_GetPolarity<br />
 CCER CC2NP LL_TIM_IC_GetPolarity<br />
 CCER CC3P LL_TIM_IC_GetPolarity<br />
 CCER CC3NP LL_TIM_IC_GetPolarity<br />
 CCER CC4P LL_TIM_IC_GetPolarity<br />
 CCER CC4NP LL_TIM_IC_GetPolarity.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">More...</a><br /></td></tr>
<tr class="separator:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).  <a href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">More...</a><br /></td></tr>
<tr class="separator:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47cb23ca4b9d87bda152ded33a81a69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac47cb23ca4b9d87bda152ded33a81a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">More...</a><br /></td></tr>
<tr class="separator:gac47cb23ca4b9d87bda152ded33a81a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">More...</a><br /></td></tr>
<tr class="separator:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54875cb4a4f8818609ef2c2e2649363b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga54875cb4a4f8818609ef2c2e2649363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 1.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">More...</a><br /></td></tr>
<tr class="separator:ga54875cb4a4f8818609ef2c2e2649363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 2.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">More...</a><br /></td></tr>
<tr class="separator:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83969548044531e6e31e1eb6a25c61c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad83969548044531e6e31e1eb6a25c61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 3.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">More...</a><br /></td></tr>
<tr class="separator:gad83969548044531e6e31e1eb6a25c61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 4.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">More...</a><br /></td></tr>
<tr class="separator:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock mode 2.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">More...</a><br /></td></tr>
<tr class="separator:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea510994f63bf53ffe280b266f70fffa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaea510994f63bf53ffe280b266f70fffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock mode 2.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">More...</a><br /></td></tr>
<tr class="separator:gaea510994f63bf53ffe280b266f70fffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether external clock mode 2 is enabled.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">More...</a><br /></td></tr>
<tr class="separator:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a> (TIM_TypeDef *TIMx, uint32_t ClockSource)</td></tr>
<tr class="memdesc:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock source of the counter clock.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">More...</a><br /></td></tr>
<tr class="separator:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0a7e36fc7442ac653d827709f2792"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a> (TIM_TypeDef *TIMx, uint32_t EncoderMode)</td></tr>
<tr class="memdesc:gaf7e0a7e36fc7442ac653d827709f2792"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the encoder interface mode.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">More...</a><br /></td></tr>
<tr class="separator:gaf7e0a7e36fc7442ac653d827709f2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921e4442342005c702a896c68723b403"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a> (TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</td></tr>
<tr class="memdesc:ga921e4442342005c702a896c68723b403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger output (TRGO) used for timer synchronization .  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">More...</a><br /></td></tr>
<tr class="separator:ga921e4442342005c702a896c68723b403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ded39e7c38384f3ffea961990691b78"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a> (TIM_TypeDef *TIMx, uint32_t SlaveMode)</td></tr>
<tr class="memdesc:ga0ded39e7c38384f3ffea961990691b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the synchronization mode of a slave timer.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">More...</a><br /></td></tr>
<tr class="separator:ga0ded39e7c38384f3ffea961990691b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c76610a0b99f9cd161304bbad4ed265"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a> (TIM_TypeDef *TIMx, uint32_t TriggerInput)</td></tr>
<tr class="memdesc:ga9c76610a0b99f9cd161304bbad4ed265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the selects the trigger input to be used to synchronize the counter.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">More...</a><br /></td></tr>
<tr class="separator:ga9c76610a0b99f9cd161304bbad4ed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53411d505c32d8c7b747ed985e07921"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa53411d505c32d8c7b747ed985e07921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Master/Slave mode.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">More...</a><br /></td></tr>
<tr class="separator:gaa53411d505c32d8c7b747ed985e07921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ef88b89e92205e06f300f93b500950"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa2ef88b89e92205e06f300f93b500950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Master/Slave mode.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">More...</a><br /></td></tr>
<tr class="separator:gaa2ef88b89e92205e06f300f93b500950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68449735f5336d5b3c36d7981088662"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac68449735f5336d5b3c36d7981088662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the Master/Slave mode is enabled.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">More...</a><br /></td></tr>
<tr class="separator:gac68449735f5336d5b3c36d7981088662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a> (TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</td></tr>
<tr class="memdesc:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the external trigger (ETR) input.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">More...</a><br /></td></tr>
<tr class="separator:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc14ecd018f11f33326c7d6377918349"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gafc14ecd018f11f33326c7d6377918349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the break function.  <a href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">More...</a><br /></td></tr>
<tr class="separator:gafc14ecd018f11f33326c7d6377918349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ace60a36187cbb09f043fb614061c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga96ace60a36187cbb09f043fb614061c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the break function.  BDTR BKE LL_TIM_DisableBRK.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">More...</a><br /></td></tr>
<tr class="separator:ga96ace60a36187cbb09f043fb614061c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceafde6a1803041e93215869203d0db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga3ceafde6a1803041e93215869203d0db">LL_TIM_ConfigBRK</a> (TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter, uint32_t BreakAFMode)</td></tr>
<tr class="memdesc:ga3ceafde6a1803041e93215869203d0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the break input.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga3ceafde6a1803041e93215869203d0db">More...</a><br /></td></tr>
<tr class="separator:ga3ceafde6a1803041e93215869203d0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47333eb4b1d3edec53b5131d1b787daa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga47333eb4b1d3edec53b5131d1b787daa">LL_TIM_ConfigBRK</a> (TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter)</td></tr>
<tr class="separator:ga47333eb4b1d3edec53b5131d1b787daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa691e2a286cf10d20c2abc63c0dcd7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gaefa691e2a286cf10d20c2abc63c0dcd7">LL_TIM_EnableBRK2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaefa691e2a286cf10d20c2abc63c0dcd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the break 2 function.  <a href="group___t_i_m___l_l___e_f___break___function.html#gaefa691e2a286cf10d20c2abc63c0dcd7">More...</a><br /></td></tr>
<tr class="separator:gaefa691e2a286cf10d20c2abc63c0dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27f8a8ee209d7abab85d8dd6b264f48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gab27f8a8ee209d7abab85d8dd6b264f48">LL_TIM_DisableBRK2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab27f8a8ee209d7abab85d8dd6b264f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the break 2 function.  <a href="group___t_i_m___l_l___e_f___break___function.html#gab27f8a8ee209d7abab85d8dd6b264f48">More...</a><br /></td></tr>
<tr class="separator:gab27f8a8ee209d7abab85d8dd6b264f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8800f2a5a808e442958ffc1b27922da4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga8800f2a5a808e442958ffc1b27922da4">LL_TIM_ConfigBRK2</a> (TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter)</td></tr>
<tr class="memdesc:ga8800f2a5a808e442958ffc1b27922da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the break 2 input.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga8800f2a5a808e442958ffc1b27922da4">More...</a><br /></td></tr>
<tr class="separator:ga8800f2a5a808e442958ffc1b27922da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9be955727b0bb60e4c9ae111264f98"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a> (TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</td></tr>
<tr class="memdesc:ga3f9be955727b0bb60e4c9ae111264f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">More...</a><br /></td></tr>
<tr class="separator:ga3f9be955727b0bb60e4c9ae111264f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc376efa3e9e87337740c934e7c0d625"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gacc376efa3e9e87337740c934e7c0d625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable automatic output (MOE can be set by software or automatically when a break input is active).  <a href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">More...</a><br /></td></tr>
<tr class="separator:gacc376efa3e9e87337740c934e7c0d625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ef92969d1a4602d218b50ba0b4c050"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae5ef92969d1a4602d218b50ba0b4c050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable automatic output (MOE can be set only by software).  <a href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">More...</a><br /></td></tr>
<tr class="separator:gae5ef92969d1a4602d218b50ba0b4c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether automatic output is enabled.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">More...</a><br /></td></tr>
<tr class="separator:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627a9caf995134e588f420f252cdc9af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga627a9caf995134e588f420f252cdc9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the outputs (set the MOE bit in TIMx_BDTR register).  <a href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">More...</a><br /></td></tr>
<tr class="separator:ga627a9caf995134e588f420f252cdc9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7fb930e5b32fc86c87ed113545858"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae4a7fb930e5b32fc86c87ed113545858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the outputs (reset the MOE bit in TIMx_BDTR register).  <a href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">More...</a><br /></td></tr>
<tr class="separator:gae4a7fb930e5b32fc86c87ed113545858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340f224793c82029b130b728d032bde4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga340f224793c82029b130b728d032bde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether outputs are enabled.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">More...</a><br /></td></tr>
<tr class="separator:ga340f224793c82029b130b728d032bde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa259e07d5d3d00009f1051cc66e1d317"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gaa259e07d5d3d00009f1051cc66e1d317">LL_TIM_EnableBreakInputSource</a> (TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</td></tr>
<tr class="memdesc:gaa259e07d5d3d00009f1051cc66e1d317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the signals connected to the designated timer break input.  <a href="group___t_i_m___l_l___e_f___break___function.html#gaa259e07d5d3d00009f1051cc66e1d317">More...</a><br /></td></tr>
<tr class="separator:gaa259e07d5d3d00009f1051cc66e1d317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9134f0663c2ac624b6588098d3fd049f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga9134f0663c2ac624b6588098d3fd049f">LL_TIM_DisableBreakInputSource</a> (TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</td></tr>
<tr class="memdesc:ga9134f0663c2ac624b6588098d3fd049f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the signals connected to the designated timer break input.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga9134f0663c2ac624b6588098d3fd049f">More...</a><br /></td></tr>
<tr class="separator:ga9134f0663c2ac624b6588098d3fd049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726d78fb5df3811fe85f412161b0c46a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga726d78fb5df3811fe85f412161b0c46a">LL_TIM_SetBreakInputSourcePolarity</a> (TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source, uint32_t Polarity)</td></tr>
<tr class="memdesc:ga726d78fb5df3811fe85f412161b0c46a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of the break signal for the timer break input.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga726d78fb5df3811fe85f412161b0c46a">More...</a><br /></td></tr>
<tr class="separator:ga726d78fb5df3811fe85f412161b0c46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a> (TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</td></tr>
<tr class="memdesc:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the timer DMA burst feature.  <a href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">More...</a><br /></td></tr>
<tr class="separator:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fda29e253ca9c6e1ec3f4a28d78e80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___o_c_r_e_f___clear.html#gae1fda29e253ca9c6e1ec3f4a28d78e80">LL_TIM_SetOCRefClearInputSource</a> (TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)</td></tr>
<tr class="memdesc:gae1fda29e253ca9c6e1ec3f4a28d78e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OCREF clear input source.  <a href="group___t_i_m___l_l___e_f___o_c_r_e_f___clear.html#gae1fda29e253ca9c6e1ec3f4a28d78e80">More...</a><br /></td></tr>
<tr class="separator:gae1fda29e253ca9c6e1ec3f4a28d78e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the update interrupt flag (UIF).  SR UIF LL_TIM_ClearFlag_UPDATE.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">More...</a><br /></td></tr>
<tr class="separator:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cebb045c8b25c9a8e337d458351d2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae5cebb045c8b25c9a8e337d458351d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).  SR UIF LL_TIM_IsActiveFlag_UPDATE.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">More...</a><br /></td></tr>
<tr class="separator:gae5cebb045c8b25c9a8e337d458351d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 interrupt flag (CC1F).  SR CC1IF LL_TIM_ClearFlag_CC1.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">More...</a><br /></td></tr>
<tr class="separator:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9fec86fdfe791e57217b2784bea143"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga0d9fec86fdfe791e57217b2784bea143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).  SR CC1IF LL_TIM_IsActiveFlag_CC1.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">More...</a><br /></td></tr>
<tr class="separator:ga0d9fec86fdfe791e57217b2784bea143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 interrupt flag (CC2F).  SR CC2IF LL_TIM_ClearFlag_CC2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">More...</a><br /></td></tr>
<tr class="separator:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90001d914adaaa04c7f4d854f213bcc3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga90001d914adaaa04c7f4d854f213bcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).  SR CC2IF LL_TIM_IsActiveFlag_CC2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">More...</a><br /></td></tr>
<tr class="separator:ga90001d914adaaa04c7f4d854f213bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 interrupt flag (CC3F).  SR CC3IF LL_TIM_ClearFlag_CC3.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">More...</a><br /></td></tr>
<tr class="separator:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52435cbe512012469db0657fb583229b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga52435cbe512012469db0657fb583229b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).  SR CC3IF LL_TIM_IsActiveFlag_CC3.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">More...</a><br /></td></tr>
<tr class="separator:ga52435cbe512012469db0657fb583229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32d5ed279e42195a9e3744c0be28183"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa32d5ed279e42195a9e3744c0be28183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 interrupt flag (CC4F).  SR CC4IF LL_TIM_ClearFlag_CC4.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">More...</a><br /></td></tr>
<tr class="separator:gaa32d5ed279e42195a9e3744c0be28183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).  SR CC4IF LL_TIM_IsActiveFlag_CC4.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">More...</a><br /></td></tr>
<tr class="separator:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d4c438f8a957ba7ca73097aef96cb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3d4c438f8a957ba7ca73097aef96cb1">LL_TIM_ClearFlag_CC5</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad3d4c438f8a957ba7ca73097aef96cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 5 interrupt flag (CC5F).  SR CC5IF LL_TIM_ClearFlag_CC5.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3d4c438f8a957ba7ca73097aef96cb1">More...</a><br /></td></tr>
<tr class="separator:gad3d4c438f8a957ba7ca73097aef96cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4d70f958d7026e59229b52b70d200d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3e4d70f958d7026e59229b52b70d200d">LL_TIM_IsActiveFlag_CC5</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3e4d70f958d7026e59229b52b70d200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 interrupt is pending).  SR CC5IF LL_TIM_IsActiveFlag_CC5.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3e4d70f958d7026e59229b52b70d200d">More...</a><br /></td></tr>
<tr class="separator:ga3e4d70f958d7026e59229b52b70d200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3aa11c3e17d47df36403582aa3fecc7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae3aa11c3e17d47df36403582aa3fecc7">LL_TIM_ClearFlag_CC6</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae3aa11c3e17d47df36403582aa3fecc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 6 interrupt flag (CC6F).  SR CC6IF LL_TIM_ClearFlag_CC6.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae3aa11c3e17d47df36403582aa3fecc7">More...</a><br /></td></tr>
<tr class="separator:gae3aa11c3e17d47df36403582aa3fecc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512e8a78cb984e42ea5d1b9afc5506b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga512e8a78cb984e42ea5d1b9afc5506b9">LL_TIM_IsActiveFlag_CC6</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga512e8a78cb984e42ea5d1b9afc5506b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 interrupt is pending).  SR CC6IF LL_TIM_IsActiveFlag_CC6.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga512e8a78cb984e42ea5d1b9afc5506b9">More...</a><br /></td></tr>
<tr class="separator:ga512e8a78cb984e42ea5d1b9afc5506b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the commutation interrupt flag (COMIF).  SR COMIF LL_TIM_ClearFlag_COM.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">More...</a><br /></td></tr>
<tr class="separator:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).  SR COMIF LL_TIM_IsActiveFlag_COM.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">More...</a><br /></td></tr>
<tr class="separator:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24358fa9e4928908dc1beaade027b20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa24358fa9e4928908dc1beaade027b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the trigger interrupt flag (TIF).  SR TIF LL_TIM_ClearFlag_TRIG.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">More...</a><br /></td></tr>
<tr class="separator:gaa24358fa9e4928908dc1beaade027b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).  SR TIF LL_TIM_IsActiveFlag_TRIG.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">More...</a><br /></td></tr>
<tr class="separator:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe99302b2a1fa57beeda98723720eb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga2fe99302b2a1fa57beeda98723720eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the break interrupt flag (BIF).  SR BIF LL_TIM_ClearFlag_BRK.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">More...</a><br /></td></tr>
<tr class="separator:ga2fe99302b2a1fa57beeda98723720eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7767832db13186071e1a4ccedcde38"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga2c7767832db13186071e1a4ccedcde38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).  SR BIF LL_TIM_IsActiveFlag_BRK.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">More...</a><br /></td></tr>
<tr class="separator:ga2c7767832db13186071e1a4ccedcde38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c099dde457e05712427b90f6a7472"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5a0c099dde457e05712427b90f6a7472">LL_TIM_ClearFlag_BRK2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga5a0c099dde457e05712427b90f6a7472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the break 2 interrupt flag (B2IF).  SR B2IF LL_TIM_ClearFlag_BRK2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5a0c099dde457e05712427b90f6a7472">More...</a><br /></td></tr>
<tr class="separator:ga5a0c099dde457e05712427b90f6a7472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b3c0a7c1c9ba994da5b73d6d9b649f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5b3c0a7c1c9ba994da5b73d6d9b649f">LL_TIM_IsActiveFlag_BRK2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gae5b3c0a7c1c9ba994da5b73d6d9b649f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending).  SR B2IF LL_TIM_IsActiveFlag_BRK2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5b3c0a7c1c9ba994da5b73d6d9b649f">More...</a><br /></td></tr>
<tr class="separator:gae5b3c0a7c1c9ba994da5b73d6d9b649f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebc1354d4191a6851089da044c6d22e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga4ebc1354d4191a6851089da044c6d22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).  SR CC1OF LL_TIM_ClearFlag_CC1OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">More...</a><br /></td></tr>
<tr class="separator:ga4ebc1354d4191a6851089da044c6d22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3df531f853a021146458232f6622bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad3df531f853a021146458232f6622bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending).  SR CC1OF LL_TIM_IsActiveFlag_CC1OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">More...</a><br /></td></tr>
<tr class="separator:gad3df531f853a021146458232f6622bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f60bfdd0a666aa19922d0037281eb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab3f60bfdd0a666aa19922d0037281eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).  SR CC2OF LL_TIM_ClearFlag_CC2OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">More...</a><br /></td></tr>
<tr class="separator:gab3f60bfdd0a666aa19922d0037281eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c66753c81da26165a2dc254070bc295"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga5c66753c81da26165a2dc254070bc295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending).  SR CC2OF LL_TIM_IsActiveFlag_CC2OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">More...</a><br /></td></tr>
<tr class="separator:ga5c66753c81da26165a2dc254070bc295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).  SR CC3OF LL_TIM_ClearFlag_CC3OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">More...</a><br /></td></tr>
<tr class="separator:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending).  SR CC3OF LL_TIM_IsActiveFlag_CC3OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">More...</a><br /></td></tr>
<tr class="separator:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb1935ef4ff9da35d121043b0897dce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gacbb1935ef4ff9da35d121043b0897dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).  SR CC4OF LL_TIM_ClearFlag_CC4OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">More...</a><br /></td></tr>
<tr class="separator:gacbb1935ef4ff9da35d121043b0897dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending).  SR CC4OF LL_TIM_IsActiveFlag_CC4OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">More...</a><br /></td></tr>
<tr class="separator:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55323e2354650785acd9593a0f84121d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga55323e2354650785acd9593a0f84121d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update interrupt (UIE).  DIER UIE LL_TIM_EnableIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">More...</a><br /></td></tr>
<tr class="separator:ga55323e2354650785acd9593a0f84121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5c0c96c7fbabec1106f21206740391"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gacc5c0c96c7fbabec1106f21206740391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update interrupt (UIE).  DIER UIE LL_TIM_DisableIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">More...</a><br /></td></tr>
<tr class="separator:gacc5c0c96c7fbabec1106f21206740391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d75ea087d5ab5e187480f5368f4597"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga56d75ea087d5ab5e187480f5368f4597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update interrupt (UIE) is enabled.  DIER UIE LL_TIM_IsEnabledIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">More...</a><br /></td></tr>
<tr class="separator:ga56d75ea087d5ab5e187480f5368f4597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efef31d179bf56344501907b908672c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3efef31d179bf56344501907b908672c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 interrupt (CC1IE).  DIER CC1IE LL_TIM_EnableIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">More...</a><br /></td></tr>
<tr class="separator:ga3efef31d179bf56344501907b908672c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 interrupt (CC1IE).  DIER CC1IE LL_TIM_DisableIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">More...</a><br /></td></tr>
<tr class="separator:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.  DIER CC1IE LL_TIM_IsEnabledIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">More...</a><br /></td></tr>
<tr class="separator:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654396ea8e783254fe9101c7eda6cea1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga654396ea8e783254fe9101c7eda6cea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 interrupt (CC2IE).  DIER CC2IE LL_TIM_EnableIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">More...</a><br /></td></tr>
<tr class="separator:ga654396ea8e783254fe9101c7eda6cea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac332c72a1f42e67832554cff7778116c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac332c72a1f42e67832554cff7778116c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 interrupt (CC2IE).  DIER CC2IE LL_TIM_DisableIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">More...</a><br /></td></tr>
<tr class="separator:gac332c72a1f42e67832554cff7778116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203425b9edbab60c11d2660cc0b4f66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga5203425b9edbab60c11d2660cc0b4f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.  DIER CC2IE LL_TIM_IsEnabledIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">More...</a><br /></td></tr>
<tr class="separator:ga5203425b9edbab60c11d2660cc0b4f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 interrupt (CC3IE).  DIER CC3IE LL_TIM_EnableIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">More...</a><br /></td></tr>
<tr class="separator:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 interrupt (CC3IE).  DIER CC3IE LL_TIM_DisableIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">More...</a><br /></td></tr>
<tr class="separator:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac451efd6d8aaafd0fb595b2170089aa3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac451efd6d8aaafd0fb595b2170089aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.  DIER CC3IE LL_TIM_IsEnabledIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">More...</a><br /></td></tr>
<tr class="separator:gac451efd6d8aaafd0fb595b2170089aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14442323be48d03c0a5efd39fffb40a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad14442323be48d03c0a5efd39fffb40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 interrupt (CC4IE).  DIER CC4IE LL_TIM_EnableIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">More...</a><br /></td></tr>
<tr class="separator:gad14442323be48d03c0a5efd39fffb40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7672084681c984d1fcb233ffae47c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga0a7672084681c984d1fcb233ffae47c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 interrupt (CC4IE).  DIER CC4IE LL_TIM_DisableIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">More...</a><br /></td></tr>
<tr class="separator:ga0a7672084681c984d1fcb233ffae47c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.  DIER CC4IE LL_TIM_IsEnabledIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">More...</a><br /></td></tr>
<tr class="separator:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation interrupt (COMIE).  DIER COMIE LL_TIM_EnableIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">More...</a><br /></td></tr>
<tr class="separator:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9efe832de6e2936036d9433b8a662a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gabd9efe832de6e2936036d9433b8a662a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation interrupt (COMIE).  DIER COMIE LL_TIM_DisableIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">More...</a><br /></td></tr>
<tr class="separator:gabd9efe832de6e2936036d9433b8a662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aed9e380dc71797d6f71689670d43eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga2aed9e380dc71797d6f71689670d43eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation interrupt (COMIE) is enabled.  DIER COMIE LL_TIM_IsEnabledIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">More...</a><br /></td></tr>
<tr class="separator:ga2aed9e380dc71797d6f71689670d43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823c032ca798f121458d03e7cea8c294"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga823c032ca798f121458d03e7cea8c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TIE).  DIER TIE LL_TIM_EnableIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">More...</a><br /></td></tr>
<tr class="separator:ga823c032ca798f121458d03e7cea8c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6be8d0e9c064205969dcace918265d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac6be8d0e9c064205969dcace918265d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TIE).  DIER TIE LL_TIM_DisableIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">More...</a><br /></td></tr>
<tr class="separator:gac6be8d0e9c064205969dcace918265d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466100b1f9021a78a0201c070fdd9329"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga466100b1f9021a78a0201c070fdd9329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TIE) is enabled.  DIER TIE LL_TIM_IsEnabledIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">More...</a><br /></td></tr>
<tr class="separator:ga466100b1f9021a78a0201c070fdd9329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable break interrupt (BIE).  DIER BIE LL_TIM_EnableIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">More...</a><br /></td></tr>
<tr class="separator:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065590c86499b3f24e995095233bb45e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga065590c86499b3f24e995095233bb45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable break interrupt (BIE).  DIER BIE LL_TIM_DisableIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">More...</a><br /></td></tr>
<tr class="separator:ga065590c86499b3f24e995095233bb45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615a013853f1948bbb89fe041fd96555"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga615a013853f1948bbb89fe041fd96555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the break interrupt (BIE) is enabled.  DIER BIE LL_TIM_IsEnabledIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">More...</a><br /></td></tr>
<tr class="separator:ga615a013853f1948bbb89fe041fd96555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update DMA request (UDE).  DIER UDE LL_TIM_EnableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">More...</a><br /></td></tr>
<tr class="separator:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f14d0e7a300eeca6945072834571d1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga4f14d0e7a300eeca6945072834571d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update DMA request (UDE).  DIER UDE LL_TIM_DisableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">More...</a><br /></td></tr>
<tr class="separator:ga4f14d0e7a300eeca6945072834571d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gace0070f04eddddecf09d2cd83ce61dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update DMA request (UDE) is enabled.  DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">More...</a><br /></td></tr>
<tr class="separator:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga6f0bb4314c77155fdece28e96fa48d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 DMA request (CC1DE).  DIER CC1DE LL_TIM_EnableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">More...</a><br /></td></tr>
<tr class="separator:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 DMA request (CC1DE).  DIER CC1DE LL_TIM_DisableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">More...</a><br /></td></tr>
<tr class="separator:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20945406729c874cccd64564d78c31f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga20945406729c874cccd64564d78c31f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.  DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">More...</a><br /></td></tr>
<tr class="separator:ga20945406729c874cccd64564d78c31f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad1fef8f9ca4336bc89f83271ce57476d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 DMA request (CC2DE).  DIER CC2DE LL_TIM_EnableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">More...</a><br /></td></tr>
<tr class="separator:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 DMA request (CC2DE).  DIER CC2DE LL_TIM_DisableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">More...</a><br /></td></tr>
<tr class="separator:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cf77581130e42bcff3dcae4d092f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga337cf77581130e42bcff3dcae4d092f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.  DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">More...</a><br /></td></tr>
<tr class="separator:ga337cf77581130e42bcff3dcae4d092f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31980df1500604e3e2f1633b6023eb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaf31980df1500604e3e2f1633b6023eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 DMA request (CC3DE).  DIER CC3DE LL_TIM_EnableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">More...</a><br /></td></tr>
<tr class="separator:gaf31980df1500604e3e2f1633b6023eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 DMA request (CC3DE).  DIER CC3DE LL_TIM_DisableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">More...</a><br /></td></tr>
<tr class="separator:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4fce5377a0dbf875b932c115170e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga58b4fce5377a0dbf875b932c115170e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.  DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">More...</a><br /></td></tr>
<tr class="separator:ga58b4fce5377a0dbf875b932c115170e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47df3f03efd3ec10aad998ebf524503c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga47df3f03efd3ec10aad998ebf524503c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 DMA request (CC4DE).  DIER CC4DE LL_TIM_EnableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">More...</a><br /></td></tr>
<tr class="separator:ga47df3f03efd3ec10aad998ebf524503c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764d0946aead12c5e166f005549e62d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga764d0946aead12c5e166f005549e62d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 DMA request (CC4DE).  DIER CC4DE LL_TIM_DisableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">More...</a><br /></td></tr>
<tr class="separator:ga764d0946aead12c5e166f005549e62d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.  DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">More...</a><br /></td></tr>
<tr class="separator:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TDE).  DIER TDE LL_TIM_EnableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">More...</a><br /></td></tr>
<tr class="separator:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga337aa8135f7a24f251a012989b8b9e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TDE).  DIER TDE LL_TIM_DisableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">More...</a><br /></td></tr>
<tr class="separator:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce120b95cfac625e8cb9523b538b940"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga1ce120b95cfac625e8cb9523b538b940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TDE) is enabled.  DIER TDE LL_TIM_IsEnabledDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">More...</a><br /></td></tr>
<tr class="separator:ga1ce120b95cfac625e8cb9523b538b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1320f002aed49137d7006d4aeba537c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad1320f002aed49137d7006d4aeba537c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate an update event.  EGR UG LL_TIM_GenerateEvent_UPDATE.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">More...</a><br /></td></tr>
<tr class="separator:gad1320f002aed49137d7006d4aeba537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef37f9a1e063118f19f556ee2fdfb883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gaef37f9a1e063118f19f556ee2fdfb883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 1 event.  EGR CC1G LL_TIM_GenerateEvent_CC1.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">More...</a><br /></td></tr>
<tr class="separator:gaef37f9a1e063118f19f556ee2fdfb883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 2 event.  EGR CC2G LL_TIM_GenerateEvent_CC2.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">More...</a><br /></td></tr>
<tr class="separator:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 3 event.  EGR CC3G LL_TIM_GenerateEvent_CC3.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">More...</a><br /></td></tr>
<tr class="separator:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 4 event.  EGR CC4G LL_TIM_GenerateEvent_CC4.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">More...</a><br /></td></tr>
<tr class="separator:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate commutation event.  EGR COMG LL_TIM_GenerateEvent_COM.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">More...</a><br /></td></tr>
<tr class="separator:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate trigger event.  EGR TG LL_TIM_GenerateEvent_TRIG.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">More...</a><br /></td></tr>
<tr class="separator:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b7282badf344389f585f31d3d1d8d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga19b7282badf344389f585f31d3d1d8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate break event.  EGR BG LL_TIM_GenerateEvent_BRK.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">More...</a><br /></td></tr>
<tr class="separator:ga19b7282badf344389f585f31d3d1d8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1de98f4b35ff90257ce0943308554e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gac1de98f4b35ff90257ce0943308554e1">LL_TIM_GenerateEvent_BRK2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:gac1de98f4b35ff90257ce0943308554e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate break 2 event.  EGR B2G LL_TIM_GenerateEvent_BRK2.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gac1de98f4b35ff90257ce0943308554e1">More...</a><br /></td></tr>
<tr class="separator:gac1de98f4b35ff90257ce0943308554e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30baf8583d8b9bf9b33c798af312605a"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a> (TIM_TypeDef *TIMx)</td></tr>
<tr class="memdesc:ga30baf8583d8b9bf9b33c798af312605a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TIMx registers to their reset values.  <a href="group___t_i_m___l_l___e_f___init.html#ga30baf8583d8b9bf9b33c798af312605a">More...</a><br /></td></tr>
<tr class="separator:ga30baf8583d8b9bf9b33c798af312605a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a14068aec0742395d3876a3e91af20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct)</td></tr>
<tr class="memdesc:gac5a14068aec0742395d3876a3e91af20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the time base unit configuration data structure to their default values.  <a href="group___t_i_m___l_l___e_f___init.html#gac5a14068aec0742395d3876a3e91af20">More...</a><br /></td></tr>
<tr class="separator:gac5a14068aec0742395d3876a3e91af20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d7d69f6b56ae38ecf88e5eddd67b2"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct)</td></tr>
<tr class="memdesc:ga739d7d69f6b56ae38ecf88e5eddd67b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx time base unit.  <a href="group___t_i_m___l_l___e_f___init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">More...</a><br /></td></tr>
<tr class="separator:ga739d7d69f6b56ae38ecf88e5eddd67b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10252c07544c774b31249fb96d3344e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)</td></tr>
<tr class="memdesc:gab10252c07544c774b31249fb96d3344e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx output channel configuration data structure to their default values.  <a href="group___t_i_m___l_l___e_f___init.html#gab10252c07544c774b31249fb96d3344e">More...</a><br /></td></tr>
<tr class="separator:gab10252c07544c774b31249fb96d3344e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3334de80c50af38696a15fd3cbdef3c0"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a> (TIM_TypeDef *TIMx, uint32_t Channel, <a class="el" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)</td></tr>
<tr class="memdesc:ga3334de80c50af38696a15fd3cbdef3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx output channel.  <a href="group___t_i_m___l_l___e_f___init.html#ga3334de80c50af38696a15fd3cbdef3c0">More...</a><br /></td></tr>
<tr class="separator:ga3334de80c50af38696a15fd3cbdef3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb5e7964ab9bce9c1fd9a05478dd869"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr class="memdesc:ga1eb5e7964ab9bce9c1fd9a05478dd869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx input channel configuration data structure to their default values.  <a href="group___t_i_m___l_l___e_f___init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">More...</a><br /></td></tr>
<tr class="separator:ga1eb5e7964ab9bce9c1fd9a05478dd869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85881d959274c056474ce4123da816"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a> (TIM_TypeDef *TIMx, uint32_t Channel, <a class="el" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct)</td></tr>
<tr class="memdesc:ga4a85881d959274c056474ce4123da816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx input channel.  <a href="group___t_i_m___l_l___e_f___init.html#ga4a85881d959274c056474ce4123da816">More...</a><br /></td></tr>
<tr class="separator:ga4a85881d959274c056474ce4123da816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1b6043a0625d8ae4f0e2a95f8473e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)</td></tr>
<tr class="memdesc:ga7d1b6043a0625d8ae4f0e2a95f8473e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each TIM_EncoderInitStruct field with its default value.  <a href="group___t_i_m___l_l___e_f___init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">More...</a><br /></td></tr>
<tr class="separator:ga7d1b6043a0625d8ae4f0e2a95f8473e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3228da48b7222539063a7f585e759bfb"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)</td></tr>
<tr class="memdesc:ga3228da48b7222539063a7f585e759bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the encoder interface of the timer instance.  <a href="group___t_i_m___l_l___e_f___init.html#ga3228da48b7222539063a7f585e759bfb">More...</a><br /></td></tr>
<tr class="separator:ga3228da48b7222539063a7f585e759bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df132dbd6fb4e36a4078d57d0148b39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)</td></tr>
<tr class="memdesc:ga4df132dbd6fb4e36a4078d57d0148b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx Hall sensor interface configuration data structure to their default values.  <a href="group___t_i_m___l_l___e_f___init.html#ga4df132dbd6fb4e36a4078d57d0148b39">More...</a><br /></td></tr>
<tr class="separator:ga4df132dbd6fb4e36a4078d57d0148b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade46ac027e3234ebf16cc4f33d81436c"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)</td></tr>
<tr class="memdesc:gade46ac027e3234ebf16cc4f33d81436c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Hall sensor interface of the timer instance.  <a href="group___t_i_m___l_l___e_f___init.html#gade46ac027e3234ebf16cc4f33d81436c">More...</a><br /></td></tr>
<tr class="separator:gade46ac027e3234ebf16cc4f33d81436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f9f73b6fbeeced33d7dba5d24316d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a> (<a class="el" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr class="memdesc:ga78f9f73b6fbeeced33d7dba5d24316d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the Break and Dead Time configuration data structure to their default values.  <a href="group___t_i_m___l_l___e_f___init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">More...</a><br /></td></tr>
<tr class="separator:ga78f9f73b6fbeeced33d7dba5d24316d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347dbb2c16b82ef70dd9c48497e2b298"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr class="memdesc:ga347dbb2c16b82ef70dd9c48497e2b298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Break and Dead Time feature of the timer instance.  <a href="group___t_i_m___l_l___e_f___init.html#ga347dbb2c16b82ef70dd9c48497e2b298">More...</a><br /></td></tr>
<tr class="separator:ga347dbb2c16b82ef70dd9c48497e2b298"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of TIM LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__tim_8h_source.html">rf_driver_ll_tim.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
