{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:04:21 2020 " "Info: Processing started: Thu Jun 18 11:04:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c lab2_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c lab2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_3.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file lab2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_3 " "Info: Found entity 1: lab2_3" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 count_00_99 " "Info: Found entity 2: count_00_99" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 count_0_9 " "Info: Found entity 3: count_0_9" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 freq_div " "Info: Found entity 4: freq_div" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 bcd_to_seg7_1 " "Info: Found entity 5: bcd_to_seg7_1" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 seg7_select " "Info: Found entity 6: seg7_select" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(11): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(12): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(23): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(24): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(13): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(14): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_3.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab2_3.v(15): instance has no name" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_3 " "Info: Elaborating entity \"lab2_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_10 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_10\"" {  } { { "lab2_3.v" "comb_10" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab2_3.v(61) " "Warning (10240): Verilog HDL Always Construct warning at lab2_3.v(61): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_11 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_11\"" {  } { { "lab2_3.v" "comb_11" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab2_3.v(61) " "Warning (10240): Verilog HDL Always Construct warning at lab2_3.v(61): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_00_99 count_00_99:comb_12 " "Info: Elaborating entity \"count_00_99\" for hierarchy \"count_00_99:comb_12\"" {  } { { "lab2_3.v" "comb_12" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_0_9 count_00_99:comb_12\|count_0_9:comb_5 " "Info: Elaborating entity \"count_0_9\" for hierarchy \"count_00_99:comb_12\|count_0_9:comb_5\"" {  } { { "lab2_3.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:comb_13 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:comb_13\"" {  } { { "lab2_3.v" "comb_13" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:comb_14 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:comb_14\"" {  } { { "lab2_3.v" "comb_14" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_11\|divider\[0\]~0 17 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=17) from the following logic: \"freq_div:comb_11\|divider\[0\]~0\"" {  } { { "lab2_3.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 67 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_10\|divider\[0\]~0 21 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=21) from the following logic: \"freq_div:comb_10\|divider\[0\]~0\"" {  } { { "lab2_3.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 67 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_11\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_11\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_11\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_11\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_11\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_11\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_11\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_11\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_10\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_10\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_10\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:comb_10\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Info: Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:comb_10\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_10\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_sel\[2\] VCC " "Warning (13410): Pin \"seg7_sel\[2\]\" is stuck at VCC" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dpt_out GND " "Warning (13410): Pin \"dpt_out\" is stuck at GND" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 99 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:04:25 2020 " "Info: Processing ended: Thu Jun 18 11:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:04:26 2020 " "Info: Processing started: Thu Jun 18 11:04:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2_3 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab2_3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jun 18 2020 11:04:27 " "Info: Started fitting attempt 1 on Thu Jun 18 2020 at 11:04:27" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:04:29 2020 " "Info: Processing ended: Thu Jun 18 11:04:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:04:31 2020 " "Info: Processing started: Thu Jun 18 11:04:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:04:32 2020 " "Info: Processing ended: Thu Jun 18 11:04:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:04:34 2020 " "Info: Processing started: Thu Jun 18 11:04:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] " "Info: Detected ripple clock \"freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_11\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\] " "Info: Detected ripple clock \"freq_div:comb_11\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_11\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 75.19 MHz 13.3 ns Internal " "Info: Clock \"clk\" has Internal fmax of 75.19 MHz between source register \"freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]\" (period= 13.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.200 ns + Longest register register " "Info: + Longest register to register delay is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC5_E24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_E24; Fanout = 2; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC5_E24 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC5_E24; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.400 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC6_E24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC6_E24; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.800 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC7_E24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC7_E24; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 2.200 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC8_E24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC8_E24; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 3.100 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC1_E26 2 " "Info: 6: + IC(0.500 ns) + CELL(0.400 ns) = 3.100 ns; Loc. = LC1_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.500 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC2_E26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 3.500 ns; Loc. = LC2_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.900 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC3_E26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC3_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.300 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC4_E26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.400 ns) = 4.300 ns; Loc. = LC4_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.700 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC5_E26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC5_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.100 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC6_E26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC6_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.500 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC7_E26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC7_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.900 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC8_E26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.400 ns) = 5.900 ns; Loc. = LC8_E26; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 6.800 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC1_E28 2 " "Info: 14: + IC(0.500 ns) + CELL(0.400 ns) = 6.800 ns; Loc. = LC1_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 7.200 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC2_E28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.400 ns) = 7.200 ns; Loc. = LC2_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 7.600 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC3_E28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.400 ns) = 7.600 ns; Loc. = LC3_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.000 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC4_E28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.400 ns) = 8.000 ns; Loc. = LC4_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.400 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC5_E28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC5_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.800 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC6_E28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.400 ns) = 8.800 ns; Loc. = LC6_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.200 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC7_E28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.400 ns) = 9.200 ns; Loc. = LC7_E28; Fanout = 2; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.600 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT 21 COMB LC8_E28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.400 ns) = 9.600 ns; Loc. = LC8_E28; Fanout = 1; COMB Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 11.200 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 22 REG LC1_E30 9 " "Info: 22: + IC(0.500 ns) + CELL(1.100 ns) = 11.200 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 86.61 % ) " "Info: Total cell delay = 9.700 ns ( 86.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 13.39 % ) " "Info: Total interconnect delay = 1.500 ns ( 13.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC1_E30 9 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC5_E24 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC5_E24; Fanout = 2; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] enable clk 2.200 ns register " "Info: tsu for register \"count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 2.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.200 ns + Longest pin register " "Info: + Longest pin to register delay is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 11.200 ns count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] 2 REG LC4_E20 6 " "Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 11.200 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 70.54 % ) " "Info: Total cell delay = 7.900 ns ( 70.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 29.46 % ) " "Info: Total interconnect delay = 3.300 ns ( 29.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { enable {} enable~out {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 3.300ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC1_E30 9 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] 3 REG LC4_E20 6 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { enable {} enable~out {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 3.300ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7_out\[6\] count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\] 28.400 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7_out\[6\]\" through register \"count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\]\" is 28.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC1_E30 9 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\] 3 REG LC4_E19 5 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E19; Fanout = 5; REG Node = 'count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_6|count_out[1] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_6|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_6|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.300 ns + Longest register pin " "Info: + Longest register to pin delay is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\] 1 REG LC4_E19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E19; Fanout = 5; REG Node = 'count_00_99:comb_12\|count_0_9:comb_6\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 3.800 ns count_out\[1\]~5 2 COMB LC7_E20 7 " "Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC7_E20; Fanout = 7; COMB Node = 'count_out\[1\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] count_out[1]~5 } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 8.100 ns bcd_to_seg7_1:comb_13\|WideOr0~0 3 COMB LC7_E31 1 " "Info: 3: + IC(2.100 ns) + CELL(2.200 ns) = 8.100 ns; Loc. = LC7_E31; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_13\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { count_out[1]~5 bcd_to_seg7_1:comb_13|WideOr0~0 } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(6.300 ns) 17.300 ns seg7_out\[6\] 4 PIN PIN_23 0 " "Info: 4: + IC(2.900 ns) + CELL(6.300 ns) = 17.300 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { bcd_to_seg7_1:comb_13|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 61.85 % ) " "Info: Total cell delay = 10.700 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 38.15 % ) " "Info: Total interconnect delay = 6.600 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] count_out[1]~5 bcd_to_seg7_1:comb_13|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] {} count_out[1]~5 {} bcd_to_seg7_1:comb_13|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 1.600ns 2.100ns 2.900ns } { 0.000ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_6|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_6|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] count_out[1]~5 bcd_to_seg7_1:comb_13|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { count_00_99:comb_12|count_0_9:comb_6|count_out[1] {} count_out[1]~5 {} bcd_to_seg7_1:comb_13|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 1.600ns 2.100ns 2.900ns } { 0.000ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] enable clk 0.900 ns register " "Info: th for register \"count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC1_E30 9 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] 3 REG LC4_E20 6 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 11.200 ns count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\] 2 REG LC4_E20 6 " "Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 11.200 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12\|count_0_9:comb_5\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "lab2_3.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_3/lab2_3.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 70.54 % ) " "Info: Total cell delay = 7.900 ns ( 70.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 29.46 % ) " "Info: Total interconnect delay = 3.300 ns ( 29.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { enable {} enable~out {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 3.300ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { enable count_00_99:comb_12|count_0_9:comb_5|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { enable {} enable~out {} count_00_99:comb_12|count_0_9:comb_5|count_out[0] {} } { 0.000ns 0.000ns 3.300ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:04:35 2020 " "Info: Processing ended: Thu Jun 18 11:04:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
