[
    {
        "age": null,
        "album": "",
        "author": "/u/Krotti83",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T23:22:59.960087+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T22:28:53+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I have started to create a VHDL design for new architecture. Now I&#39;m thinking about the used instruction set. Could create an own encoding of the used machine code, but must create a C compiler for it or port the architecture to an existing compiler like GCC. Also must write an assembler, if I use an own instruction set.</p> <p>What are the license requirements for me as developer, when I want use any specific parts of the RISC-V instruction set only? Would also to add some specific processor control registers and a modified base architecture. Might be security by obscurity, but control registers where I can setup the end of the stack and the size in privileged mode. Also two types of the stack. Return address and data, both separately as example.</p> <p>BTW: The project is currently for the purpose of education only. Without interest from me to sell this maybe exotic (not RISC-V itself, but my modifications) architecture.</p> </div><!-- SC_ON -->",
        "id": 2654542,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kkd6me/use_of_the_riscv_instruction_set_only_in_a",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Use of the RISC-V instruction set only in a Open-source FPGA design (license question)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/vm-kit",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T21:12:05.056385+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T20:29:04+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello!<br/> I&#39;m working on my project <a href=\"https://vm-kit.com/#!/posts\">vm-kit</a></p> <p>I am in need of some resources to get me going in the direction of creating a type-1 hypervisor on risc-v. I have found the rust crate for riscv (i plan to do this in rust). and found the opensbi for riscv, which might be necessary</p> <p>I am looking for a much better understanding of configuring pmp and anything else I would need to know to accomplish this task.</p> <p>I&#39;m sure I&#39;ll have more posts and questions. Any resources you all used?<br/> So far, i have found <a href=\"https://rayanfam.com/topics/hypervisor-from-scratch-part-1/\">hypervisor from scratch part 1</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/vm-kit\"> /u/vm-kit </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kkaj9p/joining_the_community_looking_for_resources/\">[link]</a></span> &#32; <span><a href=\"https://www.redd",
        "id": 2654031,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kkaj9p/joining_the_community_looking_for_resources",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Joining the Community. Looking for Resources",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/LavenderDay3544",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T21:12:04.804608+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T20:27:01+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LavenderDay3544\"> /u/LavenderDay3544 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kkahnf/is_there_any_board_or_chip_available_or_announced/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kkahnf/is_there_any_board_or_chip_available_or_announced/\">[comments]</a></span>",
        "id": 2654030,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kkahnf/is_there_any_board_or_chip_available_or_announced",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Is there any board or chip available or announced that contain SiFive P870-A cores?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ConsiderationSad7522",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T21:12:04.599563+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T20:18:42+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello, currently i am working on implementing mtime and mtimecmp registers. My design is basic 32-bit, only machine mode, 1 core (basic structure). My idea was to use MCYCLE/H`s counter but this idea died the moment i learnt what MCOUNTINHIBIT is :). So is it possible to make them both csr-s? </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ConsiderationSad7522\"> /u/ConsiderationSad7522 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kkaape/can_mtime_and_mtimecmp_be_implemented_as_csrs/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kkaape/can_mtime_and_mtimecmp_be_implemented_as_csrs/\">[comments]</a></span>",
        "id": 2654029,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kkaape/can_mtime_and_mtimecmp_be_implemented_as_csrs",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Can MTIME and MTIMECMP be implemented as CSR-S?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/imbev",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T18:53:11.535558+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T18:38:36+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kk7z5e/orange_pi_rv2_lowcost_riscv_sbc/\"> <img src=\"https://external-preview.redd.it/wPOhrlaLyRme7mURDSv2w0WMy_pvj3QY1vxyn0zXa9E.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=eff3a1ad9d1d2a67b47d1d2bdc2c4f9df95375d9\" alt=\"Orange Pi RV2: Low-Cost RISC-V SBC | ExplainingComputers\" title=\"Orange Pi RV2: Low-Cost RISC-V SBC | ExplainingComputers\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/imbev\"> /u/imbev </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=Mln2j3VxAos\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kk7z5e/orange_pi_rv2_lowcost_riscv_sbc/\">[comments]</a></span> </td></tr></table>",
        "id": 2653334,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kk7z5e/orange_pi_rv2_lowcost_riscv_sbc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/wPOhrlaLyRme7mURDSv2w0WMy_pvj3QY1vxyn0zXa9E.jpeg?width=320&crop=smart&auto=webp&s=eff3a1ad9d1d2a67b47d1d2bdc2c4f9df95375d9",
        "title": "Orange Pi RV2: Low-Cost RISC-V SBC | ExplainingComputers",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Jumpy-Transition7132",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T17:47:13.055478+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T17:07:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi everyone,<br/> I&#39;m a computer engineering student and I recently came across <strong>Ripes</strong>, the RISC-V visual pipeline simulator. I&#39;m really interested in understanding how it works and how to use it effectively for learning CPU architecture and instruction pipelines.</p> <p>Could anyone recommend <strong>good video tutorials or YouTube channels</strong> that explain Ripes clearly, especially from a computer engineering or academic perspective?</p> <p>Also, if you\u2019ve used it for coursework or learning purposes, I\u2019d appreciate any tips or resources you found useful.</p> <p>Thanks in advance!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jumpy-Transition7132\"> /u/Jumpy-Transition7132 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kk5vj2/best_video_tutorials_to_learn_how_to_use_ripes/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kk5vj2/bes",
        "id": 2653036,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kk5vj2/best_video_tutorials_to_learn_how_to_use_ripes",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Best video tutorials to learn how to use Ripes (for Computer Engineering)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/hogehoge76",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-11T15:38:29.207198+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-11T14:36:16+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kk2grr/custom_instruction_opcode_format/\"> <img src=\"https://external-preview.redd.it/xOkRg5poC3BSMBOIt-WrzoHnqvpDpBR_1BDSspfvikc.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=7007ebba81cbbd17fd9a6f90d07b87a07f7955fa\" alt=\"Custom Instruction Opcode Format\" title=\"Custom Instruction Opcode Format\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;m having trouble finding a comprehensive description of how to encode/decode custom instructions in the official RISC-V docs or repos.</p> <p>The opcode table shows :</p> <p><a href=\"https://preview.redd.it/4ef6jy09x50f1.png?width=931&amp;format=png&amp;auto=webp&amp;s=bfe664d916a9b8f58f3c0e3a88fcf3b432dea4f7\">https://preview.redd.it/4ef6jy09x50f1.png?width=931&amp;format=png&amp;auto=webp&amp;s=bfe664d916a9b8f58f3c0e3a88fcf3b432dea4f7</a></p> <p>- First of all, I&#39;m guessing SYSTEM is `b1110011 - but I could not find it explicitly stated in the above section, so ",
        "id": 2652259,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kk2grr/custom_instruction_opcode_format",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/xOkRg5poC3BSMBOIt-WrzoHnqvpDpBR_1BDSspfvikc.png?width=640&crop=smart&auto=webp&s=7007ebba81cbbd17fd9a6f90d07b87a07f7955fa",
        "title": "Custom Instruction Opcode Format",
        "vote": 0
    }
]