
WEACT_743.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020cd4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a64  08020f78  08020f78  00021f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080219dc  080219dc  000229dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080219e4  080219e4  000229e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080219e8  080219e8  000229e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000204  24000000  080219ec  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003404  24000208  08021bf0  00023208  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2400360c  08021bf0  0002360c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00023204  2**0
                  CONTENTS, READONLY
 10 .debug_info   0006a7f2  00000000  00000000  00023232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000870d  00000000  00000000  0008da24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003330  00000000  00000000  00096138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000027a2  00000000  00000000  00099468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00049624  00000000  00000000  0009bc0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0004976b  00000000  00000000  000e522e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001bbd02  00000000  00000000  0012e999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002ea69b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000ea04  00000000  00000000  002ea6e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  002f90e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08020f5c 	.word	0x08020f5c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	08020f5c 	.word	0x08020f5c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_ldivmod>:
 8000390:	b97b      	cbnz	r3, 80003b2 <__aeabi_ldivmod+0x22>
 8000392:	b972      	cbnz	r2, 80003b2 <__aeabi_ldivmod+0x22>
 8000394:	2900      	cmp	r1, #0
 8000396:	bfbe      	ittt	lt
 8000398:	2000      	movlt	r0, #0
 800039a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800039e:	e006      	blt.n	80003ae <__aeabi_ldivmod+0x1e>
 80003a0:	bf08      	it	eq
 80003a2:	2800      	cmpeq	r0, #0
 80003a4:	bf1c      	itt	ne
 80003a6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80003aa:	f04f 30ff 	movne.w	r0, #4294967295
 80003ae:	f000 b9d3 	b.w	8000758 <__aeabi_idiv0>
 80003b2:	f1ad 0c08 	sub.w	ip, sp, #8
 80003b6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003ba:	2900      	cmp	r1, #0
 80003bc:	db09      	blt.n	80003d2 <__aeabi_ldivmod+0x42>
 80003be:	2b00      	cmp	r3, #0
 80003c0:	db1a      	blt.n	80003f8 <__aeabi_ldivmod+0x68>
 80003c2:	f000 f84d 	bl	8000460 <__udivmoddi4>
 80003c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ce:	b004      	add	sp, #16
 80003d0:	4770      	bx	lr
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db1b      	blt.n	8000414 <__aeabi_ldivmod+0x84>
 80003dc:	f000 f840 	bl	8000460 <__udivmoddi4>
 80003e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003e8:	b004      	add	sp, #16
 80003ea:	4240      	negs	r0, r0
 80003ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f0:	4252      	negs	r2, r2
 80003f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f6:	4770      	bx	lr
 80003f8:	4252      	negs	r2, r2
 80003fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003fe:	f000 f82f 	bl	8000460 <__udivmoddi4>
 8000402:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000406:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040a:	b004      	add	sp, #16
 800040c:	4240      	negs	r0, r0
 800040e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000412:	4770      	bx	lr
 8000414:	4252      	negs	r2, r2
 8000416:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800041a:	f000 f821 	bl	8000460 <__udivmoddi4>
 800041e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000422:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000426:	b004      	add	sp, #16
 8000428:	4252      	negs	r2, r2
 800042a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800042e:	4770      	bx	lr

08000430 <__aeabi_uldivmod>:
 8000430:	b953      	cbnz	r3, 8000448 <__aeabi_uldivmod+0x18>
 8000432:	b94a      	cbnz	r2, 8000448 <__aeabi_uldivmod+0x18>
 8000434:	2900      	cmp	r1, #0
 8000436:	bf08      	it	eq
 8000438:	2800      	cmpeq	r0, #0
 800043a:	bf1c      	itt	ne
 800043c:	f04f 31ff 	movne.w	r1, #4294967295
 8000440:	f04f 30ff 	movne.w	r0, #4294967295
 8000444:	f000 b988 	b.w	8000758 <__aeabi_idiv0>
 8000448:	f1ad 0c08 	sub.w	ip, sp, #8
 800044c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000450:	f000 f806 	bl	8000460 <__udivmoddi4>
 8000454:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000458:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800045c:	b004      	add	sp, #16
 800045e:	4770      	bx	lr

08000460 <__udivmoddi4>:
 8000460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000464:	9d08      	ldr	r5, [sp, #32]
 8000466:	468e      	mov	lr, r1
 8000468:	4604      	mov	r4, r0
 800046a:	4688      	mov	r8, r1
 800046c:	2b00      	cmp	r3, #0
 800046e:	d14a      	bne.n	8000506 <__udivmoddi4+0xa6>
 8000470:	428a      	cmp	r2, r1
 8000472:	4617      	mov	r7, r2
 8000474:	d962      	bls.n	800053c <__udivmoddi4+0xdc>
 8000476:	fab2 f682 	clz	r6, r2
 800047a:	b14e      	cbz	r6, 8000490 <__udivmoddi4+0x30>
 800047c:	f1c6 0320 	rsb	r3, r6, #32
 8000480:	fa01 f806 	lsl.w	r8, r1, r6
 8000484:	fa20 f303 	lsr.w	r3, r0, r3
 8000488:	40b7      	lsls	r7, r6
 800048a:	ea43 0808 	orr.w	r8, r3, r8
 800048e:	40b4      	lsls	r4, r6
 8000490:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000494:	fa1f fc87 	uxth.w	ip, r7
 8000498:	fbb8 f1fe 	udiv	r1, r8, lr
 800049c:	0c23      	lsrs	r3, r4, #16
 800049e:	fb0e 8811 	mls	r8, lr, r1, r8
 80004a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004a6:	fb01 f20c 	mul.w	r2, r1, ip
 80004aa:	429a      	cmp	r2, r3
 80004ac:	d909      	bls.n	80004c2 <__udivmoddi4+0x62>
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b4:	f080 80ea 	bcs.w	800068c <__udivmoddi4+0x22c>
 80004b8:	429a      	cmp	r2, r3
 80004ba:	f240 80e7 	bls.w	800068c <__udivmoddi4+0x22c>
 80004be:	3902      	subs	r1, #2
 80004c0:	443b      	add	r3, r7
 80004c2:	1a9a      	subs	r2, r3, r2
 80004c4:	b2a3      	uxth	r3, r4
 80004c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80004ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80004d6:	459c      	cmp	ip, r3
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x8e>
 80004da:	18fb      	adds	r3, r7, r3
 80004dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80004e0:	f080 80d6 	bcs.w	8000690 <__udivmoddi4+0x230>
 80004e4:	459c      	cmp	ip, r3
 80004e6:	f240 80d3 	bls.w	8000690 <__udivmoddi4+0x230>
 80004ea:	443b      	add	r3, r7
 80004ec:	3802      	subs	r0, #2
 80004ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004f2:	eba3 030c 	sub.w	r3, r3, ip
 80004f6:	2100      	movs	r1, #0
 80004f8:	b11d      	cbz	r5, 8000502 <__udivmoddi4+0xa2>
 80004fa:	40f3      	lsrs	r3, r6
 80004fc:	2200      	movs	r2, #0
 80004fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000506:	428b      	cmp	r3, r1
 8000508:	d905      	bls.n	8000516 <__udivmoddi4+0xb6>
 800050a:	b10d      	cbz	r5, 8000510 <__udivmoddi4+0xb0>
 800050c:	e9c5 0100 	strd	r0, r1, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	4608      	mov	r0, r1
 8000514:	e7f5      	b.n	8000502 <__udivmoddi4+0xa2>
 8000516:	fab3 f183 	clz	r1, r3
 800051a:	2900      	cmp	r1, #0
 800051c:	d146      	bne.n	80005ac <__udivmoddi4+0x14c>
 800051e:	4573      	cmp	r3, lr
 8000520:	d302      	bcc.n	8000528 <__udivmoddi4+0xc8>
 8000522:	4282      	cmp	r2, r0
 8000524:	f200 8105 	bhi.w	8000732 <__udivmoddi4+0x2d2>
 8000528:	1a84      	subs	r4, r0, r2
 800052a:	eb6e 0203 	sbc.w	r2, lr, r3
 800052e:	2001      	movs	r0, #1
 8000530:	4690      	mov	r8, r2
 8000532:	2d00      	cmp	r5, #0
 8000534:	d0e5      	beq.n	8000502 <__udivmoddi4+0xa2>
 8000536:	e9c5 4800 	strd	r4, r8, [r5]
 800053a:	e7e2      	b.n	8000502 <__udivmoddi4+0xa2>
 800053c:	2a00      	cmp	r2, #0
 800053e:	f000 8090 	beq.w	8000662 <__udivmoddi4+0x202>
 8000542:	fab2 f682 	clz	r6, r2
 8000546:	2e00      	cmp	r6, #0
 8000548:	f040 80a4 	bne.w	8000694 <__udivmoddi4+0x234>
 800054c:	1a8a      	subs	r2, r1, r2
 800054e:	0c03      	lsrs	r3, r0, #16
 8000550:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000554:	b280      	uxth	r0, r0
 8000556:	b2bc      	uxth	r4, r7
 8000558:	2101      	movs	r1, #1
 800055a:	fbb2 fcfe 	udiv	ip, r2, lr
 800055e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000566:	fb04 f20c 	mul.w	r2, r4, ip
 800056a:	429a      	cmp	r2, r3
 800056c:	d907      	bls.n	800057e <__udivmoddi4+0x11e>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000574:	d202      	bcs.n	800057c <__udivmoddi4+0x11c>
 8000576:	429a      	cmp	r2, r3
 8000578:	f200 80e0 	bhi.w	800073c <__udivmoddi4+0x2dc>
 800057c:	46c4      	mov	ip, r8
 800057e:	1a9b      	subs	r3, r3, r2
 8000580:	fbb3 f2fe 	udiv	r2, r3, lr
 8000584:	fb0e 3312 	mls	r3, lr, r2, r3
 8000588:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800058c:	fb02 f404 	mul.w	r4, r2, r4
 8000590:	429c      	cmp	r4, r3
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x144>
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	f102 30ff 	add.w	r0, r2, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x142>
 800059c:	429c      	cmp	r4, r3
 800059e:	f200 80ca 	bhi.w	8000736 <__udivmoddi4+0x2d6>
 80005a2:	4602      	mov	r2, r0
 80005a4:	1b1b      	subs	r3, r3, r4
 80005a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005aa:	e7a5      	b.n	80004f8 <__udivmoddi4+0x98>
 80005ac:	f1c1 0620 	rsb	r6, r1, #32
 80005b0:	408b      	lsls	r3, r1
 80005b2:	fa22 f706 	lsr.w	r7, r2, r6
 80005b6:	431f      	orrs	r7, r3
 80005b8:	fa0e f401 	lsl.w	r4, lr, r1
 80005bc:	fa20 f306 	lsr.w	r3, r0, r6
 80005c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80005c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80005c8:	4323      	orrs	r3, r4
 80005ca:	fa00 f801 	lsl.w	r8, r0, r1
 80005ce:	fa1f fc87 	uxth.w	ip, r7
 80005d2:	fbbe f0f9 	udiv	r0, lr, r9
 80005d6:	0c1c      	lsrs	r4, r3, #16
 80005d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80005dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80005e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80005e4:	45a6      	cmp	lr, r4
 80005e6:	fa02 f201 	lsl.w	r2, r2, r1
 80005ea:	d909      	bls.n	8000600 <__udivmoddi4+0x1a0>
 80005ec:	193c      	adds	r4, r7, r4
 80005ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80005f2:	f080 809c 	bcs.w	800072e <__udivmoddi4+0x2ce>
 80005f6:	45a6      	cmp	lr, r4
 80005f8:	f240 8099 	bls.w	800072e <__udivmoddi4+0x2ce>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	eba4 040e 	sub.w	r4, r4, lr
 8000604:	fa1f fe83 	uxth.w	lr, r3
 8000608:	fbb4 f3f9 	udiv	r3, r4, r9
 800060c:	fb09 4413 	mls	r4, r9, r3, r4
 8000610:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000614:	fb03 fc0c 	mul.w	ip, r3, ip
 8000618:	45a4      	cmp	ip, r4
 800061a:	d908      	bls.n	800062e <__udivmoddi4+0x1ce>
 800061c:	193c      	adds	r4, r7, r4
 800061e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000622:	f080 8082 	bcs.w	800072a <__udivmoddi4+0x2ca>
 8000626:	45a4      	cmp	ip, r4
 8000628:	d97f      	bls.n	800072a <__udivmoddi4+0x2ca>
 800062a:	3b02      	subs	r3, #2
 800062c:	443c      	add	r4, r7
 800062e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000632:	eba4 040c 	sub.w	r4, r4, ip
 8000636:	fba0 ec02 	umull	lr, ip, r0, r2
 800063a:	4564      	cmp	r4, ip
 800063c:	4673      	mov	r3, lr
 800063e:	46e1      	mov	r9, ip
 8000640:	d362      	bcc.n	8000708 <__udivmoddi4+0x2a8>
 8000642:	d05f      	beq.n	8000704 <__udivmoddi4+0x2a4>
 8000644:	b15d      	cbz	r5, 800065e <__udivmoddi4+0x1fe>
 8000646:	ebb8 0203 	subs.w	r2, r8, r3
 800064a:	eb64 0409 	sbc.w	r4, r4, r9
 800064e:	fa04 f606 	lsl.w	r6, r4, r6
 8000652:	fa22 f301 	lsr.w	r3, r2, r1
 8000656:	431e      	orrs	r6, r3
 8000658:	40cc      	lsrs	r4, r1
 800065a:	e9c5 6400 	strd	r6, r4, [r5]
 800065e:	2100      	movs	r1, #0
 8000660:	e74f      	b.n	8000502 <__udivmoddi4+0xa2>
 8000662:	fbb1 fcf2 	udiv	ip, r1, r2
 8000666:	0c01      	lsrs	r1, r0, #16
 8000668:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800066c:	b280      	uxth	r0, r0
 800066e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000672:	463b      	mov	r3, r7
 8000674:	4638      	mov	r0, r7
 8000676:	463c      	mov	r4, r7
 8000678:	46b8      	mov	r8, r7
 800067a:	46be      	mov	lr, r7
 800067c:	2620      	movs	r6, #32
 800067e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000682:	eba2 0208 	sub.w	r2, r2, r8
 8000686:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800068a:	e766      	b.n	800055a <__udivmoddi4+0xfa>
 800068c:	4601      	mov	r1, r0
 800068e:	e718      	b.n	80004c2 <__udivmoddi4+0x62>
 8000690:	4610      	mov	r0, r2
 8000692:	e72c      	b.n	80004ee <__udivmoddi4+0x8e>
 8000694:	f1c6 0220 	rsb	r2, r6, #32
 8000698:	fa2e f302 	lsr.w	r3, lr, r2
 800069c:	40b7      	lsls	r7, r6
 800069e:	40b1      	lsls	r1, r6
 80006a0:	fa20 f202 	lsr.w	r2, r0, r2
 80006a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006a8:	430a      	orrs	r2, r1
 80006aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80006ae:	b2bc      	uxth	r4, r7
 80006b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80006b4:	0c11      	lsrs	r1, r2, #16
 80006b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ba:	fb08 f904 	mul.w	r9, r8, r4
 80006be:	40b0      	lsls	r0, r6
 80006c0:	4589      	cmp	r9, r1
 80006c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006c6:	b280      	uxth	r0, r0
 80006c8:	d93e      	bls.n	8000748 <__udivmoddi4+0x2e8>
 80006ca:	1879      	adds	r1, r7, r1
 80006cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80006d0:	d201      	bcs.n	80006d6 <__udivmoddi4+0x276>
 80006d2:	4589      	cmp	r9, r1
 80006d4:	d81f      	bhi.n	8000716 <__udivmoddi4+0x2b6>
 80006d6:	eba1 0109 	sub.w	r1, r1, r9
 80006da:	fbb1 f9fe 	udiv	r9, r1, lr
 80006de:	fb09 f804 	mul.w	r8, r9, r4
 80006e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80006e6:	b292      	uxth	r2, r2
 80006e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006ec:	4542      	cmp	r2, r8
 80006ee:	d229      	bcs.n	8000744 <__udivmoddi4+0x2e4>
 80006f0:	18ba      	adds	r2, r7, r2
 80006f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80006f6:	d2c4      	bcs.n	8000682 <__udivmoddi4+0x222>
 80006f8:	4542      	cmp	r2, r8
 80006fa:	d2c2      	bcs.n	8000682 <__udivmoddi4+0x222>
 80006fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000700:	443a      	add	r2, r7
 8000702:	e7be      	b.n	8000682 <__udivmoddi4+0x222>
 8000704:	45f0      	cmp	r8, lr
 8000706:	d29d      	bcs.n	8000644 <__udivmoddi4+0x1e4>
 8000708:	ebbe 0302 	subs.w	r3, lr, r2
 800070c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000710:	3801      	subs	r0, #1
 8000712:	46e1      	mov	r9, ip
 8000714:	e796      	b.n	8000644 <__udivmoddi4+0x1e4>
 8000716:	eba7 0909 	sub.w	r9, r7, r9
 800071a:	4449      	add	r1, r9
 800071c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000720:	fbb1 f9fe 	udiv	r9, r1, lr
 8000724:	fb09 f804 	mul.w	r8, r9, r4
 8000728:	e7db      	b.n	80006e2 <__udivmoddi4+0x282>
 800072a:	4673      	mov	r3, lr
 800072c:	e77f      	b.n	800062e <__udivmoddi4+0x1ce>
 800072e:	4650      	mov	r0, sl
 8000730:	e766      	b.n	8000600 <__udivmoddi4+0x1a0>
 8000732:	4608      	mov	r0, r1
 8000734:	e6fd      	b.n	8000532 <__udivmoddi4+0xd2>
 8000736:	443b      	add	r3, r7
 8000738:	3a02      	subs	r2, #2
 800073a:	e733      	b.n	80005a4 <__udivmoddi4+0x144>
 800073c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000740:	443b      	add	r3, r7
 8000742:	e71c      	b.n	800057e <__udivmoddi4+0x11e>
 8000744:	4649      	mov	r1, r9
 8000746:	e79c      	b.n	8000682 <__udivmoddi4+0x222>
 8000748:	eba1 0109 	sub.w	r1, r1, r9
 800074c:	46c4      	mov	ip, r8
 800074e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000752:	fb09 f804 	mul.w	r8, r9, r4
 8000756:	e7c4      	b.n	80006e2 <__udivmoddi4+0x282>

08000758 <__aeabi_idiv0>:
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop

0800075c <VL53LX_DataInit>:
	return Status;
}


VL53LX_Error VL53LX_DataInit(VL53LX_DEV Dev)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000764:	2300      	movs	r3, #0
 8000766:	75fb      	strb	r3, [r7, #23]
		Status = VL53LX_WrByte(Dev, VL53LX_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53LX_ERROR_NONE)
 8000768:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d105      	bne.n	800077c <VL53LX_DataInit+0x20>
		Status = VL53LX_data_init(Dev, 1);
 8000770:	2101      	movs	r1, #1
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f001 fc20 	bl	8001fb8 <VL53LX_data_init>
 8000778:	4603      	mov	r3, r0
 800077a:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53LX_ERROR_NONE)
 800077c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d107      	bne.n	8000794 <VL53LX_DataInit+0x38>
		Status = SetPresetModeL3CX(Dev,
 8000784:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000788:	2102      	movs	r1, #2
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f000 f884 	bl	8000898 <SetPresetModeL3CX>
 8000790:	4603      	mov	r3, r0
 8000792:	75fb      	strb	r3, [r7, #23]
			VL53LX_DISTANCEMODE_MEDIUM,
			1000);


	if (Status == VL53LX_ERROR_NONE)
 8000794:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d106      	bne.n	80007aa <VL53LX_DataInit+0x4e>
		Status = VL53LX_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800079c:	f248 2135 	movw	r1, #33333	@ 0x8235
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f000 f959 	bl	8000a58 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>
 80007a6:	4603      	mov	r3, r0
 80007a8:	75fb      	strb	r3, [r7, #23]
				33333);

	if (Status == VL53LX_ERROR_NONE) {
 80007aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d10a      	bne.n	80007c8 <VL53LX_DataInit+0x6c>
		pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	3318      	adds	r3, #24
 80007b6:	613b      	str	r3, [r7, #16]
		memset(&pdev->per_vcsel_cal_data, 0,
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 80007be:	220c      	movs	r2, #12
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f01e fca4 	bl	801f110 <memset>
				sizeof(pdev->per_vcsel_cal_data));
	}

	if (Status == VL53LX_ERROR_NONE) {
 80007c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d105      	bne.n	80007dc <VL53LX_DataInit+0x80>
		Status = VL53LX_set_dmax_mode(Dev,
 80007d0:	2102      	movs	r1, #2
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f003 fd5d 	bl	8004292 <VL53LX_set_dmax_mode>
 80007d8:	4603      	mov	r3, r0
 80007da:	75fb      	strb	r3, [r7, #23]
			VL53LX_DEVICEDMAXMODE__CUST_CAL_DATA);
	}


	if (Status == VL53LX_ERROR_NONE)
 80007dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d105      	bne.n	80007f0 <VL53LX_DataInit+0x94>
		Status = VL53LX_SmudgeCorrectionEnable(Dev,
 80007e4:	2100      	movs	r1, #0
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f000 fe9c 	bl	8001524 <VL53LX_SmudgeCorrectionEnable>
 80007ec:	4603      	mov	r3, r0
 80007ee:	75fb      	strb	r3, [r7, #23]
			VL53LX_SMUDGE_CORRECTION_NONE);

	measurement_mode  = VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
 80007f0:	2320      	movs	r3, #32
 80007f2:	73fb      	strb	r3, [r7, #15]
	VL53LXDevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	7bfa      	ldrb	r2, [r7, #15]
 80007f8:	76da      	strb	r2, [r3, #27]

	VL53LXDevDataSet(Dev, CurrentParameters.DistanceMode,
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000800:	2202      	movs	r2, #2
 8000802:	f883 24e0 	strb.w	r2, [r3, #1248]	@ 0x4e0
			VL53LX_DISTANCEMODE_MEDIUM);

	LOG_FUNCTION_END(Status);
	return Status;
 8000806:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800080a:	4618      	mov	r0, r3
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <VL53LX_WaitDeviceBooted>:


VL53LX_Error VL53LX_WaitDeviceBooted(VL53LX_DEV Dev)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b084      	sub	sp, #16
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 800081a:	2300      	movs	r3, #0
 800081c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53LX_poll_for_boot_completion(Dev,
 800081e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f00f f810 	bl	800f848 <VL53LX_poll_for_boot_completion>
 8000828:	4603      	mov	r3, r0
 800082a:	73fb      	strb	r3, [r7, #15]
			VL53LX_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800082c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000830:	4618      	mov	r0, r3
 8000832:	3710      	adds	r7, #16
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <ComputeDevicePresetMode>:


static VL53LX_Error ComputeDevicePresetMode(
		VL53LX_DistanceModes DistanceMode,
		VL53LX_DevicePresetModes *pDevicePresetMode)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	6039      	str	r1, [r7, #0]
 8000842:	71fb      	strb	r3, [r7, #7]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000844:	2300      	movs	r3, #0
 8000846:	73bb      	strb	r3, [r7, #14]

	uint8_t DistIdx;
	VL53LX_DevicePresetModes RangingModes[3] = {
 8000848:	4a12      	ldr	r2, [pc, #72]	@ (8000894 <ComputeDevicePresetMode+0x5c>)
 800084a:	f107 0308 	add.w	r3, r7, #8
 800084e:	6812      	ldr	r2, [r2, #0]
 8000850:	4611      	mov	r1, r2
 8000852:	8019      	strh	r1, [r3, #0]
 8000854:	3302      	adds	r3, #2
 8000856:	0c12      	lsrs	r2, r2, #16
 8000858:	701a      	strb	r2, [r3, #0]
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE,
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE,
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE};

	switch (DistanceMode) {
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d002      	beq.n	8000866 <ComputeDevicePresetMode+0x2e>
 8000860:	2b02      	cmp	r3, #2
 8000862:	d003      	beq.n	800086c <ComputeDevicePresetMode+0x34>
 8000864:	e005      	b.n	8000872 <ComputeDevicePresetMode+0x3a>
	case VL53LX_DISTANCEMODE_SHORT:
		DistIdx = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	73fb      	strb	r3, [r7, #15]
		break;
 800086a:	e004      	b.n	8000876 <ComputeDevicePresetMode+0x3e>
	case VL53LX_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800086c:	2301      	movs	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
		break;
 8000870:	e001      	b.n	8000876 <ComputeDevicePresetMode+0x3e>
	default:
		DistIdx = 2;
 8000872:	2302      	movs	r3, #2
 8000874:	73fb      	strb	r3, [r7, #15]
	}

	*pDevicePresetMode = RangingModes[DistIdx];
 8000876:	7bfb      	ldrb	r3, [r7, #15]
 8000878:	3310      	adds	r3, #16
 800087a:	443b      	add	r3, r7
 800087c:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	701a      	strb	r2, [r3, #0]

	return Status;
 8000884:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	08020f78 	.word	0x08020f78

08000898 <SetPresetModeL3CX>:

static VL53LX_Error SetPresetModeL3CX(VL53LX_DEV Dev,
		VL53LX_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8000898:	b5b0      	push	{r4, r5, r7, lr}
 800089a:	b08e      	sub	sp, #56	@ 0x38
 800089c:	af04      	add	r7, sp, #16
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	460b      	mov	r3, r1
 80008a2:	607a      	str	r2, [r7, #4]
 80008a4:	72fb      	strb	r3, [r7, #11]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80008a6:	2300      	movs	r3, #0
 80008a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint32_t phasecal_config_timeout_us = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	measurement_mode  = VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
 80008bc:	2320      	movs	r3, #32
 80008be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	Status = ComputeDevicePresetMode(DistanceMode,
 80008c2:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 80008c6:	7afb      	ldrb	r3, [r7, #11]
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ffb4 	bl	8000838 <ComputeDevicePresetMode>
 80008d0:	4603      	mov	r3, r0
 80008d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&device_preset_mode);

	if (Status == VL53LX_ERROR_NONE)
 80008d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d112      	bne.n	8000904 <SetPresetModeL3CX+0x6c>
		Status =  VL53LX_get_preset_mode_timing_cfg(Dev,
 80008de:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 80008e2:	f107 001c 	add.w	r0, r7, #28
 80008e6:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	9301      	str	r3, [sp, #4]
 80008f0:	f107 0318 	add.w	r3, r7, #24
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	4603      	mov	r3, r0
 80008f8:	68f8      	ldr	r0, [r7, #12]
 80008fa:	f001 ff5e 	bl	80027ba <VL53LX_get_preset_mode_timing_cfg>
 80008fe:	4603      	mov	r3, r0
 8000900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53LX_ERROR_NONE)
 8000904:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000908:	2b00      	cmp	r3, #0
 800090a:	d112      	bne.n	8000932 <SetPresetModeL3CX+0x9a>
		Status = VL53LX_set_preset_mode(
 800090c:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8000910:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 8000912:	69fd      	ldr	r5, [r7, #28]
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	9102      	str	r1, [sp, #8]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	462b      	mov	r3, r5
 8000922:	4622      	mov	r2, r4
 8000924:	4601      	mov	r1, r0
 8000926:	68f8      	ldr	r0, [r7, #12]
 8000928:	f001 ffa8 	bl	800287c <VL53LX_set_preset_mode>
 800092c:	4603      	mov	r3, r0
 800092e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE)
 8000932:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000936:	2b00      	cmp	r3, #0
 8000938:	d103      	bne.n	8000942 <SetPresetModeL3CX+0xaa>
		VL53LXDevDataSet(Dev, LLData.measurement_mode,
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000940:	76da      	strb	r2, [r3, #27]
				measurement_mode);

	LOG_FUNCTION_END(Status);
	return Status;
 8000942:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000946:	4618      	mov	r0, r3
 8000948:	3728      	adds	r7, #40	@ 0x28
 800094a:	46bd      	mov	sp, r7
 800094c:	bdb0      	pop	{r4, r5, r7, pc}

0800094e <IsL4>:

static int IsL4(VL53LX_DEV Dev)
{
 800094e:	b480      	push	{r7}
 8000950:	b085      	sub	sp, #20
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]
	int devL4 = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
	VL53LX_LLDriverData_t *pDev;
	pDev = VL53LXDevStructGetLLDriverHandle(Dev);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	3318      	adds	r3, #24
 800095e:	60bb      	str	r3, [r7, #8]

	if ((pDev->nvm_copy_data.identification__module_type == 0xAA) &&
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	f893 3393 	ldrb.w	r3, [r3, #915]	@ 0x393
 8000966:	2baa      	cmp	r3, #170	@ 0xaa
 8000968:	d106      	bne.n	8000978 <IsL4+0x2a>
		(pDev->nvm_copy_data.identification__model_id == 0xEB))
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	f893 3392 	ldrb.w	r3, [r3, #914]	@ 0x392
	if ((pDev->nvm_copy_data.identification__module_type == 0xAA) &&
 8000970:	2beb      	cmp	r3, #235	@ 0xeb
 8000972:	d101      	bne.n	8000978 <IsL4+0x2a>
		devL4 = 1;
 8000974:	2301      	movs	r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
	return devL4;
 8000978:	68fb      	ldr	r3, [r7, #12]
}
 800097a:	4618      	mov	r0, r3
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <VL53LX_SetDistanceMode>:
}


VL53LX_Error VL53LX_SetDistanceMode(VL53LX_DEV Dev,
		VL53LX_DistanceModes DistanceMode)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b088      	sub	sp, #32
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	460b      	mov	r3, r1
 8000990:	70fb      	strb	r3, [r7, #3]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000992:	2300      	movs	r3, #0
 8000994:	77fb      	strb	r3, [r7, #31]
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("%d", (int)DistanceMode);



	if ((DistanceMode != VL53LX_DISTANCEMODE_SHORT) &&
 80009a2:	78fb      	ldrb	r3, [r7, #3]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d008      	beq.n	80009ba <VL53LX_SetDistanceMode+0x34>
 80009a8:	78fb      	ldrb	r3, [r7, #3]
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d005      	beq.n	80009ba <VL53LX_SetDistanceMode+0x34>
		(DistanceMode != VL53LX_DISTANCEMODE_MEDIUM) &&
 80009ae:	78fb      	ldrb	r3, [r7, #3]
 80009b0:	2b03      	cmp	r3, #3
 80009b2:	d002      	beq.n	80009ba <VL53LX_SetDistanceMode+0x34>
		(DistanceMode != VL53LX_DISTANCEMODE_LONG))
		return VL53LX_ERROR_INVALID_PARAMS;
 80009b4:	f06f 0303 	mvn.w	r3, #3
 80009b8:	e049      	b.n	8000a4e <VL53LX_SetDistanceMode+0xc8>

	if (IsL4(Dev) && (DistanceMode == VL53LX_DISTANCEMODE_SHORT))
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff ffc7 	bl	800094e <IsL4>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d005      	beq.n	80009d2 <VL53LX_SetDistanceMode+0x4c>
 80009c6:	78fb      	ldrb	r3, [r7, #3]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d102      	bne.n	80009d2 <VL53LX_SetDistanceMode+0x4c>
		return VL53LX_ERROR_INVALID_PARAMS;
 80009cc:	f06f 0303 	mvn.w	r3, #3
 80009d0:	e03d      	b.n	8000a4e <VL53LX_SetDistanceMode+0xc8>

	inter_measurement_period_ms =  VL53LXDevDataGet(Dev,
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d6:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE)
 80009d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d10a      	bne.n	80009f6 <VL53LX_SetDistanceMode+0x70>
		Status = VL53LX_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	f107 0210 	add.w	r2, r7, #16
 80009e8:	f107 010c 	add.w	r1, r7, #12
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f001 fe21 	bl	8002634 <VL53LX_get_timeouts_us>
 80009f2:	4603      	mov	r3, r0
 80009f4:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53LX_ERROR_NONE)
 80009f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d107      	bne.n	8000a0e <VL53LX_SetDistanceMode+0x88>
		Status = SetPresetModeL3CX(Dev,
 80009fe:	78fb      	ldrb	r3, [r7, #3]
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	4619      	mov	r1, r3
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f7ff ff47 	bl	8000898 <SetPresetModeL3CX>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	77fb      	strb	r3, [r7, #31]
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE) {
 8000a0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d106      	bne.n	8000a24 <VL53LX_SetDistanceMode+0x9e>
		VL53LXDevDataSet(Dev, CurrentParameters.DistanceMode,
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	78fb      	ldrb	r3, [r7, #3]
 8000a20:	f882 34e0 	strb.w	r3, [r2, #1248]	@ 0x4e0
				DistanceMode);
	}

	if (Status == VL53LX_ERROR_NONE) {
 8000a24:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d10e      	bne.n	8000a4a <VL53LX_SetDistanceMode+0xc4>
		Status = VL53LX_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8000a2c:	68f9      	ldr	r1, [r7, #12]
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f001 fdc5 	bl	80025c2 <VL53LX_set_timeouts_us>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53LX_ERROR_NONE)
 8000a3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d102      	bne.n	8000a4a <VL53LX_SetDistanceMode+0xc4>
			VL53LXDevDataSet(Dev, LLData.range_config_timeout_us,
 8000a44:	697a      	ldr	r2, [r7, #20]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	629a      	str	r2, [r3, #40]	@ 0x28
				TimingBudget);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000a4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3720      	adds	r7, #32
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>:
}


VL53LX_Error VL53LX_SetMeasurementTimingBudgetMicroSeconds(VL53LX_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	60fb      	str	r3, [r7, #12]
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8000a74:	4b31      	ldr	r3, [pc, #196]	@ (8000b3c <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xe4>)
 8000a76:	623b      	str	r3, [r7, #32]

	LOG_FUNCTION_START("");


	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	4a31      	ldr	r2, [pc, #196]	@ (8000b40 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xe8>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d902      	bls.n	8000a86 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x2e>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8000a80:	23fc      	movs	r3, #252	@ 0xfc
 8000a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (Status == VL53LX_ERROR_NONE)
 8000a86:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d10b      	bne.n	8000aa6 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x4e>
		Status = VL53LX_get_timeouts_us(Dev,
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	f107 0210 	add.w	r2, r7, #16
 8000a96:	f107 010c 	add.w	r1, r7, #12
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f001 fdca 	bl	8002634 <VL53LX_get_timeouts_us>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	TimingGuard = 1700;
 8000aa6:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 8000aaa:	61fb      	str	r3, [r7, #28]
	divisor = 6;
 8000aac:	2306      	movs	r3, #6
 8000aae:	61bb      	str	r3, [r7, #24]

	if (IsL4(Dev))
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f7ff ff4c 	bl	800094e <IsL4>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x68>
		FDAMaxTimingBudgetUs = L4_FDA_MAX_TIMING_BUDGET_US;
 8000abc:	4b21      	ldr	r3, [pc, #132]	@ (8000b44 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xec>)
 8000abe:	623b      	str	r3, [r7, #32]

	if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8000ac0:	683a      	ldr	r2, [r7, #0]
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d803      	bhi.n	8000ad0 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x78>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8000ac8:	23fc      	movs	r3, #252	@ 0xfc
 8000aca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000ace:	e003      	b.n	8000ad8 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x80>
	else {
		TimingBudget = (MeasurementTimingBudgetMicroSeconds
				- TimingGuard);
 8000ad0:	683a      	ldr	r2, [r7, #0]
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	1ad3      	subs	r3, r2, r3
		TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8000ad6:	617b      	str	r3, [r7, #20]
	}

	if (Status == VL53LX_ERROR_NONE) {
 8000ad8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d11c      	bne.n	8000b1a <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xc2>
		if (TimingBudget > FDAMaxTimingBudgetUs)
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	6a3a      	ldr	r2, [r7, #32]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d203      	bcs.n	8000af0 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x98>
			Status = VL53LX_ERROR_INVALID_PARAMS;
 8000ae8:	23fc      	movs	r3, #252	@ 0xfc
 8000aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000aee:	e00d      	b.n	8000b0c <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xb4>
		else {
			TimingBudget /= divisor;
 8000af0:	697a      	ldr	r2, [r7, #20]
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af8:	617b      	str	r3, [r7, #20]
			Status = VL53LX_set_timeouts_us(
 8000afa:	68f9      	ldr	r1, [r7, #12]
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f001 fd5e 	bl	80025c2 <VL53LX_set_timeouts_us>
 8000b06:	4603      	mov	r3, r0
 8000b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				PhaseCalTimeoutUs,
				MmTimeoutUs,
				TimingBudget);
		}

		if (Status == VL53LX_ERROR_NONE)
 8000b0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d102      	bne.n	8000b1a <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xc2>
			VL53LXDevDataSet(Dev,
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	629a      	str	r2, [r3, #40]	@ 0x28
				LLData.range_config_timeout_us,
				TimingBudget);
	}

	if (Status == VL53LX_ERROR_NONE) {
 8000b1a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d106      	bne.n	8000b30 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xd8>
		VL53LXDevDataSet(Dev,
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000b28:	461a      	mov	r2, r3
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	f8c2 34e4 	str.w	r3, [r2, #1252]	@ 0x4e4
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000b30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3728      	adds	r7, #40	@ 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	00086470 	.word	0x00086470
 8000b40:	00989680 	.word	0x00989680
 8000b44:	00030d40 	.word	0x00030d40

08000b48 <VL53LX_StartMeasurement>:




VL53LX_Error VL53LX_StartMeasurement(VL53LX_DEV Dev)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	75fb      	strb	r3, [r7, #23]
	uint8_t DeviceMeasurementMode;
	uint8_t i;
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3318      	adds	r3, #24
 8000b58:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	VL53LX_load_patch(Dev);
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f001 f8fe 	bl	8001d5c <VL53LX_load_patch>
	for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8000b60:	2300      	movs	r3, #0
 8000b62:	75bb      	strb	r3, [r7, #22]
 8000b64:	e01a      	b.n	8000b9c <VL53LX_StartMeasurement+0x54>
		pdev->PreviousRangeMilliMeter[i] = 0;
 8000b66:	7db9      	ldrb	r1, [r7, #22]
 8000b68:	693a      	ldr	r2, [r7, #16]
 8000b6a:	f241 0348 	movw	r3, #4168	@ 0x1048
 8000b6e:	440b      	add	r3, r1
 8000b70:	2100      	movs	r1, #0
 8000b72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		pdev->PreviousRangeStatus[i] = 255;
 8000b76:	7dbb      	ldrb	r3, [r7, #22]
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	441a      	add	r2, r3
 8000b7c:	f242 0398 	movw	r3, #8344	@ 0x2098
 8000b80:	4413      	add	r3, r2
 8000b82:	22ff      	movs	r2, #255	@ 0xff
 8000b84:	701a      	strb	r2, [r3, #0]
		pdev->PreviousExtendedRange[i] = 0;
 8000b86:	7dbb      	ldrb	r3, [r7, #22]
 8000b88:	693a      	ldr	r2, [r7, #16]
 8000b8a:	441a      	add	r2, r3
 8000b8c:	f242 039c 	movw	r3, #8348	@ 0x209c
 8000b90:	4413      	add	r3, r2
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8000b96:	7dbb      	ldrb	r3, [r7, #22]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	75bb      	strb	r3, [r7, #22]
 8000b9c:	7dbb      	ldrb	r3, [r7, #22]
 8000b9e:	2b03      	cmp	r3, #3
 8000ba0:	d9e1      	bls.n	8000b66 <VL53LX_StartMeasurement+0x1e>
	}
	pdev->PreviousStreamCount = 0;
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	pdev->PreviousRangeActiveResults = 0;
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

	DeviceMeasurementMode = VL53LXDevDataGet(Dev, LLData.measurement_mode);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	7edb      	ldrb	r3, [r3, #27]
 8000bbe:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53LX_ERROR_NONE)
 8000bc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d107      	bne.n	8000bd8 <VL53LX_StartMeasurement+0x90>
		Status = VL53LX_init_and_start_range(
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]
 8000bca:	2206      	movs	r2, #6
 8000bcc:	4619      	mov	r1, r3
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f001 ff18 	bl	8002a04 <VL53LX_init_and_start_range>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53LX_DEVICECONFIGLEVEL_FULL);

	LOG_FUNCTION_END(Status);
	return Status;
 8000bd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <VL53LX_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53LX_Error VL53LX_ClearInterruptAndStartMeasurement(VL53LX_DEV Dev)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53LXDevDataGet(Dev, LLData.measurement_mode);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	7edb      	ldrb	r3, [r3, #27]
 8000bf4:	73bb      	strb	r3, [r7, #14]

	Status = VL53LX_clear_interrupt_and_enable_next_range(Dev,
 8000bf6:	7bbb      	ldrb	r3, [r7, #14]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f002 fe92 	bl	8003924 <VL53LX_clear_interrupt_and_enable_next_range>
 8000c00:	4603      	mov	r3, r0
 8000c02:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8000c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <VL53LX_GetMeasurementDataReady>:


VL53LX_Error VL53LX_GetMeasurementDataReady(VL53LX_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53LX_is_new_data_ready(Dev, pMeasurementDataReady);
 8000c1e:	6839      	ldr	r1, [r7, #0]
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f00e fdd7 	bl	800f7d4 <VL53LX_is_new_data_ready>
 8000c26:	4603      	mov	r3, r0
 8000c28:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8000c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
	...

08000c38 <ConvertStatusHisto>:
	LOG_FUNCTION_END(Status);
	return Status;
}

static uint8_t ConvertStatusHisto(uint8_t FilteredRangeStatus)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	3b05      	subs	r3, #5
 8000c46:	2b12      	cmp	r3, #18
 8000c48:	d840      	bhi.n	8000ccc <ConvertStatusHisto+0x94>
 8000c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c50 <ConvertStatusHisto+0x18>)
 8000c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c50:	08000c9d 	.word	0x08000c9d
 8000c54:	08000ca3 	.word	0x08000ca3
 8000c58:	08000caf 	.word	0x08000caf
 8000c5c:	08000ccd 	.word	0x08000ccd
 8000c60:	08000cc7 	.word	0x08000cc7
 8000c64:	08000ccd 	.word	0x08000ccd
 8000c68:	08000ccd 	.word	0x08000ccd
 8000c6c:	08000ccd 	.word	0x08000ccd
 8000c70:	08000ccd 	.word	0x08000ccd
 8000c74:	08000ccd 	.word	0x08000ccd
 8000c78:	08000ccd 	.word	0x08000ccd
 8000c7c:	08000ccd 	.word	0x08000ccd
 8000c80:	08000ccd 	.word	0x08000ccd
 8000c84:	08000ccd 	.word	0x08000ccd
 8000c88:	08000ca9 	.word	0x08000ca9
 8000c8c:	08000cbb 	.word	0x08000cbb
 8000c90:	08000ccd 	.word	0x08000ccd
 8000c94:	08000cc1 	.word	0x08000cc1
 8000c98:	08000cb5 	.word	0x08000cb5
	case VL53LX_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	73fb      	strb	r3, [r7, #15]
		break;
 8000ca0:	e016      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53LX_RANGESTATUS_SIGMA_FAIL;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	73fb      	strb	r3, [r7, #15]
		break;
 8000ca6:	e013      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus =
 8000ca8:	2306      	movs	r3, #6
 8000caa:	73fb      	strb	r3, [r7, #15]
			VL53LX_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
		break;
 8000cac:	e010      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53LX_RANGESTATUS_WRAP_TARGET_FAIL;
 8000cae:	2307      	movs	r3, #7
 8000cb0:	73fb      	strb	r3, [r7, #15]
		break;
 8000cb2:	e00d      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_PREV_RANGE_NO_TARGETS:
		RangeStatus = VL53LX_RANGESTATUS_TARGET_PRESENT_LACK_OF_SIGNAL;
 8000cb4:	230c      	movs	r3, #12
 8000cb6:	73fb      	strb	r3, [r7, #15]
		break;
 8000cb8:	e00a      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_EVENTCONSISTENCY:
		RangeStatus = VL53LX_RANGESTATUS_WRAP_TARGET_FAIL;
 8000cba:	2307      	movs	r3, #7
 8000cbc:	73fb      	strb	r3, [r7, #15]
		break;
 8000cbe:	e007      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE_MERGED_PULSE:
		RangeStatus = VL53LX_RANGESTATUS_RANGE_VALID_MERGED_PULSE;
 8000cc0:	230b      	movs	r3, #11
 8000cc2:	73fb      	strb	r3, [r7, #15]
		break;
 8000cc4:	e004      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53LX_RANGESTATUS_RANGE_VALID;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	73fb      	strb	r3, [r7, #15]
		break;
 8000cca:	e001      	b.n	8000cd0 <ConvertStatusHisto+0x98>
	default:
		RangeStatus = VL53LX_RANGESTATUS_NONE;
 8000ccc:	23ff      	movs	r3, #255	@ 0xff
 8000cce:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop

08000ce0 <SetTargetData>:

static VL53LX_Error SetTargetData(VL53LX_DEV Dev,
	uint8_t active_results, uint8_t streamcount, uint8_t iteration,
	uint8_t device_status, VL53LX_range_data_t *presults_data,
	VL53LX_TargetRangeData_t *pRangeData)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08e      	sub	sp, #56	@ 0x38
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	4608      	mov	r0, r1
 8000cea:	4611      	mov	r1, r2
 8000cec:	461a      	mov	r2, r3
 8000cee:	4603      	mov	r3, r0
 8000cf0:	70fb      	strb	r3, [r7, #3]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	70bb      	strb	r3, [r7, #2]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	707b      	strb	r3, [r7, #1]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	VL53LX_LLDriverData_t *pdev =
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3318      	adds	r3, #24
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_tuning_parm_storage_t *tp =
 8000d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d08:	33f8      	adds	r3, #248	@ 0xf8
 8000d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t FilteredRangeStatus;
	FixPoint1616_t AmbientRate;
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	int16_t Range, RangeDiff, RangeMillimeterInit;
	int32_t ExtendedRangeEnabled = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
	int16_t AddOffset;
	uint8_t histo_merge_nb;

	SUPPRESS_UNUSED_WARNING(Dev);

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8000d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d12:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8000d16:	f003 031f 	and.w	r3, r3, #31
 8000d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	SignalRate = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8000d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d20:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000d22:	025b      	lsls	r3, r3, #9
 8000d24:	623b      	str	r3, [r7, #32]
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 8000d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d28:	6a3a      	ldr	r2, [r7, #32]
 8000d2a:	605a      	str	r2, [r3, #4]

	AmbientRate = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8000d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d2e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000d30:	025b      	lsls	r3, r3, #9
 8000d32:	61fb      	str	r3, [r7, #28]
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 8000d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d36:	69fa      	ldr	r2, [r7, #28]
 8000d38:	609a      	str	r2, [r3, #8]

	TempFix1616 = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8000d3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d3c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8000d3e:	025b      	lsls	r3, r3, #9
 8000d40:	61bb      	str	r3, [r7, #24]
			presults_data->VL53LX_p_002);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8000d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d44:	69ba      	ldr	r2, [r7, #24]
 8000d46:	60da      	str	r2, [r3, #12]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8000d48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d4a:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 8000d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d50:	821a      	strh	r2, [r3, #16]
	pRangeData->RangeMaxMilliMeter = presults_data->max_range_mm;
 8000d52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d54:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 8000d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d5a:	801a      	strh	r2, [r3, #0]
	pRangeData->RangeMinMilliMeter = presults_data->min_range_mm;
 8000d5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d5e:	f9b3 2044 	ldrsh.w	r2, [r3, #68]	@ 0x44
 8000d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d64:	805a      	strh	r2, [r3, #2]


	switch (device_status) {
 8000d66:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000d6a:	2b11      	cmp	r3, #17
 8000d6c:	d009      	beq.n	8000d82 <SetTargetData+0xa2>
 8000d6e:	2b11      	cmp	r3, #17
 8000d70:	dc0f      	bgt.n	8000d92 <SetTargetData+0xb2>
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	dc02      	bgt.n	8000d7c <SetTargetData+0x9c>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	dc03      	bgt.n	8000d82 <SetTargetData+0xa2>
 8000d7a:	e00a      	b.n	8000d92 <SetTargetData+0xb2>
 8000d7c:	2b0d      	cmp	r3, #13
 8000d7e:	d004      	beq.n	8000d8a <SetTargetData+0xaa>
 8000d80:	e007      	b.n	8000d92 <SetTargetData+0xb2>
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_HARDWARE_FAIL;
 8000d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d84:	2205      	movs	r2, #5
 8000d86:	749a      	strb	r2, [r3, #18]
		break;
 8000d88:	e006      	b.n	8000d98 <SetTargetData+0xb8>
	case VL53LX_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_MIN_RANGE_FAIL;
 8000d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d8c:	220d      	movs	r2, #13
 8000d8e:	749a      	strb	r2, [r3, #18]
		break;
 8000d90:	e002      	b.n	8000d98 <SetTargetData+0xb8>
	default:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_RANGE_VALID;
 8000d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d94:	2200      	movs	r2, #0
 8000d96:	749a      	strb	r2, [r3, #18]
	}


	if ((pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID) &&
 8000d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d9a:	7c9b      	ldrb	r3, [r3, #18]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d117      	bne.n	8000dd0 <SetTargetData+0xf0>
 8000da0:	78fb      	ldrb	r3, [r7, #3]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d114      	bne.n	8000dd0 <SetTargetData+0xf0>
		(active_results == 0)) {
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_NONE;
 8000da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000da8:	22ff      	movs	r2, #255	@ 0xff
 8000daa:	749a      	strb	r2, [r3, #18]
		pRangeData->SignalRateRtnMegaCps = 0;
 8000dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dae:	2200      	movs	r2, #0
 8000db0:	605a      	str	r2, [r3, #4]
		pRangeData->SigmaMilliMeter = 0;
 8000db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
		pRangeData->RangeMilliMeter = 8191;
 8000db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dba:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000dbe:	821a      	strh	r2, [r3, #16]
		pRangeData->RangeMaxMilliMeter = 8191;
 8000dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc2:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000dc6:	801a      	strh	r2, [r3, #0]
		pRangeData->RangeMinMilliMeter = 8191;
 8000dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dca:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000dce:	805a      	strh	r2, [r3, #2]
	}


	if (pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID)
 8000dd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dd2:	7c9b      	ldrb	r3, [r3, #18]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d108      	bne.n	8000dea <SetTargetData+0x10a>
		pRangeData->RangeStatus =
			ConvertStatusHisto(FilteredRangeStatus);
 8000dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff2b 	bl	8000c38 <ConvertStatusHisto>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
		pRangeData->RangeStatus =
 8000de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000de8:	749a      	strb	r2, [r3, #18]



	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_UWR_ENABLE,
 8000dea:	f107 030c 	add.w	r3, r7, #12
 8000dee:	461a      	mov	r2, r3
 8000df0:	f248 0191 	movw	r1, #32913	@ 0x8091
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f003 fa8d 	bl	8004314 <VL53LX_get_tuning_parm>
			&ExtendedRangeEnabled);

	sequency = streamcount % 2;
 8000dfa:	78bb      	ldrb	r3, [r7, #2]
 8000dfc:	f003 0301 	and.w	r3, r3, #1
 8000e00:	75fb      	strb	r3, [r7, #23]
	uwr_status = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	RangeMillimeterInit = pRangeData->RangeMilliMeter;
 8000e08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e0a:	8a1b      	ldrh	r3, [r3, #16]
 8000e0c:	82bb      	strh	r3, [r7, #20]
	AddOffset = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	86bb      	strh	r3, [r7, #52]	@ 0x34

	pRangeData->ExtendedRange = 0;
 8000e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e14:	2200      	movs	r2, #0
 8000e16:	74da      	strb	r2, [r3, #19]


	Status = VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 8000e18:	f107 030b 	add.w	r3, r7, #11
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f009 f90a 	bl	800a038 <VL53LX_compute_histo_merge_nb>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if ((active_results != 1) ||
 8000e2a:	78fb      	ldrb	r3, [r7, #3]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d109      	bne.n	8000e44 <SetTargetData+0x164>
		(pdev->PreviousRangeActiveResults != 1)||(histo_merge_nb == 0))
 8000e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e32:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000e36:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
	if ((active_results != 1) ||
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d102      	bne.n	8000e44 <SetTargetData+0x164>
		(pdev->PreviousRangeActiveResults != 1)||(histo_merge_nb == 0))
 8000e3e:	7afb      	ldrb	r3, [r7, #11]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <SetTargetData+0x168>
		ExtendedRangeEnabled = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]

	if (ExtendedRangeEnabled &&
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	f000 81db 	beq.w	8001206 <SetTargetData+0x526>
		(pRangeData->RangeStatus ==
 8000e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e52:	7c9b      	ldrb	r3, [r3, #18]
	if (ExtendedRangeEnabled &&
 8000e54:	2b07      	cmp	r3, #7
 8000e56:	d004      	beq.n	8000e62 <SetTargetData+0x182>
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
			pRangeData->RangeStatus ==
 8000e58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e5a:	7c9b      	ldrb	r3, [r3, #18]
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	f040 81d2 	bne.w	8001206 <SetTargetData+0x526>
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL)
		&& (pdev->PreviousRangeStatus[iteration] ==
 8000e62:	787b      	ldrb	r3, [r7, #1]
 8000e64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e66:	441a      	add	r2, r3
 8000e68:	f242 0398 	movw	r3, #8344	@ 0x2098
 8000e6c:	4413      	add	r3, r2
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b07      	cmp	r3, #7
 8000e72:	d01c      	beq.n	8000eae <SetTargetData+0x1ce>
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
			pdev->PreviousRangeStatus[iteration] ==
 8000e74:	787b      	ldrb	r3, [r7, #1]
 8000e76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e78:	441a      	add	r2, r3
 8000e7a:	f242 0398 	movw	r3, #8344	@ 0x2098
 8000e7e:	4413      	add	r3, r2
 8000e80:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	d013      	beq.n	8000eae <SetTargetData+0x1ce>
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL ||
			(pdev->PreviousRangeStatus[iteration] ==
 8000e86:	787b      	ldrb	r3, [r7, #1]
 8000e88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e8a:	441a      	add	r2, r3
 8000e8c:	f242 0398 	movw	r3, #8344	@ 0x2098
 8000e90:	4413      	add	r3, r2
 8000e92:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL ||
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f040 81b6 	bne.w	8001206 <SetTargetData+0x526>
			VL53LX_RANGESTATUS_RANGE_VALID &&
			pdev->PreviousExtendedRange[iteration] == 1)))
 8000e9a:	787b      	ldrb	r3, [r7, #1]
 8000e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e9e:	441a      	add	r2, r3
 8000ea0:	f242 039c 	movw	r3, #8348	@ 0x209c
 8000ea4:	4413      	add	r3, r2
 8000ea6:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_RANGE_VALID &&
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	f040 81ac 	bne.w	8001206 <SetTargetData+0x526>
	{
		if (((pdev->PreviousStreamCount) ==
 8000eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eb0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000eb4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8000eb8:	461a      	mov	r2, r3
			(pdev->hist_data.result__stream_count - 1 ))
 8000eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ebc:	f893 343f 	ldrb.w	r3, [r3, #1087]	@ 0x43f
 8000ec0:	3b01      	subs	r3, #1
		if (((pdev->PreviousStreamCount) ==
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d00c      	beq.n	8000ee0 <SetTargetData+0x200>
		|| ((pdev->PreviousStreamCount) ==
 8000ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ec8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000ecc:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8000ed0:	461a      	mov	r2, r3
			(pdev->hist_data.result__stream_count + 127)))
 8000ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ed4:	f893 343f 	ldrb.w	r3, [r3, #1087]	@ 0x43f
 8000ed8:	337f      	adds	r3, #127	@ 0x7f
		|| ((pdev->PreviousStreamCount) ==
 8000eda:	429a      	cmp	r2, r3
 8000edc:	f040 816b 	bne.w	80011b6 <SetTargetData+0x4d6>
		{
		RangeDiff = pRangeData->RangeMilliMeter -
 8000ee0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000ee6:	b29a      	uxth	r2, r3
			pdev->PreviousRangeMilliMeter[iteration];
 8000ee8:	7878      	ldrb	r0, [r7, #1]
 8000eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000eec:	f241 0348 	movw	r3, #4168	@ 0x1048
 8000ef0:	4403      	add	r3, r0
 8000ef2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000ef6:	b29b      	uxth	r3, r3
		RangeDiff = pRangeData->RangeMilliMeter -
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	827b      	strh	r3, [r7, #18]

		uwr_status = 1;
 8000efe:	2301      	movs	r3, #1
 8000f00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		switch (pdev->preset_mode) {
 8000f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f06:	785b      	ldrb	r3, [r3, #1]
 8000f08:	2b21      	cmp	r3, #33	@ 0x21
 8000f0a:	d008      	beq.n	8000f1e <SetTargetData+0x23e>
 8000f0c:	2b21      	cmp	r3, #33	@ 0x21
 8000f0e:	f300 814e 	bgt.w	80011ae <SetTargetData+0x4ce>
 8000f12:	2b1b      	cmp	r3, #27
 8000f14:	f000 80d7 	beq.w	80010c6 <SetTargetData+0x3e6>
 8000f18:	2b1e      	cmp	r3, #30
 8000f1a:	d004      	beq.n	8000f26 <SetTargetData+0x246>
 8000f1c:	e147      	b.n	80011ae <SetTargetData+0x4ce>
			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:

				uwr_status = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 8000f24:	e147      	b.n	80011b6 <SetTargetData+0x4d6>

			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
				if (RangeDiff > tp->tp_uwr_med_z_1_min &&
 8000f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f28:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	@ 0x8e
 8000f2c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dd0e      	ble.n	8000f52 <SetTargetData+0x272>
					RangeDiff < tp->tp_uwr_med_z_1_max &&
 8000f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f36:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	@ 0x90
				if (RangeDiff > tp->tp_uwr_med_z_1_min &&
 8000f3a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	da07      	bge.n	8000f52 <SetTargetData+0x272>
					RangeDiff < tp->tp_uwr_med_z_1_max &&
 8000f42:	7dfb      	ldrb	r3, [r7, #23]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d104      	bne.n	8000f52 <SetTargetData+0x272>
					sequency == 1) {
					AddOffset =
 8000f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f4a:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8000f4e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000f50:	e0b8      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_1_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_1_min &&
 8000f52:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f58:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	@ 0x8e
 8000f5c:	425b      	negs	r3, r3
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	da0f      	bge.n	8000f82 <SetTargetData+0x2a2>
					RangeDiff > -tp->tp_uwr_med_z_1_max &&
 8000f62:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f68:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	@ 0x90
 8000f6c:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_1_min &&
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	dd07      	ble.n	8000f82 <SetTargetData+0x2a2>
					RangeDiff > -tp->tp_uwr_med_z_1_max &&
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d104      	bne.n	8000f82 <SetTargetData+0x2a2>
					sequency == 0) {
					AddOffset =
 8000f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f7a:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 8000f7e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000f80:	e0a0      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_1_rangea;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_2_min &&
 8000f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f84:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	@ 0x92
 8000f88:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	dd0e      	ble.n	8000fae <SetTargetData+0x2ce>
					RangeDiff < tp->tp_uwr_med_z_2_max &&
 8000f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f92:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	@ 0x94
				if (RangeDiff > tp->tp_uwr_med_z_2_min &&
 8000f96:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	da07      	bge.n	8000fae <SetTargetData+0x2ce>
					RangeDiff < tp->tp_uwr_med_z_2_max &&
 8000f9e:	7dfb      	ldrb	r3, [r7, #23]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d104      	bne.n	8000fae <SetTargetData+0x2ce>
					sequency == 0) {
					AddOffset =
 8000fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa6:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 8000faa:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000fac:	e08a      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_2_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_2_min &&
 8000fae:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fb4:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	@ 0x92
 8000fb8:	425b      	negs	r3, r3
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	da0f      	bge.n	8000fde <SetTargetData+0x2fe>
					RangeDiff > -tp->tp_uwr_med_z_2_max &&
 8000fbe:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fc4:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	@ 0x94
 8000fc8:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_2_min &&
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	dd07      	ble.n	8000fde <SetTargetData+0x2fe>
					RangeDiff > -tp->tp_uwr_med_z_2_max &&
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d104      	bne.n	8000fde <SetTargetData+0x2fe>
					sequency == 1) {
					AddOffset =
 8000fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8000fda:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000fdc:	e072      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_2_rangeb;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_3_min &&
 8000fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe0:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	@ 0x96
 8000fe4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dd0e      	ble.n	800100a <SetTargetData+0x32a>
					RangeDiff < tp->tp_uwr_med_z_3_max &&
 8000fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fee:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	@ 0x98
				if (RangeDiff > tp->tp_uwr_med_z_3_min &&
 8000ff2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	da07      	bge.n	800100a <SetTargetData+0x32a>
					RangeDiff < tp->tp_uwr_med_z_3_max &&
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d104      	bne.n	800100a <SetTargetData+0x32a>
					sequency == 1) {
					AddOffset =
 8001000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001002:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8001006:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001008:	e05c      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_3_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_3_min &&
 800100a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800100e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001010:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	@ 0x96
 8001014:	425b      	negs	r3, r3
 8001016:	429a      	cmp	r2, r3
 8001018:	da0f      	bge.n	800103a <SetTargetData+0x35a>
					RangeDiff > -tp->tp_uwr_med_z_3_max &&
 800101a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800101e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001020:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	@ 0x98
 8001024:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_3_min &&
 8001026:	429a      	cmp	r2, r3
 8001028:	dd07      	ble.n	800103a <SetTargetData+0x35a>
					RangeDiff > -tp->tp_uwr_med_z_3_max &&
 800102a:	7dfb      	ldrb	r3, [r7, #23]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d104      	bne.n	800103a <SetTargetData+0x35a>
					sequency == 0) {
					AddOffset =
 8001030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001032:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	@ 0xaa
 8001036:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001038:	e044      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_3_rangea;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_4_min &&
 800103a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800103c:	f9b3 309a 	ldrsh.w	r3, [r3, #154]	@ 0x9a
 8001040:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001044:	429a      	cmp	r2, r3
 8001046:	dd0e      	ble.n	8001066 <SetTargetData+0x386>
					RangeDiff < tp->tp_uwr_med_z_4_max &&
 8001048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800104a:	f9b3 309c 	ldrsh.w	r3, [r3, #156]	@ 0x9c
				if (RangeDiff > tp->tp_uwr_med_z_4_min &&
 800104e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001052:	429a      	cmp	r2, r3
 8001054:	da07      	bge.n	8001066 <SetTargetData+0x386>
					RangeDiff < tp->tp_uwr_med_z_4_max &&
 8001056:	7dfb      	ldrb	r3, [r7, #23]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d104      	bne.n	8001066 <SetTargetData+0x386>
					sequency == 0) {
					AddOffset =
 800105c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105e:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 8001062:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001064:	e02e      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_4_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_4_min &&
 8001066:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800106a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800106c:	f9b3 309a 	ldrsh.w	r3, [r3, #154]	@ 0x9a
 8001070:	425b      	negs	r3, r3
 8001072:	429a      	cmp	r2, r3
 8001074:	da0f      	bge.n	8001096 <SetTargetData+0x3b6>
					RangeDiff > -tp->tp_uwr_med_z_4_max &&
 8001076:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800107a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800107c:	f9b3 309c 	ldrsh.w	r3, [r3, #156]	@ 0x9c
 8001080:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_4_min &&
 8001082:	429a      	cmp	r2, r3
 8001084:	dd07      	ble.n	8001096 <SetTargetData+0x3b6>
					RangeDiff > -tp->tp_uwr_med_z_4_max &&
 8001086:	7dfb      	ldrb	r3, [r7, #23]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d104      	bne.n	8001096 <SetTargetData+0x3b6>
					sequency == 1) {
					AddOffset =
 800108c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800108e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8001092:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001094:	e016      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_4_rangeb;
				}
				else
				if (RangeDiff < tp->tp_uwr_med_z_5_max &&
 8001096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001098:	f9b3 30a0 	ldrsh.w	r3, [r3, #160]	@ 0xa0
 800109c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	da0b      	bge.n	80010bc <SetTargetData+0x3dc>
					RangeDiff > tp->tp_uwr_med_z_5_min) {
 80010a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010a6:	f9b3 309e 	ldrsh.w	r3, [r3, #158]	@ 0x9e
				if (RangeDiff < tp->tp_uwr_med_z_5_max &&
 80010aa:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	dd04      	ble.n	80010bc <SetTargetData+0x3dc>
					AddOffset =
 80010b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b4:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 80010b8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80010ba:	e003      	b.n	80010c4 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_5_rangea;
				} else
					uwr_status = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 80010c2:	e078      	b.n	80011b6 <SetTargetData+0x4d6>
 80010c4:	e077      	b.n	80011b6 <SetTargetData+0x4d6>

			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
				if (RangeDiff > tp->tp_uwr_lng_z_1_min &&
 80010c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c8:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80010cc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	dd0e      	ble.n	80010f2 <SetTargetData+0x412>
					RangeDiff < tp->tp_uwr_lng_z_1_max &&
 80010d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010d6:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
				if (RangeDiff > tp->tp_uwr_lng_z_1_min &&
 80010da:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010de:	429a      	cmp	r2, r3
 80010e0:	da07      	bge.n	80010f2 <SetTargetData+0x412>
					RangeDiff < tp->tp_uwr_lng_z_1_max &&
 80010e2:	7dfb      	ldrb	r3, [r7, #23]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d104      	bne.n	80010f2 <SetTargetData+0x412>
					sequency == 0) {
					AddOffset =
 80010e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ea:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 80010ee:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80010f0:	e05c      	b.n	80011ac <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_1_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_lng_z_1_min &&
 80010f2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f8:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80010fc:	425b      	negs	r3, r3
 80010fe:	429a      	cmp	r2, r3
 8001100:	da0f      	bge.n	8001122 <SetTargetData+0x442>
					RangeDiff > -tp->tp_uwr_lng_z_1_max &&
 8001102:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001108:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 800110c:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_lng_z_1_min &&
 800110e:	429a      	cmp	r2, r3
 8001110:	dd07      	ble.n	8001122 <SetTargetData+0x442>
					RangeDiff > -tp->tp_uwr_lng_z_1_max &&
 8001112:	7dfb      	ldrb	r3, [r7, #23]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d104      	bne.n	8001122 <SetTargetData+0x442>
					sequency == 1) {
					AddOffset =
 8001118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800111a:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 800111e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001120:	e044      	b.n	80011ac <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_1_rangeb;
				}
				else
				if (RangeDiff > tp->tp_uwr_lng_z_2_min &&
 8001122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001124:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 8001128:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800112c:	429a      	cmp	r2, r3
 800112e:	dd0e      	ble.n	800114e <SetTargetData+0x46e>
					RangeDiff < tp->tp_uwr_lng_z_2_max &&
 8001130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001132:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	@ 0xbc
				if (RangeDiff > tp->tp_uwr_lng_z_2_min &&
 8001136:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800113a:	429a      	cmp	r2, r3
 800113c:	da07      	bge.n	800114e <SetTargetData+0x46e>
					RangeDiff < tp->tp_uwr_lng_z_2_max &&
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d104      	bne.n	800114e <SetTargetData+0x46e>
					sequency == 1) {
					AddOffset =
 8001144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001146:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800114a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800114c:	e02e      	b.n	80011ac <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_2_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_lng_z_2_min &&
 800114e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001154:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 8001158:	425b      	negs	r3, r3
 800115a:	429a      	cmp	r2, r3
 800115c:	da0f      	bge.n	800117e <SetTargetData+0x49e>
					RangeDiff > -tp->tp_uwr_lng_z_2_max &&
 800115e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001164:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	@ 0xbc
 8001168:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_lng_z_2_min &&
 800116a:	429a      	cmp	r2, r3
 800116c:	dd07      	ble.n	800117e <SetTargetData+0x49e>
					RangeDiff > -tp->tp_uwr_lng_z_2_max &&
 800116e:	7dfb      	ldrb	r3, [r7, #23]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d104      	bne.n	800117e <SetTargetData+0x49e>
					sequency == 0) {
					AddOffset =
 8001174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001176:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 800117a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800117c:	e016      	b.n	80011ac <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_2_rangea;
				}
				else
				if (RangeDiff < tp->tp_uwr_lng_z_3_max &&
 800117e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001180:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 8001184:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001188:	429a      	cmp	r2, r3
 800118a:	da0b      	bge.n	80011a4 <SetTargetData+0x4c4>
					RangeDiff > tp->tp_uwr_lng_z_3_min) {
 800118c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800118e:	f9b3 30be 	ldrsh.w	r3, [r3, #190]	@ 0xbe
				if (RangeDiff < tp->tp_uwr_lng_z_3_max &&
 8001192:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001196:	429a      	cmp	r2, r3
 8001198:	dd04      	ble.n	80011a4 <SetTargetData+0x4c4>
					AddOffset =
 800119a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800119c:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 80011a0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80011a2:	e003      	b.n	80011ac <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_3_rangea;
				}
				else
					uwr_status = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 80011aa:	e004      	b.n	80011b6 <SetTargetData+0x4d6>
 80011ac:	e003      	b.n	80011b6 <SetTargetData+0x4d6>

			default:
				uwr_status = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 80011b4:	bf00      	nop
			}
		}

		if (uwr_status) {
 80011b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d023      	beq.n	8001206 <SetTargetData+0x526>
			pRangeData->RangeMilliMeter += AddOffset;
 80011be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011c0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011c8:	4413      	add	r3, r2
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	b21a      	sxth	r2, r3
 80011ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011d0:	821a      	strh	r2, [r3, #16]
			pRangeData->RangeMinMilliMeter += AddOffset;
 80011d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011d8:	b29a      	uxth	r2, r3
 80011da:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011dc:	4413      	add	r3, r2
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011e4:	805a      	strh	r2, [r3, #2]
			pRangeData->RangeMaxMilliMeter += AddOffset;
 80011e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011f0:	4413      	add	r3, r2
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011f8:	801a      	strh	r2, [r3, #0]
			pRangeData->ExtendedRange = 1;
 80011fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011fc:	2201      	movs	r2, #1
 80011fe:	74da      	strb	r2, [r3, #19]
			pRangeData->RangeStatus = 0;
 8001200:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001202:	2200      	movs	r2, #0
 8001204:	749a      	strb	r2, [r3, #18]
		}

	}

	pdev->PreviousRangeMilliMeter[iteration] = RangeMillimeterInit;
 8001206:	7879      	ldrb	r1, [r7, #1]
 8001208:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800120a:	f241 0348 	movw	r3, #4168	@ 0x1048
 800120e:	440b      	add	r3, r1
 8001210:	8ab9      	ldrh	r1, [r7, #20]
 8001212:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	pdev->PreviousRangeStatus[iteration] = pRangeData->RangeStatus;
 8001216:	787b      	ldrb	r3, [r7, #1]
 8001218:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800121a:	7c91      	ldrb	r1, [r2, #18]
 800121c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800121e:	441a      	add	r2, r3
 8001220:	f242 0398 	movw	r3, #8344	@ 0x2098
 8001224:	4413      	add	r3, r2
 8001226:	460a      	mov	r2, r1
 8001228:	701a      	strb	r2, [r3, #0]
	pdev->PreviousExtendedRange[iteration] = pRangeData->ExtendedRange;
 800122a:	787b      	ldrb	r3, [r7, #1]
 800122c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800122e:	7cd1      	ldrb	r1, [r2, #19]
 8001230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001232:	441a      	add	r2, r3
 8001234:	f242 039c 	movw	r3, #8348	@ 0x209c
 8001238:	4413      	add	r3, r2
 800123a:	460a      	mov	r2, r1
 800123c:	701a      	strb	r2, [r3, #0]
	pdev->PreviousRangeActiveResults = active_results;
 800123e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001240:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001244:	461a      	mov	r2, r3
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	f882 30a0 	strb.w	r3, [r2, #160]	@ 0xa0

	Range = pRangeData->RangeMilliMeter;
 800124c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800124e:	8a1b      	ldrh	r3, [r3, #16]
 8001250:	823b      	strh	r3, [r7, #16]
	if ((pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID) &&
 8001252:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001254:	7c9b      	ldrb	r3, [r3, #18]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d110      	bne.n	800127c <SetTargetData+0x59c>
 800125a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800125e:	2b00      	cmp	r3, #0
 8001260:	da0c      	bge.n	800127c <SetTargetData+0x59c>
		(Range < 0)) {
		if (Range < BDTable[VL53LX_TUNING_PROXY_MIN])
 8001262:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001266:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <SetTargetData+0x5a8>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	429a      	cmp	r2, r3
 800126c:	da03      	bge.n	8001276 <SetTargetData+0x596>
			pRangeData->RangeStatus =
 800126e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001270:	220e      	movs	r2, #14
 8001272:	749a      	strb	r2, [r3, #18]
 8001274:	e002      	b.n	800127c <SetTargetData+0x59c>
					 VL53LX_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 8001276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001278:	2200      	movs	r2, #0
 800127a:	821a      	strh	r2, [r3, #16]
	}

	return Status;
 800127c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
}
 8001280:	4618      	mov	r0, r3
 8001282:	3738      	adds	r7, #56	@ 0x38
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	24000000 	.word	0x24000000

0800128c <SetMeasurementData>:


static VL53LX_Error SetMeasurementData(VL53LX_DEV Dev,
	VL53LX_range_results_t *presults,
	VL53LX_MultiRangingData_t *pMultiRangingData)
{
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b08f      	sub	sp, #60	@ 0x3c
 8001290:	af04      	add	r7, sp, #16
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	3318      	adds	r3, #24
 800129c:	623b      	str	r3, [r7, #32]
	uint8_t i;
	uint8_t iteration;
	VL53LX_TargetRangeData_t *pRangeData;
	VL53LX_range_data_t *presults_data;
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 800129e:	2300      	movs	r3, #0
 80012a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t ActiveResults;

	pMultiRangingData->NumberOfObjectsFound = presults->active_results;
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	7c9a      	ldrb	r2, [r3, #18]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	715a      	strb	r2, [r3, #5]
	pMultiRangingData->HasXtalkValueChanged =
			presults->smudge_corrector_data.new_xtalk_applied_flag;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
	pMultiRangingData->HasXtalkValueChanged =
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58


	pMultiRangingData->TimeStamp = 0;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]

	pMultiRangingData->StreamCount = presults->stream_count;
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	78da      	ldrb	r2, [r3, #3]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	711a      	strb	r2, [r3, #4]

	ActiveResults = presults->active_results;
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	7c9b      	ldrb	r3, [r3, #18]
 80012ca:	77fb      	strb	r3, [r7, #31]
	if (ActiveResults < 1)
 80012cc:	7ffb      	ldrb	r3, [r7, #31]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d103      	bne.n	80012da <SetMeasurementData+0x4e>

		iteration = 1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80012d8:	e002      	b.n	80012e0 <SetMeasurementData+0x54>
	else
		iteration = ActiveResults;
 80012da:	7ffb      	ldrb	r3, [r7, #31]
 80012dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	for (i = 0; i < iteration; i++) {
 80012e0:	2300      	movs	r3, #0
 80012e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80012e6:	e035      	b.n	8001354 <SetMeasurementData+0xc8>
		pRangeData = &(pMultiRangingData->RangeData[i]);
 80012e8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	3308      	adds	r3, #8
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]

		presults_data = &(presults->VL53LX_p_003[i]);
 80012fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001300:	224c      	movs	r2, #76	@ 0x4c
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	3310      	adds	r3, #16
 8001308:	68ba      	ldr	r2, [r7, #8]
 800130a:	4413      	add	r3, r2
 800130c:	3304      	adds	r3, #4
 800130e:	617b      	str	r3, [r7, #20]
		if (Status == VL53LX_ERROR_NONE)
 8001310:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8001314:	2b00      	cmp	r3, #0
 8001316:	d113      	bne.n	8001340 <SetMeasurementData+0xb4>
			Status = SetTargetData(Dev, ActiveResults,
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	7918      	ldrb	r0, [r3, #4]
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	7c1b      	ldrb	r3, [r3, #16]
 8001320:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8001324:	7ff9      	ldrb	r1, [r7, #31]
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	9202      	str	r2, [sp, #8]
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	9201      	str	r2, [sp, #4]
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	4623      	mov	r3, r4
 8001332:	4602      	mov	r2, r0
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f7ff fcd3 	bl	8000ce0 <SetTargetData>
 800133a:	4603      	mov	r3, r0
 800133c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
					presults->device_status,
					presults_data,
					pRangeData);

		pMultiRangingData->EffectiveSpadRtnCount =
				presults_data->VL53LX_p_004;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	8ada      	ldrh	r2, [r3, #22]
		pMultiRangingData->EffectiveSpadRtnCount =
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
	for (i = 0; i < iteration; i++) {
 800134a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800134e:	3301      	adds	r3, #1
 8001350:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001354:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001358:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800135c:	429a      	cmp	r2, r3
 800135e:	d3c3      	bcc.n	80012e8 <SetMeasurementData+0x5c>

	}
	pdev->PreviousStreamCount = pdev->hist_data.result__stream_count;
 8001360:	6a3b      	ldr	r3, [r7, #32]
 8001362:	f893 243f 	ldrb.w	r2, [r3, #1087]	@ 0x43f
 8001366:	6a3b      	ldr	r3, [r7, #32]
 8001368:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800136c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	for (i = iteration; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8001370:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001374:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001378:	e01f      	b.n	80013ba <SetMeasurementData+0x12e>
		pdev->PreviousRangeMilliMeter[i] = 0;
 800137a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800137e:	6a3a      	ldr	r2, [r7, #32]
 8001380:	f241 0348 	movw	r3, #4168	@ 0x1048
 8001384:	440b      	add	r3, r1
 8001386:	2100      	movs	r1, #0
 8001388:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		pdev->PreviousRangeStatus[i] = 255;
 800138c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001390:	6a3a      	ldr	r2, [r7, #32]
 8001392:	441a      	add	r2, r3
 8001394:	f242 0398 	movw	r3, #8344	@ 0x2098
 8001398:	4413      	add	r3, r2
 800139a:	22ff      	movs	r2, #255	@ 0xff
 800139c:	701a      	strb	r2, [r3, #0]
		pdev->PreviousExtendedRange[i] = 0;
 800139e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013a2:	6a3a      	ldr	r2, [r7, #32]
 80013a4:	441a      	add	r2, r3
 80013a6:	f242 039c 	movw	r3, #8348	@ 0x209c
 80013aa:	4413      	add	r3, r2
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
	for (i = iteration; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 80013b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013b4:	3301      	adds	r3, #1
 80013b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d9db      	bls.n	800137a <SetMeasurementData+0xee>
	}

	return Status;
 80013c2:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	372c      	adds	r7, #44	@ 0x2c
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}

080013ce <VL53LX_GetMultiRangingData>:


VL53LX_Error VL53LX_GetMultiRangingData(VL53LX_DEV Dev,
		VL53LX_MultiRangingData_t *pMultiRangingData)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b086      	sub	sp, #24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80013d8:	2300      	movs	r3, #0
 80013da:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev =
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3318      	adds	r3, #24
 80013e0:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_range_results_t *presults =
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 80013e8:	60fb      	str	r3, [r7, #12]
			(VL53LX_range_results_t *) pdev->wArea1;

	LOG_FUNCTION_START("");


	memset(pMultiRangingData, 0xFF,
 80013ea:	225c      	movs	r2, #92	@ 0x5c
 80013ec:	21ff      	movs	r1, #255	@ 0xff
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f01d fe8e 	bl	801f110 <memset>
		sizeof(VL53LX_MultiRangingData_t));


	Status = VL53LX_get_device_results(
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	2102      	movs	r1, #2
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f001 fe90 	bl	800311e <VL53LX_get_device_results>
 80013fe:	4603      	mov	r3, r0
 8001400:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_DEVICERESULTSLEVEL_FULL,
				presults);

	Status = SetMeasurementData(Dev,
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	68f9      	ldr	r1, [r7, #12]
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff ff40 	bl	800128c <SetMeasurementData>
 800140c:	4603      	mov	r3, r0
 800140e:	75fb      	strb	r3, [r7, #23]
					presults,
					pMultiRangingData);

	LOG_FUNCTION_END(Status);
	return Status;
 8001410:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <VL53LX_PerformRefSpadManagement>:
	return Status;
}


VL53LX_Error VL53LX_PerformRefSpadManagement(VL53LX_DEV Dev)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b090      	sub	sp, #64	@ 0x40
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53LX_Error RawStatus;
	uint8_t dcrbuffer[24];
	uint8_t *commbuf;
	uint8_t numloc[2] = {5, 3};
 800142a:	f240 3305 	movw	r3, #773	@ 0x305
 800142e:	81bb      	strh	r3, [r7, #12]
	VL53LX_customer_nvm_managed_t *pc;
	VL53LX_DistanceModes DistanceMode;

	LOG_FUNCTION_START("");

	pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3318      	adds	r3, #24
 8001434:	63bb      	str	r3, [r7, #56]	@ 0x38
	pc = &pdev->customer;
 8001436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001438:	3348      	adds	r3, #72	@ 0x48
 800143a:	637b      	str	r3, [r7, #52]	@ 0x34

	DistanceMode = VL53LXDevDataGet(Dev,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001442:	f893 34e0 	ldrb.w	r3, [r3, #1248]	@ 0x4e0
 8001446:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			CurrentParameters.DistanceMode);

	if (Status == VL53LX_ERROR_NONE)
 800144a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800144e:	2b00      	cmp	r3, #0
 8001450:	d108      	bne.n	8001464 <VL53LX_PerformRefSpadManagement+0x48>
		Status = VL53LX_run_ref_spad_char(Dev, &RawStatus);
 8001452:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8001456:	4619      	mov	r1, r3
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f8db 	bl	8001614 <VL53LX_run_ref_spad_char>
 800145e:	4603      	mov	r3, r0
 8001460:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status == VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_HIGH) {
 8001464:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001468:	f113 0f1d 	cmn.w	r3, #29
 800146c:	d14e      	bne.n	800150c <VL53LX_PerformRefSpadManagement+0xf0>

		Status = VL53LX_read_nvm_raw_data(Dev,
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2206      	movs	r2, #6
 8001474:	2128      	movs	r1, #40	@ 0x28
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f00c fc47 	bl	800dd0a <VL53LX_read_nvm_raw_data>
 800147c:	4603      	mov	r3, r0
 800147e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				(uint8_t)(0xA0 >> 2),
				(uint8_t)(24 >> 2),
				dcrbuffer);

		if (Status == VL53LX_ERROR_NONE)
 8001482:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001486:	2b00      	cmp	r3, #0
 8001488:	d109      	bne.n	800149e <VL53LX_PerformRefSpadManagement+0x82>
			Status = VL53LX_WriteMulti(Dev,
 800148a:	f107 020c 	add.w	r2, r7, #12
 800148e:	2302      	movs	r3, #2
 8001490:	2114      	movs	r1, #20
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f00e fd8a 	bl	800ffac <VL53LX_WriteMulti>
 8001498:	4603      	mov	r3, r0
 800149a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53LX_REF_SPAD_MAN__NUM_REQUESTED_REF_SPADS,
				numloc, 2);

		if (Status == VL53LX_ERROR_NONE) {
 800149e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d105      	bne.n	80014b2 <VL53LX_PerformRefSpadManagement+0x96>
			pc->ref_spad_man__num_requested_ref_spads = numloc[0];
 80014a6:	7b3a      	ldrb	r2, [r7, #12]
 80014a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014aa:	71da      	strb	r2, [r3, #7]
			pc->ref_spad_man__ref_location = numloc[1];
 80014ac:	7b7a      	ldrb	r2, [r7, #13]
 80014ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b0:	721a      	strb	r2, [r3, #8]
		}

		commbuf = &dcrbuffer[16];
 80014b2:	f107 0310 	add.w	r3, r7, #16
 80014b6:	3310      	adds	r3, #16
 80014b8:	62fb      	str	r3, [r7, #44]	@ 0x2c



		if (Status == VL53LX_ERROR_NONE)
 80014ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d108      	bne.n	80014d4 <VL53LX_PerformRefSpadManagement+0xb8>
			Status = VL53LX_WriteMulti(Dev,
 80014c2:	2306      	movs	r3, #6
 80014c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014c6:	210d      	movs	r1, #13
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f00e fd6f 	bl	800ffac <VL53LX_WriteMulti>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
				commbuf, 6);

		if (Status == VL53LX_ERROR_NONE) {
 80014d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d117      	bne.n	800150c <VL53LX_PerformRefSpadManagement+0xf0>
			pc->global_config__spad_enables_ref_0 = commbuf[0];
 80014dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014e2:	701a      	strb	r2, [r3, #0]
			pc->global_config__spad_enables_ref_1 = commbuf[1];
 80014e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e6:	785a      	ldrb	r2, [r3, #1]
 80014e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014ea:	705a      	strb	r2, [r3, #1]
			pc->global_config__spad_enables_ref_2 = commbuf[2];
 80014ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ee:	789a      	ldrb	r2, [r3, #2]
 80014f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014f2:	709a      	strb	r2, [r3, #2]
			pc->global_config__spad_enables_ref_3 = commbuf[3];
 80014f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f6:	78da      	ldrb	r2, [r3, #3]
 80014f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014fa:	70da      	strb	r2, [r3, #3]
			pc->global_config__spad_enables_ref_4 = commbuf[4];
 80014fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014fe:	791a      	ldrb	r2, [r3, #4]
 8001500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001502:	711a      	strb	r2, [r3, #4]
			pc->global_config__spad_enables_ref_5 = commbuf[5];
 8001504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001506:	795a      	ldrb	r2, [r3, #5]
 8001508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800150a:	715a      	strb	r2, [r3, #5]
		}

	}


	VL53LX_SetDistanceMode(Dev, DistanceMode);
 800150c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001510:	4619      	mov	r1, r3
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff fa37 	bl	8000986 <VL53LX_SetDistanceMode>

	LOG_FUNCTION_END(Status);
	return Status;
 8001518:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800151c:	4618      	mov	r0, r3
 800151e:	3740      	adds	r7, #64	@ 0x40
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <VL53LX_SmudgeCorrectionEnable>:


VL53LX_Error VL53LX_SmudgeCorrectionEnable(VL53LX_DEV Dev,
		VL53LX_SmudgeCorrectionModes Mode)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	70fb      	strb	r3, [r7, #3]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8001530:	2300      	movs	r3, #0
 8001532:	73fb      	strb	r3, [r7, #15]
	VL53LX_Error s1 = VL53LX_ERROR_NONE;
 8001534:	2300      	movs	r3, #0
 8001536:	73bb      	strb	r3, [r7, #14]
	VL53LX_Error s2 = VL53LX_ERROR_NONE;
 8001538:	2300      	movs	r3, #0
 800153a:	737b      	strb	r3, [r7, #13]
	VL53LX_Error s3 = VL53LX_ERROR_NONE;
 800153c:	2300      	movs	r3, #0
 800153e:	733b      	strb	r3, [r7, #12]

	LOG_FUNCTION_START("");

	switch (Mode) {
 8001540:	78fb      	ldrb	r3, [r7, #3]
 8001542:	2b03      	cmp	r3, #3
 8001544:	d84a      	bhi.n	80015dc <VL53LX_SmudgeCorrectionEnable+0xb8>
 8001546:	a201      	add	r2, pc, #4	@ (adr r2, 800154c <VL53LX_SmudgeCorrectionEnable+0x28>)
 8001548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154c:	0800155d 	.word	0x0800155d
 8001550:	0800157d 	.word	0x0800157d
 8001554:	0800159d 	.word	0x0800159d
 8001558:	080015bd 	.word	0x080015bd
	case VL53LX_SMUDGE_CORRECTION_NONE:
		s1 = VL53LX_dynamic_xtalk_correction_disable(Dev);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f003 fde4 	bl	800512a <VL53LX_dynamic_xtalk_correction_disable>
 8001562:	4603      	mov	r3, r0
 8001564:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_disable(Dev);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f003 fdf6 	bl	8005158 <VL53LX_dynamic_xtalk_correction_apply_disable>
 800156c:	4603      	mov	r3, r0
 800156e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f003 fe1f 	bl	80051b4 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 8001576:	4603      	mov	r3, r0
 8001578:	733b      	strb	r3, [r7, #12]
		break;
 800157a:	e032      	b.n	80015e2 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_CONTINUOUS:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f003 fdbd 	bl	80050fc <VL53LX_dynamic_xtalk_correction_enable>
 8001582:	4603      	mov	r3, r0
 8001584:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_enable(Dev);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f003 fe2b 	bl	80051e2 <VL53LX_dynamic_xtalk_correction_apply_enable>
 800158c:	4603      	mov	r3, r0
 800158e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f003 fe0f 	bl	80051b4 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 8001596:	4603      	mov	r3, r0
 8001598:	733b      	strb	r3, [r7, #12]
		break;
 800159a:	e022      	b.n	80015e2 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_SINGLE:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f003 fdad 	bl	80050fc <VL53LX_dynamic_xtalk_correction_enable>
 80015a2:	4603      	mov	r3, r0
 80015a4:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_enable(Dev);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f003 fe1b 	bl	80051e2 <VL53LX_dynamic_xtalk_correction_apply_enable>
 80015ac:	4603      	mov	r3, r0
 80015ae:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_enable(Dev);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f003 fde8 	bl	8005186 <VL53LX_dynamic_xtalk_correction_single_apply_enable>
 80015b6:	4603      	mov	r3, r0
 80015b8:	733b      	strb	r3, [r7, #12]
		break;
 80015ba:	e012      	b.n	80015e2 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_DEBUG:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f003 fd9d 	bl	80050fc <VL53LX_dynamic_xtalk_correction_enable>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_disable(Dev);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f003 fdc6 	bl	8005158 <VL53LX_dynamic_xtalk_correction_apply_disable>
 80015cc:	4603      	mov	r3, r0
 80015ce:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f003 fdef 	bl	80051b4 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 80015d6:	4603      	mov	r3, r0
 80015d8:	733b      	strb	r3, [r7, #12]
		break;
 80015da:	e002      	b.n	80015e2 <VL53LX_SmudgeCorrectionEnable+0xbe>
	default:
		Status = VL53LX_ERROR_INVALID_PARAMS;
 80015dc:	23fc      	movs	r3, #252	@ 0xfc
 80015de:	73fb      	strb	r3, [r7, #15]
		break;
 80015e0:	bf00      	nop
	}

	if (Status == VL53LX_ERROR_NONE) {
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10d      	bne.n	8001606 <VL53LX_SmudgeCorrectionEnable+0xe2>
		Status = s1;
 80015ea:	7bbb      	ldrb	r3, [r7, #14]
 80015ec:	73fb      	strb	r3, [r7, #15]
		if (Status == VL53LX_ERROR_NONE)
 80015ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d101      	bne.n	80015fa <VL53LX_SmudgeCorrectionEnable+0xd6>
			Status = s2;
 80015f6:	7b7b      	ldrb	r3, [r7, #13]
 80015f8:	73fb      	strb	r3, [r7, #15]
		if (Status == VL53LX_ERROR_NONE)
 80015fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <VL53LX_SmudgeCorrectionEnable+0xe2>
			Status = s3;
 8001602:	7b3b      	ldrb	r3, [r7, #12]
 8001604:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001606:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop

08001614 <VL53LX_run_ref_spad_char>:


VL53LX_Error VL53LX_run_ref_spad_char(
	VL53LX_DEV        Dev,
	VL53LX_Error     *pcal_status)
{
 8001614:	b5b0      	push	{r4, r5, r7, lr}
 8001616:	b08c      	sub	sp, #48	@ 0x30
 8001618:	af04      	add	r7, sp, #16
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800161e:	2300      	movs	r3, #0
 8001620:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	3318      	adds	r3, #24
 8001626:	61bb      	str	r3, [r7, #24]

	uint8_t comms_buffer[6];

	VL53LX_refspadchar_config_t *prefspadchar  = &(pdev->refspadchar);
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800162e:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 8001630:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d104      	bne.n	8001642 <VL53LX_run_ref_spad_char+0x2e>
		status = VL53LX_enable_powerforce(Dev);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f005 fd73 	bl	8007124 <VL53LX_enable_powerforce>
 800163e:	4603      	mov	r3, r0
 8001640:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 8001642:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d117      	bne.n	800167a <VL53LX_run_ref_spad_char+0x66>
		status =
		VL53LX_set_ref_spad_char_config(
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	7858      	ldrb	r0, [r3, #1]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	685c      	ldr	r4, [r3, #4]
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	891d      	ldrh	r5, [r3, #8]
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	899b      	ldrh	r3, [r3, #12]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	8952      	ldrh	r2, [r2, #10]
 800165e:	69b9      	ldr	r1, [r7, #24]
 8001660:	f8b1 12de 	ldrh.w	r1, [r1, #734]	@ 0x2de
 8001664:	9102      	str	r1, [sp, #8]
 8001666:	9201      	str	r2, [sp, #4]
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	462b      	mov	r3, r5
 800166c:	4622      	mov	r2, r4
 800166e:	4601      	mov	r1, r0
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f007 fc2e 	bl	8008ed2 <VL53LX_set_ref_spad_char_config>
 8001676:	4603      	mov	r3, r0
 8001678:	77fb      	strb	r3, [r7, #31]
			prefspadchar->min_count_rate_limit_mcps,
			pdev->stat_nvm.osc_measured__fast_osc__frequency);



	if (status == VL53LX_ERROR_NONE)
 800167a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d107      	bne.n	8001692 <VL53LX_run_ref_spad_char+0x7e>
		status = VL53LX_run_device_test(
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 f890 	bl	80017ae <VL53LX_run_device_test>
 800168e:	4603      	mov	r3, r0
 8001690:	77fb      	strb	r3, [r7, #31]
					Dev,
					prefspadchar->device_test_mode);



	if (status == VL53LX_ERROR_NONE)
 8001692:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d108      	bne.n	80016ac <VL53LX_run_ref_spad_char+0x98>
		status =
		VL53LX_ReadMulti(
 800169a:	f107 020c 	add.w	r2, r7, #12
 800169e:	2302      	movs	r3, #2
 80016a0:	21d9      	movs	r1, #217	@ 0xd9
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f00e fcb8 	bl	8010018 <VL53LX_ReadMulti>
 80016a8:	4603      	mov	r3, r0
 80016aa:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53LX_REF_SPAD_CHAR_RESULT__NUM_ACTUAL_REF_SPADS,
			comms_buffer,
			2);

	if (status == VL53LX_ERROR_NONE) {
 80016ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10b      	bne.n	80016cc <VL53LX_run_ref_spad_char+0xb8>
		pdev->dbg_results.ref_spad_char_result__num_actual_ref_spads =
				comms_buffer[0];
 80016b4:	7b3a      	ldrb	r2, [r7, #12]
		pdev->dbg_results.ref_spad_char_result__num_actual_ref_spads =
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016bc:	f883 235f 	strb.w	r2, [r3, #863]	@ 0x35f
		pdev->dbg_results.ref_spad_char_result__ref_location =
				comms_buffer[1];
 80016c0:	7b7a      	ldrb	r2, [r7, #13]
		pdev->dbg_results.ref_spad_char_result__ref_location =
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016c8:	f883 2360 	strb.w	r2, [r3, #864]	@ 0x360
	}



	if (status == VL53LX_ERROR_NONE)
 80016cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d108      	bne.n	80016e6 <VL53LX_run_ref_spad_char+0xd2>
		status =
			VL53LX_WriteMulti(
 80016d4:	f107 020c 	add.w	r2, r7, #12
 80016d8:	2302      	movs	r3, #2
 80016da:	2114      	movs	r1, #20
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f00e fc65 	bl	800ffac <VL53LX_WriteMulti>
 80016e2:	4603      	mov	r3, r0
 80016e4:	77fb      	strb	r3, [r7, #31]
				Dev,
				VL53LX_REF_SPAD_MAN__NUM_REQUESTED_REF_SPADS,
				comms_buffer,
				2);

	if (status == VL53LX_ERROR_NONE) {
 80016e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d107      	bne.n	80016fe <VL53LX_run_ref_spad_char+0xea>
		pdev->customer.ref_spad_man__num_requested_ref_spads =
				comms_buffer[0];
 80016ee:	7b3a      	ldrb	r2, [r7, #12]
		pdev->customer.ref_spad_man__num_requested_ref_spads =
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		pdev->customer.ref_spad_man__ref_location =
				comms_buffer[1];
 80016f6:	7b7a      	ldrb	r2, [r7, #13]
		pdev->customer.ref_spad_man__ref_location =
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}



	if (status == VL53LX_ERROR_NONE)
 80016fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d108      	bne.n	8001718 <VL53LX_run_ref_spad_char+0x104>
		status =
			VL53LX_ReadMulti(
 8001706:	f107 020c 	add.w	r2, r7, #12
 800170a:	2306      	movs	r3, #6
 800170c:	21ac      	movs	r1, #172	@ 0xac
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f00e fc82 	bl	8010018 <VL53LX_ReadMulti>
 8001714:	4603      	mov	r3, r0
 8001716:	77fb      	strb	r3, [r7, #31]
				comms_buffer,
				6);



	if (status == VL53LX_ERROR_NONE)
 8001718:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d108      	bne.n	8001732 <VL53LX_run_ref_spad_char+0x11e>
		status =
			VL53LX_WriteMulti(
 8001720:	f107 020c 	add.w	r2, r7, #12
 8001724:	2306      	movs	r3, #6
 8001726:	210d      	movs	r1, #13
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f00e fc3f 	bl	800ffac <VL53LX_WriteMulti>
 800172e:	4603      	mov	r3, r0
 8001730:	77fb      	strb	r3, [r7, #31]
				Dev,
				VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
				comms_buffer,
				6);

	if (status == VL53LX_ERROR_NONE) {
 8001732:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d117      	bne.n	800176a <VL53LX_run_ref_spad_char+0x156>
		pdev->customer.global_config__spad_enables_ref_0 =
				comms_buffer[0];
 800173a:	7b3a      	ldrb	r2, [r7, #12]
		pdev->customer.global_config__spad_enables_ref_0 =
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		pdev->customer.global_config__spad_enables_ref_1 =
				comms_buffer[1];
 8001742:	7b7a      	ldrb	r2, [r7, #13]
		pdev->customer.global_config__spad_enables_ref_1 =
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
		pdev->customer.global_config__spad_enables_ref_2 =
				comms_buffer[2];
 800174a:	7bba      	ldrb	r2, [r7, #14]
		pdev->customer.global_config__spad_enables_ref_2 =
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
		pdev->customer.global_config__spad_enables_ref_3 =
				comms_buffer[3];
 8001752:	7bfa      	ldrb	r2, [r7, #15]
		pdev->customer.global_config__spad_enables_ref_3 =
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		pdev->customer.global_config__spad_enables_ref_4 =
				comms_buffer[4];
 800175a:	7c3a      	ldrb	r2, [r7, #16]
		pdev->customer.global_config__spad_enables_ref_4 =
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pdev->customer.global_config__spad_enables_ref_5 =
				comms_buffer[5];
 8001762:	7c7a      	ldrb	r2, [r7, #17]
		pdev->customer.global_config__spad_enables_ref_5 =
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
			&(pdev->customer),
			"run_ref_spad_char():pdev->lldata.customer.",
			VL53LX_TRACE_MODULE_REF_SPAD_CHAR);
#endif

	if (status == VL53LX_ERROR_NONE) {
 800176a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d114      	bne.n	800179c <VL53LX_run_ref_spad_char+0x188>

		switch (pdev->sys_results.result__range_status) {
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	f893 3367 	ldrb.w	r3, [r3, #871]	@ 0x367
 8001778:	2b10      	cmp	r3, #16
 800177a:	d00c      	beq.n	8001796 <VL53LX_run_ref_spad_char+0x182>
 800177c:	2b10      	cmp	r3, #16
 800177e:	dc0d      	bgt.n	800179c <VL53LX_run_ref_spad_char+0x188>
 8001780:	2b0e      	cmp	r3, #14
 8001782:	d002      	beq.n	800178a <VL53LX_run_ref_spad_char+0x176>
 8001784:	2b0f      	cmp	r3, #15
 8001786:	d003      	beq.n	8001790 <VL53LX_run_ref_spad_char+0x17c>
 8001788:	e008      	b.n	800179c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARNOTENOUGHDPADS:
			status = VL53LX_WARNING_REF_SPAD_CHAR_NOT_ENOUGH_SPADS;
 800178a:	23e4      	movs	r3, #228	@ 0xe4
 800178c:	77fb      	strb	r3, [r7, #31]
			break;
 800178e:	e005      	b.n	800179c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARMORETHANTARGET:
			status = VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_HIGH;
 8001790:	23e3      	movs	r3, #227	@ 0xe3
 8001792:	77fb      	strb	r3, [r7, #31]
			break;
 8001794:	e002      	b.n	800179c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARLESSTHANTARGET:
			status = VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_LOW;
 8001796:	23e2      	movs	r3, #226	@ 0xe2
 8001798:	77fb      	strb	r3, [r7, #31]
			break;
 800179a:	bf00      	nop
		}
	}



	*pcal_status = status;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	7ffa      	ldrb	r2, [r7, #31]
 80017a0:	701a      	strb	r2, [r3, #0]
		status);


	LOG_FUNCTION_END(status);

	return status;
 80017a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3720      	adds	r7, #32
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}

080017ae <VL53LX_run_device_test>:


VL53LX_Error VL53LX_run_device_test(
	VL53LX_DEV             Dev,
	VL53LX_DeviceTestMode  device_test_mode)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b086      	sub	sp, #24
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	460b      	mov	r3, r1
 80017b8:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3318      	adds	r3, #24
 80017c2:	613b      	str	r3, [r7, #16]

	uint8_t      comms_buffer[2];
	uint8_t      gpio_hv_mux__ctrl = 0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d108      	bne.n	80017e2 <VL53LX_run_device_test+0x34>
		status =
			VL53LX_RdByte(
 80017d0:	f107 030b 	add.w	r3, r7, #11
 80017d4:	461a      	mov	r2, r3
 80017d6:	2130      	movs	r1, #48	@ 0x30
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f00e fcaf 	bl	801013c <VL53LX_RdByte>
 80017de:	4603      	mov	r3, r0
 80017e0:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_GPIO_HV_MUX__CTRL,
				&gpio_hv_mux__ctrl);

	if (status == VL53LX_ERROR_NONE)
 80017e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d103      	bne.n	80017f2 <VL53LX_run_device_test+0x44>
		pdev->stat_cfg.gpio_hv_mux__ctrl = gpio_hv_mux__ctrl;
 80017ea:	7afa      	ldrb	r2, [r7, #11]
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a


	if (status == VL53LX_ERROR_NONE)
 80017f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d106      	bne.n	8001808 <VL53LX_run_device_test+0x5a>
		status = VL53LX_start_test(
 80017fa:	78fb      	ldrb	r3, [r7, #3]
 80017fc:	4619      	mov	r1, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f005 fc14 	bl	800702c <VL53LX_start_test>
 8001804:	4603      	mov	r3, r0
 8001806:	75fb      	strb	r3, [r7, #23]
					Dev,
					device_test_mode);


	if (status == VL53LX_ERROR_NONE)
 8001808:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d104      	bne.n	800181a <VL53LX_run_device_test+0x6c>
		status = VL53LX_wait_for_test_completion(Dev);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f00d ffa6 	bl	800f762 <VL53LX_wait_for_test_completion>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]


	if (status == VL53LX_ERROR_NONE)
 800181a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d108      	bne.n	8001834 <VL53LX_run_device_test+0x86>
		status =
			VL53LX_ReadMulti(
 8001822:	f107 020c 	add.w	r2, r7, #12
 8001826:	2302      	movs	r3, #2
 8001828:	2189      	movs	r1, #137	@ 0x89
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f00e fbf4 	bl	8010018 <VL53LX_ReadMulti>
 8001830:	4603      	mov	r3, r0
 8001832:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_RESULT__RANGE_STATUS,
				comms_buffer,
				2);

	if (status == VL53LX_ERROR_NONE) {
 8001834:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d107      	bne.n	800184c <VL53LX_run_device_test+0x9e>
		pdev->sys_results.result__range_status  = comms_buffer[0];
 800183c:	7b3a      	ldrb	r2, [r7, #12]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	f883 2367 	strb.w	r2, [r3, #871]	@ 0x367
		pdev->sys_results.result__report_status = comms_buffer[1];
 8001844:	7b7a      	ldrb	r2, [r7, #13]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	f883 2368 	strb.w	r2, [r3, #872]	@ 0x368
	}



	pdev->sys_results.result__range_status &=
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	f893 3367 	ldrb.w	r3, [r3, #871]	@ 0x367
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	b2da      	uxtb	r2, r3
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f883 2367 	strb.w	r2, [r3, #871]	@ 0x367
		VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;

	if (status == VL53LX_ERROR_NONE) {
 800185e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d108      	bne.n	8001878 <VL53LX_run_device_test+0xca>
		pdev->sys_results.result__range_status,
		"result__report_status",
		pdev->sys_results.result__report_status);


		if (status == VL53LX_ERROR_NONE)
 8001866:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d104      	bne.n	8001878 <VL53LX_run_device_test+0xca>
			status = VL53LX_clear_interrupt(Dev);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f005 fc7c 	bl	800716c <VL53LX_clear_interrupt>
 8001874:	4603      	mov	r3, r0
 8001876:	75fb      	strb	r3, [r7, #23]
	}



	if (status == VL53LX_ERROR_NONE)
 8001878:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d105      	bne.n	800188c <VL53LX_run_device_test+0xde>
		status =
			VL53LX_start_test(
 8001880:	2100      	movs	r1, #0
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f005 fbd2 	bl	800702c <VL53LX_start_test>
 8001888:	4603      	mov	r3, r0
 800188a:	75fb      	strb	r3, [r7, #23]
				Dev,
				0x00);

	LOG_FUNCTION_END(status);

	return status;
 800188c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <select_offset_per_vcsel>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)

#define VL53LX_MAX_I2C_XFER_SIZE 256

static VL53LX_Error select_offset_per_vcsel(VL53LX_LLDriverData_t *pdev,
		int16_t *poffset) {
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
	VL53LX_Error status = VL53LX_ERROR_NONE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	73fb      	strb	r3, [r7, #15]
	int16_t tA, tB;
	uint8_t isc;

	switch (pdev->preset_mode) {
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	785b      	ldrb	r3, [r3, #1]
 80018aa:	2b21      	cmp	r3, #33	@ 0x21
 80018ac:	d006      	beq.n	80018bc <select_offset_per_vcsel+0x24>
 80018ae:	2b21      	cmp	r3, #33	@ 0x21
 80018b0:	dc2b      	bgt.n	800190a <select_offset_per_vcsel+0x72>
 80018b2:	2b1b      	cmp	r3, #27
 80018b4:	d01c      	beq.n	80018f0 <select_offset_per_vcsel+0x58>
 80018b6:	2b1e      	cmp	r3, #30
 80018b8:	d00d      	beq.n	80018d6 <select_offset_per_vcsel+0x3e>
 80018ba:	e026      	b.n	800190a <select_offset_per_vcsel+0x72>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		tA = pdev->per_vcsel_cal_data.short_a_offset_mm;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018c2:	f8b3 3c00 	ldrh.w	r3, [r3, #3072]	@ 0xc00
 80018c6:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.short_b_offset_mm;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018ce:	f8b3 3c02 	ldrh.w	r3, [r3, #3074]	@ 0xc02
 80018d2:	817b      	strh	r3, [r7, #10]
		break;
 80018d4:	e02b      	b.n	800192e <select_offset_per_vcsel+0x96>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		tA = pdev->per_vcsel_cal_data.medium_a_offset_mm;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018dc:	f8b3 3c04 	ldrh.w	r3, [r3, #3076]	@ 0xc04
 80018e0:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.medium_b_offset_mm;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018e8:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 80018ec:	817b      	strh	r3, [r7, #10]
		break;
 80018ee:	e01e      	b.n	800192e <select_offset_per_vcsel+0x96>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
		tA = pdev->per_vcsel_cal_data.long_a_offset_mm;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018f6:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80018fa:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.long_b_offset_mm;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001902:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 8001906:	817b      	strh	r3, [r7, #10]
		break;
 8001908:	e011      	b.n	800192e <select_offset_per_vcsel+0x96>
	default:
		tA = pdev->per_vcsel_cal_data.long_a_offset_mm;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001910:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8001914:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.long_b_offset_mm;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800191c:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 8001920:	817b      	strh	r3, [r7, #10]
		status = VL53LX_ERROR_INVALID_PARAMS;
 8001922:	23fc      	movs	r3, #252	@ 0xfc
 8001924:	73fb      	strb	r3, [r7, #15]
		*poffset = 0;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	2200      	movs	r2, #0
 800192a:	801a      	strh	r2, [r3, #0]
		break;
 800192c:	bf00      	nop
	}

	isc = pdev->ll_state.cfg_internal_stream_count;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001934:	727b      	strb	r3, [r7, #9]
	if (status == VL53LX_ERROR_NONE)
 8001936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10b      	bne.n	8001956 <select_offset_per_vcsel+0xbe>
		*poffset = (isc & 0x01) ? tA : tB;
 800193e:	7a7b      	ldrb	r3, [r7, #9]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <select_offset_per_vcsel+0xb6>
 8001948:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800194c:	e001      	b.n	8001952 <select_offset_per_vcsel+0xba>
 800194e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	8013      	strh	r3, [r2, #0]

	return status;
 8001956:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <vl53lx_diff_histo_stddev>:

static void vl53lx_diff_histo_stddev(VL53LX_LLDriverData_t *pdev,
	VL53LX_histogram_bin_data_t *pdata, uint8_t timing, uint8_t HighIndex,
	uint8_t prev_pos, int32_t *pdiff_histo_stddev) {
 8001966:	b490      	push	{r4, r7}
 8001968:	b08a      	sub	sp, #40	@ 0x28
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	4611      	mov	r1, r2
 8001972:	461a      	mov	r2, r3
 8001974:	460b      	mov	r3, r1
 8001976:	71fb      	strb	r3, [r7, #7]
 8001978:	4613      	mov	r3, r2
 800197a:	71bb      	strb	r3, [r7, #6]
	uint16_t   bin                      = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int32_t    total_rate_pre = 0;
 8001980:	2300      	movs	r3, #0
 8001982:	623b      	str	r3, [r7, #32]
	int32_t    total_rate_cur = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
	int32_t    PrevBin, CurrBin;

	total_rate_pre = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	623b      	str	r3, [r7, #32]
	total_rate_cur = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]


	for (bin = timing * 4; bin < HighIndex; bin++) {
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	b29b      	uxth	r3, r3
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001998:	e021      	b.n	80019de <vl53lx_diff_histo_stddev+0x78>
		total_rate_pre +=
		pdev->multi_bins_rec[prev_pos][timing][bin];
 800199a:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	461a      	mov	r2, r3
 80019a6:	0052      	lsls	r2, r2, #1
 80019a8:	441a      	add	r2, r3
 80019aa:	00d3      	lsls	r3, r2, #3
 80019ac:	461a      	mov	r2, r3
 80019ae:	460b      	mov	r3, r1
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	440b      	add	r3, r1
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	4413      	add	r3, r2
 80019b8:	4423      	add	r3, r4
 80019ba:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 80019be:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
		total_rate_pre +=
 80019c2:	6a3a      	ldr	r2, [r7, #32]
 80019c4:	4413      	add	r3, r2
 80019c6:	623b      	str	r3, [r7, #32]
		total_rate_cur += pdata->bin_data[bin];
 80019c8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	3206      	adds	r2, #6
 80019ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d2:	69fa      	ldr	r2, [r7, #28]
 80019d4:	4413      	add	r3, r2
 80019d6:	61fb      	str	r3, [r7, #28]
	for (bin = timing * 4; bin < HighIndex; bin++) {
 80019d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80019da:	3301      	adds	r3, #1
 80019dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80019de:	79bb      	ldrb	r3, [r7, #6]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d3d8      	bcc.n	800199a <vl53lx_diff_histo_stddev+0x34>
	}

	if ((total_rate_pre != 0) && (total_rate_cur != 0))
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d047      	beq.n	8001a7e <vl53lx_diff_histo_stddev+0x118>
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d044      	beq.n	8001a7e <vl53lx_diff_histo_stddev+0x118>
		for (bin = timing * 4; bin < HighIndex; bin++) {
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80019fc:	e03a      	b.n	8001a74 <vl53lx_diff_histo_stddev+0x10e>
			PrevBin = pdev->multi_bins_rec[prev_pos][timing][bin];
 80019fe:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	0052      	lsls	r2, r2, #1
 8001a0c:	441a      	add	r2, r3
 8001a0e:	00d3      	lsls	r3, r2, #3
 8001a10:	461a      	mov	r2, r3
 8001a12:	460b      	mov	r3, r1
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	440b      	add	r3, r1
 8001a18:	011b      	lsls	r3, r3, #4
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4423      	add	r3, r4
 8001a1e:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8001a22:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001a26:	61bb      	str	r3, [r7, #24]
			PrevBin = (PrevBin * 1000) / total_rate_pre;
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a2e:	fb03 f202 	mul.w	r2, r3, r2
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a38:	61bb      	str	r3, [r7, #24]
			CurrBin = pdata->bin_data[bin] * 1000 / total_rate_cur;
 8001a3a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	3206      	adds	r2, #6
 8001a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a48:	fb03 f202 	mul.w	r2, r3, r2
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a52:	617b      	str	r3, [r7, #20]
			*pdiff_histo_stddev += (PrevBin - CurrBin) *
 8001a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	69b9      	ldr	r1, [r7, #24]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	1acb      	subs	r3, r1, r3
					(PrevBin - CurrBin);
 8001a5e:	69b8      	ldr	r0, [r7, #24]
 8001a60:	6979      	ldr	r1, [r7, #20]
 8001a62:	1a41      	subs	r1, r0, r1
			*pdiff_histo_stddev += (PrevBin - CurrBin) *
 8001a64:	fb01 f303 	mul.w	r3, r1, r3
 8001a68:	441a      	add	r2, r3
 8001a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a6c:	601a      	str	r2, [r3, #0]
		for (bin = timing * 4; bin < HighIndex; bin++) {
 8001a6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001a70:	3301      	adds	r3, #1
 8001a72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001a74:	79bb      	ldrb	r3, [r7, #6]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d3bf      	bcc.n	80019fe <vl53lx_diff_histo_stddev+0x98>
	}
}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	@ 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc90      	pop	{r4, r7}
 8001a86:	4770      	bx	lr

08001a88 <vl53lx_histo_merge>:

static void vl53lx_histo_merge(VL53LX_DEV Dev,
		VL53LX_histogram_bin_data_t *pdata) {
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	b08c      	sub	sp, #48	@ 0x30
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
	VL53LX_LLDriverData_t *pdev =
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3318      	adds	r3, #24
 8001a96:	61fb      	str	r3, [r7, #28]
			VL53LXDevStructGetLLDriverHandle(Dev);
	uint16_t   bin                      = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t    i                        = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	int32_t    TuningBinRecSize		    = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
	uint8_t    recom_been_reset			= 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t    timing					= 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	76fb      	strb	r3, [r7, #27]
	int32_t    rmt  = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
	int32_t    diff_histo_stddev		= 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]
	uint8_t    HighIndex, prev_pos;
	uint8_t    BuffSize = VL53LX_HISTOGRAM_BUFFER_SIZE;
 8001ab8:	2318      	movs	r3, #24
 8001aba:	76bb      	strb	r3, [r7, #26]
	uint8_t    pos;

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE,
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	f248 018f 	movw	r1, #32911	@ 0x808f
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f002 fc24 	bl	8004314 <VL53LX_get_tuning_parm>
			&TuningBinRecSize);

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD,
 8001acc:	f107 0310 	add.w	r3, r7, #16
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f248 018e 	movw	r1, #32910	@ 0x808e
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f002 fc1c 	bl	8004314 <VL53LX_get_tuning_parm>
		&rmt);


	if (pdev->pos_before_next_recom == 0) {
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ae2:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f040 811a 	bne.w	8001d20 <vl53lx_histo_merge+0x298>

		timing = 1 - pdata->result__stream_count % 2;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	bf0c      	ite	eq
 8001afa:	2301      	moveq	r3, #1
 8001afc:	2300      	movne	r3, #0
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	76fb      	strb	r3, [r7, #27]

		diff_histo_stddev = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
		HighIndex = BuffSize - timing * 4;
 8001b06:	7efb      	ldrb	r3, [r7, #27]
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	7eba      	ldrb	r2, [r7, #26]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	767b      	strb	r3, [r7, #25]
		if (pdev->bin_rec_pos > 0)
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b18:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d008      	beq.n	8001b32 <vl53lx_histo_merge+0xaa>
			prev_pos = pdev->bin_rec_pos - 1;
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b26:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b30:	e004      	b.n	8001b3c <vl53lx_histo_merge+0xb4>
		else
			prev_pos = (TuningBinRecSize - 1);
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	3b01      	subs	r3, #1
 8001b38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		if (pdev->multi_bins_rec[prev_pos][timing][4] > 0)
 8001b3c:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8001b40:	7efb      	ldrb	r3, [r7, #27]
 8001b42:	69f8      	ldr	r0, [r7, #28]
 8001b44:	461a      	mov	r2, r3
 8001b46:	0052      	lsls	r2, r2, #1
 8001b48:	441a      	add	r2, r3
 8001b4a:	0153      	lsls	r3, r2, #5
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	460b      	mov	r3, r1
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	440b      	add	r3, r1
 8001b54:	019b      	lsls	r3, r3, #6
 8001b56:	4413      	add	r3, r2
 8001b58:	4403      	add	r3, r0
 8001b5a:	f503 53e1 	add.w	r3, r3, #7200	@ 0x1c20
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	dd0c      	ble.n	8001b7e <vl53lx_histo_merge+0xf6>
			vl53lx_diff_histo_stddev(pdev, pdata,
 8001b64:	7e79      	ldrb	r1, [r7, #25]
 8001b66:	7efa      	ldrb	r2, [r7, #27]
 8001b68:	f107 030c 	add.w	r3, r7, #12
 8001b6c:	9301      	str	r3, [sp, #4]
 8001b6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	460b      	mov	r3, r1
 8001b76:	6839      	ldr	r1, [r7, #0]
 8001b78:	69f8      	ldr	r0, [r7, #28]
 8001b7a:	f7ff fef4 	bl	8001966 <vl53lx_diff_histo_stddev>
				timing, HighIndex, prev_pos,
				&diff_histo_stddev);

		if (diff_histo_stddev >= rmt) {
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	db23      	blt.n	8001bce <vl53lx_histo_merge+0x146>
			memset(pdev->multi_bins_rec, 0,
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	f641 4310 	movw	r3, #7184	@ 0x1c10
 8001b8c:	4413      	add	r3, r2
 8001b8e:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8001b92:	2100      	movs	r1, #0
 8001b94:	4618      	mov	r0, r3
 8001b96:	f01d fabb 	bl	801f110 <memset>
				sizeof(pdev->multi_bins_rec));
			pdev->bin_rec_pos = 0;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c

			recom_been_reset = 1;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

			if (timing == 0)
 8001bac:	7efb      	ldrb	r3, [r7, #27]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d106      	bne.n	8001bc0 <vl53lx_histo_merge+0x138>
				pdev->pos_before_next_recom =
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bb8:	2206      	movs	r2, #6
 8001bba:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
 8001bbe:	e034      	b.n	8001c2a <vl53lx_histo_merge+0x1a2>
					VL53LX_FRAME_WAIT_EVENT;
			else
				pdev->pos_before_next_recom =
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bc6:	2207      	movs	r2, #7
 8001bc8:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
 8001bcc:	e02d      	b.n	8001c2a <vl53lx_histo_merge+0x1a2>
					VL53LX_FRAME_WAIT_EVENT + 1;
		} else {

			pos = pdev->bin_rec_pos;
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bd4:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8001bd8:	763b      	strb	r3, [r7, #24]
			for (i = 0; i < BuffSize; i++)
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001be0:	e01e      	b.n	8001c20 <vl53lx_histo_merge+0x198>
				pdev->multi_bins_rec[pos][timing][i] =
					pdata->bin_data[i];
 8001be2:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
				pdev->multi_bins_rec[pos][timing][i] =
 8001be6:	7e39      	ldrb	r1, [r7, #24]
 8001be8:	7efb      	ldrb	r3, [r7, #27]
 8001bea:	f897 5025 	ldrb.w	r5, [r7, #37]	@ 0x25
					pdata->bin_data[i];
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	3006      	adds	r0, #6
 8001bf2:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
				pdev->multi_bins_rec[pos][timing][i] =
 8001bf6:	69f8      	ldr	r0, [r7, #28]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	0052      	lsls	r2, r2, #1
 8001bfc:	441a      	add	r2, r3
 8001bfe:	00d3      	lsls	r3, r2, #3
 8001c00:	461a      	mov	r2, r3
 8001c02:	460b      	mov	r3, r1
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	440b      	add	r3, r1
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	4413      	add	r3, r2
 8001c0c:	442b      	add	r3, r5
 8001c0e:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8001c12:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
			for (i = 0; i < BuffSize; i++)
 8001c16:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001c20:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001c24:	7ebb      	ldrb	r3, [r7, #26]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d3db      	bcc.n	8001be2 <vl53lx_histo_merge+0x15a>
		}

		if (pdev->bin_rec_pos == (TuningBinRecSize - 1) && timing == 1)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c30:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8001c34:	461a      	mov	r2, r3
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d109      	bne.n	8001c52 <vl53lx_histo_merge+0x1ca>
 8001c3e:	7efb      	ldrb	r3, [r7, #27]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d106      	bne.n	8001c52 <vl53lx_histo_merge+0x1ca>
			pdev->bin_rec_pos = 0;
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
 8001c50:	e00e      	b.n	8001c70 <vl53lx_histo_merge+0x1e8>
		else if (timing == 1)
 8001c52:	7efb      	ldrb	r3, [r7, #27]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d10b      	bne.n	8001c70 <vl53lx_histo_merge+0x1e8>
			pdev->bin_rec_pos++;
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c5e:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8001c62:	3301      	adds	r3, #1
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c6c:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c

		if (!((recom_been_reset == 1) && (timing == 0)) &&
 8001c70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d102      	bne.n	8001c7e <vl53lx_histo_merge+0x1f6>
 8001c78:	7efb      	ldrb	r3, [r7, #27]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d069      	beq.n	8001d52 <vl53lx_histo_merge+0x2ca>
			 (pdev->pos_before_next_recom == 0)) {
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c84:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
		if (!((recom_been_reset == 1) && (timing == 0)) &&
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d162      	bne.n	8001d52 <vl53lx_histo_merge+0x2ca>

			for (bin = 0; bin < BuffSize; bin++)
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001c90:	e008      	b.n	8001ca4 <vl53lx_histo_merge+0x21c>
				pdata->bin_data[bin] = 0;
 8001c92:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	3206      	adds	r2, #6
 8001c98:	2100      	movs	r1, #0
 8001c9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (bin = 0; bin < BuffSize; bin++)
 8001c9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001ca4:	7ebb      	ldrb	r3, [r7, #26]
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3f1      	bcc.n	8001c92 <vl53lx_histo_merge+0x20a>

			for (bin = 0; bin < BuffSize; bin++)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001cb2:	e02f      	b.n	8001d14 <vl53lx_histo_merge+0x28c>
				for (i = 0; i < TuningBinRecSize; i++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001cba:	e023      	b.n	8001d04 <vl53lx_histo_merge+0x27c>
					pdata->bin_data[bin] +=
 8001cbc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	3206      	adds	r2, #6
 8001cc2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
					(pdev->multi_bins_rec[i][timing][bin]);
 8001cc6:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8001cca:	7efb      	ldrb	r3, [r7, #27]
 8001ccc:	8cfd      	ldrh	r5, [r7, #38]	@ 0x26
 8001cce:	69fc      	ldr	r4, [r7, #28]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	0052      	lsls	r2, r2, #1
 8001cd4:	441a      	add	r2, r3
 8001cd6:	00d3      	lsls	r3, r2, #3
 8001cd8:	461a      	mov	r2, r3
 8001cda:	460b      	mov	r3, r1
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	440b      	add	r3, r1
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	4413      	add	r3, r2
 8001ce4:	442b      	add	r3, r5
 8001ce6:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8001cea:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
					pdata->bin_data[bin] +=
 8001cee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001cf0:	18c1      	adds	r1, r0, r3
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	3206      	adds	r2, #6
 8001cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (i = 0; i < TuningBinRecSize; i++)
 8001cfa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001cfe:	3301      	adds	r3, #1
 8001d00:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001d04:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	dbd6      	blt.n	8001cbc <vl53lx_histo_merge+0x234>
			for (bin = 0; bin < BuffSize; bin++)
 8001d0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d10:	3301      	adds	r3, #1
 8001d12:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001d14:	7ebb      	ldrb	r3, [r7, #26]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d3ca      	bcc.n	8001cb4 <vl53lx_histo_merge+0x22c>

		pdev->pos_before_next_recom--;
		if (pdev->pos_before_next_recom == 255)
			pdev->pos_before_next_recom = 0;
	}
}
 8001d1e:	e018      	b.n	8001d52 <vl53lx_histo_merge+0x2ca>
		pdev->pos_before_next_recom--;
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d26:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d34:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
		if (pdev->pos_before_next_recom == 255)
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3e:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8001d42:	2bff      	cmp	r3, #255	@ 0xff
 8001d44:	d105      	bne.n	8001d52 <vl53lx_histo_merge+0x2ca>
			pdev->pos_before_next_recom = 0;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
}
 8001d52:	bf00      	nop
 8001d54:	3728      	adds	r7, #40	@ 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001d5c <VL53LX_load_patch>:

VL53LX_Error VL53LX_load_patch(VL53LX_DEV Dev)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b0c6      	sub	sp, #280	@ 0x118
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001d66:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d6a:	6018      	str	r0, [r3, #0]
	VL53LX_Error status = VL53LX_ERROR_NONE;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	int32_t patch_tuning = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8001d78:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10b      	bne.n	8001d98 <VL53LX_load_patch+0x3c>
		status = VL53LX_WrByte(Dev,
 8001d80:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001d84:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2185      	movs	r1, #133	@ 0x85
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	f00e f979 	bl	8010084 <VL53LX_WrByte>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_FIRMWARE__ENABLE, 0x00);

	if (status == VL53LX_ERROR_NONE)
 8001d98:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d106      	bne.n	8001dae <VL53LX_load_patch+0x52>
		VL53LX_enable_powerforce(Dev);
 8001da0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001da4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	f005 f9bb 	bl	8007124 <VL53LX_enable_powerforce>

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER,
 8001dae:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8001db2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001db6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dba:	f248 018c 	movw	r1, #32908	@ 0x808c
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	f002 faa8 	bl	8004314 <VL53LX_get_tuning_parm>
			&patch_tuning);

	switch (patch_tuning) {
 8001dc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001dc8:	2b03      	cmp	r3, #3
 8001dca:	d81b      	bhi.n	8001e04 <VL53LX_load_patch+0xa8>
 8001dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd4 <VL53LX_load_patch+0x78>)
 8001dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd2:	bf00      	nop
 8001dd4:	08001de5 	.word	0x08001de5
 8001dd8:	08001ded 	.word	0x08001ded
 8001ddc:	08001df5 	.word	0x08001df5
 8001de0:	08001dfd 	.word	0x08001dfd
	case 0:
		patch_power = 0x00;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8001dea:	e00e      	b.n	8001e0a <VL53LX_load_patch+0xae>
	case 1:
		patch_power = 0x10;
 8001dec:	2310      	movs	r3, #16
 8001dee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8001df2:	e00a      	b.n	8001e0a <VL53LX_load_patch+0xae>
	case 2:
		patch_power = 0x20;
 8001df4:	2320      	movs	r3, #32
 8001df6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8001dfa:	e006      	b.n	8001e0a <VL53LX_load_patch+0xae>
	case 3:
		patch_power = 0x40;
 8001dfc:	2340      	movs	r3, #64	@ 0x40
 8001dfe:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8001e02:	e002      	b.n	8001e0a <VL53LX_load_patch+0xae>
	default:
		patch_power = 0x00;
 8001e04:	2300      	movs	r3, #0
 8001e06:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	}

	if (status == VL53LX_ERROR_NONE) {
 8001e0a:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d134      	bne.n	8001e7c <VL53LX_load_patch+0x120>

		comms_buffer[0] = 0x29;
 8001e12:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e16:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e1a:	2229      	movs	r2, #41	@ 0x29
 8001e1c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 8001e1e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e22:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e26:	22c9      	movs	r2, #201	@ 0xc9
 8001e28:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 8001e2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e32:	220e      	movs	r2, #14
 8001e34:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 8001e36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e3e:	2240      	movs	r2, #64	@ 0x40
 8001e40:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 8001e42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e46:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e4a:	2228      	movs	r2, #40	@ 0x28
 8001e4c:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 8001e4e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e58:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e5c:	715a      	strb	r2, [r3, #5]

		status = VL53LX_WriteMulti(Dev,
 8001e5e:	f107 020c 	add.w	r2, r7, #12
 8001e62:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e66:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8001e6a:	2306      	movs	r3, #6
 8001e6c:	f240 4176 	movw	r1, #1142	@ 0x476
 8001e70:	6800      	ldr	r0, [r0, #0]
 8001e72:	f00e f89b 	bl	800ffac <VL53LX_WriteMulti>
 8001e76:	4603      	mov	r3, r0
 8001e78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__OFFSET_0, comms_buffer, 6);
	}

	if (status == VL53LX_ERROR_NONE) {
 8001e7c:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d132      	bne.n	8001eea <VL53LX_load_patch+0x18e>
		comms_buffer[0] = 0x03;
 8001e84:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e88:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 8001e90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001e94:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e98:	226d      	movs	r2, #109	@ 0x6d
 8001e9a:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 8001e9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ea0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8001ea8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001eac:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001eb0:	226f      	movs	r2, #111	@ 0x6f
 8001eb2:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8001eb4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001eb8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ebc:	2207      	movs	r2, #7
 8001ebe:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 8001ec0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ec4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ec8:	2229      	movs	r2, #41	@ 0x29
 8001eca:	715a      	strb	r2, [r3, #5]
		status = VL53LX_WriteMulti(Dev,
 8001ecc:	f107 020c 	add.w	r2, r7, #12
 8001ed0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ed4:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8001ed8:	2306      	movs	r3, #6
 8001eda:	f240 4196 	movw	r1, #1174	@ 0x496
 8001ede:	6800      	ldr	r0, [r0, #0]
 8001ee0:	f00e f864 	bl	800ffac <VL53LX_WriteMulti>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__ADDRESS_0, comms_buffer, 6);
	}

	if (status == VL53LX_ERROR_NONE) {
 8001eea:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d11a      	bne.n	8001f28 <VL53LX_load_patch+0x1cc>
		comms_buffer[0] = 0x00;
 8001ef2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ef6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001efa:	2200      	movs	r2, #0
 8001efc:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8001efe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f06:	2207      	movs	r2, #7
 8001f08:	705a      	strb	r2, [r3, #1]
		status = VL53LX_WriteMulti(Dev,
 8001f0a:	f107 020c 	add.w	r2, r7, #12
 8001f0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f12:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8001f16:	2302      	movs	r3, #2
 8001f18:	f240 4172 	movw	r1, #1138	@ 0x472
 8001f1c:	6800      	ldr	r0, [r0, #0]
 8001f1e:	f00e f845 	bl	800ffac <VL53LX_WriteMulti>
 8001f22:	4603      	mov	r3, r0
 8001f24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__JMP_ENABLES, comms_buffer, 2);
	}

	if (status == VL53LX_ERROR_NONE) {
 8001f28:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d11a      	bne.n	8001f66 <VL53LX_load_patch+0x20a>
		comms_buffer[0] = 0x00;
 8001f30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f34:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8001f3c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f40:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f44:	2207      	movs	r2, #7
 8001f46:	705a      	strb	r2, [r3, #1]
		status = VL53LX_WriteMulti(Dev,
 8001f48:	f107 020c 	add.w	r2, r7, #12
 8001f4c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f50:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8001f54:	2302      	movs	r3, #2
 8001f56:	f240 4174 	movw	r1, #1140	@ 0x474
 8001f5a:	6800      	ldr	r0, [r0, #0]
 8001f5c:	f00e f826 	bl	800ffac <VL53LX_WriteMulti>
 8001f60:	4603      	mov	r3, r0
 8001f62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__DATA_ENABLES, comms_buffer, 2);
	}

	if (status == VL53LX_ERROR_NONE)
 8001f66:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10c      	bne.n	8001f88 <VL53LX_load_patch+0x22c>
		status = VL53LX_WrByte(Dev,
 8001f6e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f72:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f76:	2201      	movs	r2, #1
 8001f78:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 8001f7c:	6818      	ldr	r0, [r3, #0]
 8001f7e:	f00e f881 	bl	8010084 <VL53LX_WrByte>
 8001f82:	4603      	mov	r3, r0
 8001f84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__CTRL, 0x01);

	if (status == VL53LX_ERROR_NONE)
 8001f88:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10b      	bne.n	8001fa8 <VL53LX_load_patch+0x24c>
		status = VL53LX_WrByte(Dev,
 8001f90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001f94:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f98:	2201      	movs	r2, #1
 8001f9a:	2185      	movs	r1, #133	@ 0x85
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	f00e f871 	bl	8010084 <VL53LX_WrByte>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_FIRMWARE__ENABLE, 0x01);

	LOG_FUNCTION_END(status);

	return status;
 8001fa8:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop

08001fb8 <VL53LX_data_init>:


VL53LX_Error VL53LX_data_init(
	VL53LX_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8001fb8:	b5b0      	push	{r4, r5, r7, lr}
 8001fba:	b08a      	sub	sp, #40	@ 0x28
 8001fbc:	af04      	add	r7, sp, #16
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t    *pdev =
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3318      	adds	r3, #24
 8001fcc:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8001fd4:	60fb      	str	r3, [r7, #12]



	VL53LX_zone_objects_t    *pobjects;

	uint8_t  i = 0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	75bb      	strb	r3, [r7, #22]

	LOG_FUNCTION_START("");

	VL53LX_init_ll_driver_state(
 8001fda:	2162      	movs	r1, #98	@ 0x62
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f004 f95b 	bl	8006298 <VL53LX_init_ll_driver_state>
			Dev,
			VL53LX_DEVICESTATE_UNKNOWN);

	pres->range_results.max_results    = VL53LX_MAX_RANGE_RESULTS;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	745a      	strb	r2, [r3, #17]
	pres->range_results.active_results = 0;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	749a      	strb	r2, [r3, #18]
	pres->zone_results.max_zones       = VL53LX_MAX_USER_ZONES;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2205      	movs	r2, #5
 8001ff2:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
	pres->zone_results.active_zones    = 0;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 21d5 	strb.w	r2, [r3, #469]	@ 0x1d5

	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8001ffe:	2300      	movs	r3, #0
 8002000:	75bb      	strb	r3, [r7, #22]
 8002002:	e01b      	b.n	800203c <VL53LX_data_init+0x84>
		pobjects = &(pres->zone_results.VL53LX_p_003[i]);
 8002004:	7dba      	ldrb	r2, [r7, #22]
 8002006:	4613      	mov	r3, r2
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	4413      	add	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	4413      	add	r3, r2
 8002016:	3308      	adds	r3, #8
 8002018:	60bb      	str	r3, [r7, #8]
		pobjects->xmonitor.VL53LX_p_016 = 0;
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	2200      	movs	r2, #0
 800201e:	639a      	str	r2, [r3, #56]	@ 0x38
		pobjects->xmonitor.VL53LX_p_017  = 0;
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2200      	movs	r2, #0
 8002024:	63da      	str	r2, [r3, #60]	@ 0x3c
		pobjects->xmonitor.VL53LX_p_011          = 0;
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2200      	movs	r2, #0
 800202a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
		pobjects->xmonitor.range_status =
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8002036:	7dbb      	ldrb	r3, [r7, #22]
 8002038:	3301      	adds	r3, #1
 800203a:	75bb      	strb	r3, [r7, #22]
 800203c:	7dbb      	ldrb	r3, [r7, #22]
 800203e:	2b04      	cmp	r3, #4
 8002040:	d9e0      	bls.n	8002004 <VL53LX_data_init+0x4c>
				VL53LX_DEVICEERROR_NOUPDATE;
	}



	pres->zone_hists.max_zones         = VL53LX_MAX_USER_ZONES;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2205      	movs	r2, #5
 8002046:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
	pres->zone_hists.active_zones      = 0;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 232d 	strb.w	r2, [r3, #813]	@ 0x32d



	pres->zone_cal.max_zones           = VL53LX_MAX_USER_ZONES;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2205      	movs	r2, #5
 8002056:	f883 238f 	strb.w	r2, [r3, #911]	@ 0x38f
	pres->zone_cal.active_zones        = 0;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2390 	strb.w	r2, [r3, #912]	@ 0x390
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8002062:	2300      	movs	r3, #0
 8002064:	75bb      	strb	r3, [r7, #22]
 8002066:	e039      	b.n	80020dc <VL53LX_data_init+0x124>
		pres->zone_cal.VL53LX_p_003[i].no_of_samples   = 0;
 8002068:	7dba      	ldrb	r2, [r7, #22]
 800206a:	68f9      	ldr	r1, [r7, #12]
 800206c:	4613      	mov	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	1a9b      	subs	r3, r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	f503 7365 	add.w	r3, r3, #916	@ 0x394
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].effective_spads = 0;
 800207e:	7dba      	ldrb	r2, [r7, #22]
 8002080:	68f9      	ldr	r1, [r7, #12]
 8002082:	4613      	mov	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	1a9b      	subs	r3, r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	f503 7366 	add.w	r3, r3, #920	@ 0x398
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].peak_rate_mcps  = 0;
 8002094:	7dba      	ldrb	r2, [r7, #22]
 8002096:	68f9      	ldr	r1, [r7, #12]
 8002098:	4613      	mov	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	440b      	add	r3, r1
 80020a2:	f503 7367 	add.w	r3, r3, #924	@ 0x39c
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].median_range_mm = 0;
 80020aa:	7dba      	ldrb	r2, [r7, #22]
 80020ac:	68f9      	ldr	r1, [r7, #12]
 80020ae:	4613      	mov	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	f503 736a 	add.w	r3, r3, #936	@ 0x3a8
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].range_mm_offset = 0;
 80020c0:	7dba      	ldrb	r2, [r7, #22]
 80020c2:	68f9      	ldr	r1, [r7, #12]
 80020c4:	4613      	mov	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	1a9b      	subs	r3, r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	f503 736b 	add.w	r3, r3, #940	@ 0x3ac
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 80020d6:	7dbb      	ldrb	r3, [r7, #22]
 80020d8:	3301      	adds	r3, #1
 80020da:	75bb      	strb	r3, [r7, #22]
 80020dc:	7dbb      	ldrb	r3, [r7, #22]
 80020de:	2b04      	cmp	r3, #4
 80020e0:	d9c2      	bls.n	8002068 <VL53LX_data_init+0xb0>
	}

	pdev->wait_method             = VL53LX_WAIT_METHOD_BLOCKING;
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode   = VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE;
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	221e      	movs	r2, #30
 80020ec:	705a      	strb	r2, [r3, #1]
	pdev->zone_preset             = 0;
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	2200      	movs	r2, #0
 80020f2:	709a      	strb	r2, [r3, #2]
	pdev->measurement_mode        = VL53LX_DEVICEMEASUREMENTMODE_STOP;
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	2200      	movs	r2, #0
 80020f8:	70da      	strb	r2, [r3, #3]

	pdev->offset_calibration_mode =
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	2201      	movs	r2, #1
 80020fe:	711a      	strb	r2, [r3, #4]
		VL53LX_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	2201      	movs	r2, #1
 8002104:	715a      	strb	r2, [r3, #5]
		VL53LX_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;
	pdev->dmax_mode  =
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	2201      	movs	r2, #1
 800210a:	719a      	strb	r2, [r3, #6]
		VL53LX_DEVICEDMAXMODE__FMT_CAL_DATA;

	pdev->phasecal_config_timeout_us  =  1000;
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002112:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800211a:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8002122:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	2264      	movs	r2, #100	@ 0x64
 8002128:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8002130:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	pdev->offset_results.max_results    = VL53LX_MAX_OFFSET_RANGE_RESULTS;
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002140:	2203      	movs	r2, #3
 8002142:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
	pdev->offset_results.active_results = 0;
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800214c:	2200      	movs	r2, #0
 800214e:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3



	pdev->gain_cal.standard_ranging_gain_factor =
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	f240 72db 	movw	r2, #2011	@ 0x7db
 8002158:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
			VL53LX_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;
	pdev->gain_cal.histogram_ranging_gain_factor =
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	f240 72e4 	movw	r2, #2020	@ 0x7e4
 8002162:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
			VL53LX_TUNINGPARM_HIST_GAIN_FACTOR_DEFAULT;


	VL53LX_init_version(Dev);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f004 f87a 	bl	8006260 <VL53LX_init_version>


	memset(pdev->multi_bins_rec, 0, sizeof(pdev->multi_bins_rec));
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	f641 4310 	movw	r3, #7184	@ 0x1c10
 8002172:	4413      	add	r3, r2
 8002174:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8002178:	2100      	movs	r1, #0
 800217a:	4618      	mov	r0, r3
 800217c:	f01c ffc8 	bl	801f110 <memset>
	pdev->bin_rec_pos = 0;
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
	pdev->pos_before_next_recom = 0;
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d



	if (read_p2p_data > 0 && status == VL53LX_ERROR_NONE)
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d008      	beq.n	80021b0 <VL53LX_data_init+0x1f8>
 800219e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d104      	bne.n	80021b0 <VL53LX_data_init+0x1f8>
		status = VL53LX_read_p2p_data(Dev);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f8b7 	bl	800231a <VL53LX_read_p2p_data>
 80021ac:	4603      	mov	r3, r0
 80021ae:	75fb      	strb	r3, [r7, #23]


	if (status == VL53LX_ERROR_NONE)
 80021b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d107      	bne.n	80021c8 <VL53LX_data_init+0x210>
		status = VL53LX_init_refspadchar_config_struct(
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80021be:	4618      	mov	r0, r3
 80021c0:	f003 f826 	bl	8005210 <VL53LX_init_refspadchar_config_struct>
 80021c4:	4603      	mov	r3, r0
 80021c6:	75fb      	strb	r3, [r7, #23]
			&(pdev->refspadchar));


	if (status == VL53LX_ERROR_NONE)
 80021c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d107      	bne.n	80021e0 <VL53LX_data_init+0x228>
		status = VL53LX_init_ssc_config_struct(
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80021d6:	4618      	mov	r0, r3
 80021d8:	f003 f83e 	bl	8005258 <VL53LX_init_ssc_config_struct>
 80021dc:	4603      	mov	r3, r0
 80021de:	75fb      	strb	r3, [r7, #23]
			&(pdev->ssc_cfg));


	if (status == VL53LX_ERROR_NONE)
 80021e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <VL53LX_data_init+0x248>
		status = VL53LX_init_xtalk_config_struct(
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80021f4:	4619      	mov	r1, r3
 80021f6:	4610      	mov	r0, r2
 80021f8:	f003 f84f 	bl	800529a <VL53LX_init_xtalk_config_struct>
 80021fc:	4603      	mov	r3, r0
 80021fe:	75fb      	strb	r3, [r7, #23]
			&(pdev->customer),
			&(pdev->xtalk_cfg));


	if (status == VL53LX_ERROR_NONE)
 8002200:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d107      	bne.n	8002218 <VL53LX_data_init+0x260>
		status = VL53LX_init_xtalk_extract_config_struct(
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800220e:	4618      	mov	r0, r3
 8002210:	f003 f8b6 	bl	8005380 <VL53LX_init_xtalk_extract_config_struct>
 8002214:	4603      	mov	r3, r0
 8002216:	75fb      	strb	r3, [r7, #23]
			&(pdev->xtalk_extract_cfg));


	if (status == VL53LX_ERROR_NONE)
 8002218:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d107      	bne.n	8002230 <VL53LX_data_init+0x278>
		status = VL53LX_init_offset_cal_config_struct(
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8002226:	4618      	mov	r0, r3
 8002228:	f003 f8d9 	bl	80053de <VL53LX_init_offset_cal_config_struct>
 800222c:	4603      	mov	r3, r0
 800222e:	75fb      	strb	r3, [r7, #23]
		    &(pdev->offsetcal_cfg));


	if (status == VL53LX_ERROR_NONE)
 8002230:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d107      	bne.n	8002248 <VL53LX_data_init+0x290>
		status = VL53LX_init_zone_cal_config_struct(
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 800223e:	4618      	mov	r0, r3
 8002240:	f003 f8f4 	bl	800542c <VL53LX_init_zone_cal_config_struct>
 8002244:	4603      	mov	r3, r0
 8002246:	75fb      	strb	r3, [r7, #23]
			&(pdev->zonecal_cfg));


	if (status == VL53LX_ERROR_NONE)
 8002248:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10b      	bne.n	8002268 <VL53LX_data_init+0x2b0>
		status = VL53LX_init_hist_post_process_config_struct(
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 800225c:	4619      	mov	r1, r3
 800225e:	4610      	mov	r0, r2
 8002260:	f003 f908 	bl	8005474 <VL53LX_init_hist_post_process_config_struct>
 8002264:	4603      	mov	r3, r0
 8002266:	75fb      	strb	r3, [r7, #23]
			pdev->xtalk_cfg.global_crosstalk_compensation_enable,
			&(pdev->histpostprocess));


	if (status == VL53LX_ERROR_NONE)
 8002268:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d107      	bne.n	8002280 <VL53LX_data_init+0x2c8>
		status = VL53LX_init_hist_gen3_dmax_config_struct(
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002276:	4618      	mov	r0, r3
 8002278:	f003 fb07 	bl	800588a <VL53LX_init_hist_gen3_dmax_config_struct>
 800227c:	4603      	mov	r3, r0
 800227e:	75fb      	strb	r3, [r7, #23]
			&(pdev->dmax_cfg));


	if (status == VL53LX_ERROR_NONE)
 8002280:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d106      	bne.n	8002296 <VL53LX_data_init+0x2de>
		status = VL53LX_init_tuning_parm_storage_struct(
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	33f8      	adds	r3, #248	@ 0xf8
 800228c:	4618      	mov	r0, r3
 800228e:	f003 f960 	bl	8005552 <VL53LX_init_tuning_parm_storage_struct>
 8002292:	4603      	mov	r3, r0
 8002294:	75fb      	strb	r3, [r7, #23]
			&(pdev->tuning_parms));



	if (status == VL53LX_ERROR_NONE)
 8002296:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d116      	bne.n	80022cc <VL53LX_data_init+0x314>
		status = VL53LX_set_preset_mode(
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	7858      	ldrb	r0, [r3, #1]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	8b1c      	ldrh	r4, [r3, #24]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	689d      	ldr	r5, [r3, #8]
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	6912      	ldr	r2, [r2, #16]
 80022b2:	6939      	ldr	r1, [r7, #16]
 80022b4:	6949      	ldr	r1, [r1, #20]
 80022b6:	9102      	str	r1, [sp, #8]
 80022b8:	9201      	str	r2, [sp, #4]
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	462b      	mov	r3, r5
 80022be:	4622      	mov	r2, r4
 80022c0:	4601      	mov	r1, r0
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fada 	bl	800287c <VL53LX_set_preset_mode>
 80022c8:	4603      	mov	r3, r0
 80022ca:	75fb      	strb	r3, [r7, #23]
			pdev->mm_config_timeout_us,
			pdev->range_config_timeout_us,
			pdev->inter_measurement_period_ms);


	VL53LX_init_histogram_bin_data_struct(
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80022d2:	461a      	mov	r2, r3
 80022d4:	2118      	movs	r1, #24
 80022d6:	2000      	movs	r0, #0
 80022d8:	f008 fb31 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
			0,
			VL53LX_HISTOGRAM_BUFFER_SIZE,
			&(pdev->hist_data));

	VL53LX_init_histogram_bin_data_struct(
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	f503 638e 	add.w	r3, r3, #1136	@ 0x470
 80022e2:	461a      	mov	r2, r3
 80022e4:	2118      	movs	r1, #24
 80022e6:	2000      	movs	r0, #0
 80022e8:	f008 fb29 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
			0,
			VL53LX_HISTOGRAM_BUFFER_SIZE,
			&(pdev->hist_xtalk));


	VL53LX_init_xtalk_bin_data_struct(
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	f203 531c 	addw	r3, r3, #1308	@ 0x51c
 80022f2:	461a      	mov	r2, r3
 80022f4:	210c      	movs	r1, #12
 80022f6:	2000      	movs	r0, #0
 80022f8:	f004 fd39 	bl	8006d6e <VL53LX_init_xtalk_bin_data_struct>
			VL53LX_XTALK_HISTO_BINS,
			&(pdev->xtalk_shapes.xtalk_shape));



	VL53LX_xtalk_cal_data_init(
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f007 fd4d 	bl	8009d9c <VL53LX_xtalk_cal_data_init>
			Dev
			);



	VL53LX_dynamic_xtalk_correction_data_init(
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f007 fc54 	bl	8009bb0 <VL53LX_dynamic_xtalk_correction_data_init>
			Dev
			);



	VL53LX_low_power_auto_data_init(
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f007 fd72 	bl	8009df2 <VL53LX_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800230e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bdb0      	pop	{r4, r5, r7, pc}

0800231a <VL53LX_read_p2p_data>:


VL53LX_Error VL53LX_read_p2p_data(
	VL53LX_DEV        Dev)
{
 800231a:	b590      	push	{r4, r7, lr}
 800231c:	b091      	sub	sp, #68	@ 0x44
 800231e:	af04      	add	r7, sp, #16
 8002320:	6078      	str	r0, [r7, #4]



	VL53LX_Error status       = VL53LX_ERROR_NONE;
 8002322:	2300      	movs	r3, #0
 8002324:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3318      	adds	r3, #24
 800232c:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 800232e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002330:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 8002336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002338:	3348      	adds	r3, #72	@ 0x48
 800233a:	623b      	str	r3, [r7, #32]
	VL53LX_additional_offset_cal_data_t *pCD = &(pdev->add_off_cal_data);
 800233c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233e:	339c      	adds	r3, #156	@ 0x9c
 8002340:	61fb      	str	r3, [r7, #28]

	VL53LX_decoded_nvm_fmt_range_data_t fmt_rrd;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8002342:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <VL53LX_read_p2p_data+0x44>
		status = VL53LX_get_static_nvm_managed(
 800234a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234c:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 8002350:	4619      	mov	r1, r3
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f00b fe56 	bl	800e004 <VL53LX_get_static_nvm_managed>
 8002358:	4603      	mov	r3, r0
 800235a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53LX_ERROR_NONE)
 800235e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002362:	2b00      	cmp	r3, #0
 8002364:	d108      	bne.n	8002378 <VL53LX_read_p2p_data+0x5e>
		status = VL53LX_get_customer_nvm_managed(
 8002366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002368:	3348      	adds	r3, #72	@ 0x48
 800236a:	4619      	mov	r1, r3
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f00b ff87 	bl	800e280 <VL53LX_get_customer_nvm_managed>
 8002372:	4603      	mov	r3, r0
 8002374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->customer));

	if (status == VL53LX_ERROR_NONE) {
 8002378:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800237c:	2b00      	cmp	r3, #0
 800237e:	d117      	bne.n	80023b0 <VL53LX_read_p2p_data+0x96>

		status = VL53LX_get_nvm_copy_data(
 8002380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002382:	f203 3392 	addw	r3, r3, #914	@ 0x392
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f00c fe5c 	bl	800f046 <VL53LX_get_nvm_copy_data>
 800238e:	4603      	mov	r3, r0
 8002390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->nvm_copy_data));


		if (status == VL53LX_ERROR_NONE)
 8002394:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002398:	2b00      	cmp	r3, #0
 800239a:	d109      	bne.n	80023b0 <VL53LX_read_p2p_data+0x96>
			VL53LX_copy_rtn_good_spads_to_buffer(
 800239c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239e:	f203 3292 	addw	r2, r3, #914	@ 0x392
 80023a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a4:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f004 fa6a 	bl	8006884 <VL53LX_copy_rtn_good_spads_to_buffer>
					&(pdev->rtn_good_spads[0]));
	}



	if (status == VL53LX_ERROR_NONE) {
 80023b0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10e      	bne.n	80023d6 <VL53LX_read_p2p_data+0xbc>
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
		pN->algo__crosstalk_compensation_plane_offset_kcps;
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	895b      	ldrh	r3, [r3, #10]
 80023bc:	461a      	mov	r2, r3
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	62da      	str	r2, [r3, #44]	@ 0x2c
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pN->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80023c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ca:	861a      	strh	r2, [r3, #48]	@ 0x30
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pN->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	865a      	strh	r2, [r3, #50]	@ 0x32
	}


	if (status == VL53LX_ERROR_NONE)
 80023d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d108      	bne.n	80023f0 <VL53LX_read_p2p_data+0xd6>
		status =
			VL53LX_read_nvm_optical_centre(
 80023de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e0:	33c0      	adds	r3, #192	@ 0xc0
 80023e2:	4619      	mov	r1, r3
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f00b fcc1 	bl	800dd6c <VL53LX_read_nvm_optical_centre>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->optical_centre));



	if (status == VL53LX_ERROR_NONE)
 80023f0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d108      	bne.n	800240a <VL53LX_read_p2p_data+0xf0>
		status =
			VL53LX_read_nvm_cal_peak_rate_map(
 80023f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023fa:	3360      	adds	r3, #96	@ 0x60
 80023fc:	4619      	mov	r1, r3
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f00b fcd7 	bl	800ddb2 <VL53LX_read_nvm_cal_peak_rate_map>
 8002404:	4603      	mov	r3, r0
 8002406:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->cal_peak_rate_map));



	if (status == VL53LX_ERROR_NONE) {
 800240a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800240e:	2b00      	cmp	r3, #0
 8002410:	d12d      	bne.n	800246e <VL53LX_read_p2p_data+0x154>

		status =
			VL53LX_read_nvm_additional_offset_cal_data(
 8002412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002414:	339c      	adds	r3, #156	@ 0x9c
 8002416:	4619      	mov	r1, r3
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f00b fcf0 	bl	800ddfe <VL53LX_read_nvm_additional_offset_cal_data>
 800241e:	4603      	mov	r3, r0
 8002420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->add_off_cal_data));



		if (pCD->result__mm_inner_peak_signal_count_rtn_mcps == 0 &&
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	889b      	ldrh	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d120      	bne.n	800246e <VL53LX_read_p2p_data+0x154>
			pCD->result__mm_outer_peak_signal_count_rtn_mcps == 0) {
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	88db      	ldrh	r3, [r3, #6]
		if (pCD->result__mm_inner_peak_signal_count_rtn_mcps == 0 &&
 8002430:	2b00      	cmp	r3, #0
 8002432:	d11c      	bne.n	800246e <VL53LX_read_p2p_data+0x154>

			pCD->result__mm_inner_peak_signal_count_rtn_mcps
					= 0x0080;
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	2280      	movs	r2, #128	@ 0x80
 8002438:	809a      	strh	r2, [r3, #4]
			pCD->result__mm_outer_peak_signal_count_rtn_mcps
					= 0x0180;
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002440:	80da      	strh	r2, [r3, #6]



			VL53LX_calc_mm_effective_spads(
 8002442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002444:	f893 03c2 	ldrb.w	r0, [r3, #962]	@ 0x3c2
 8002448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244a:	f893 43c3 	ldrb.w	r4, [r3, #963]	@ 0x3c3
 800244e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002450:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8002454:	69fa      	ldr	r2, [r7, #28]
 8002456:	69f9      	ldr	r1, [r7, #28]
 8002458:	3102      	adds	r1, #2
 800245a:	9103      	str	r1, [sp, #12]
 800245c:	9202      	str	r2, [sp, #8]
 800245e:	2238      	movs	r2, #56	@ 0x38
 8002460:	9201      	str	r2, [sp, #4]
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	23ff      	movs	r3, #255	@ 0xff
 8002466:	22c7      	movs	r2, #199	@ 0xc7
 8002468:	4621      	mov	r1, r4
 800246a:	f006 fa2c 	bl	80088c6 <VL53LX_calc_mm_effective_spads>
			&(pCD->result__mm_outer_actual_effective_spads));
		}
	}


	if (status == VL53LX_ERROR_NONE) {
 800246e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002472:	2b00      	cmp	r3, #0
 8002474:	d12f      	bne.n	80024d6 <VL53LX_read_p2p_data+0x1bc>

		status =
			VL53LX_read_nvm_fmt_range_results_data(
 8002476:	f107 030c 	add.w	r3, r7, #12
 800247a:	461a      	mov	r2, r3
 800247c:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f00b fcdf 	bl	800de44 <VL53LX_read_nvm_fmt_range_results_data>
 8002486:	4603      	mov	r3, r0
 8002488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				VL53LX_NVM__FMT__RANGE_RESULTS__140MM_DARK,
				&fmt_rrd);

		if (status == VL53LX_ERROR_NONE) {
 800248c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002490:	2b00      	cmp	r3, #0
 8002492:	d120      	bne.n	80024d6 <VL53LX_read_p2p_data+0x1bc>
			pdev->fmt_dmax_cal.ref__actual_effective_spads =
			fmt_rrd.result__actual_effective_rtn_spads;
 8002494:	89ba      	ldrh	r2, [r7, #12]
			pdev->fmt_dmax_cal.ref__actual_effective_spads =
 8002496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002498:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
			pdev->fmt_dmax_cal.ref__peak_signal_count_rate_mcps =
			fmt_rrd.result__peak_signal_count_rate_rtn_mcps;
 800249c:	8a3a      	ldrh	r2, [r7, #16]
			pdev->fmt_dmax_cal.ref__peak_signal_count_rate_mcps =
 800249e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a0:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
			pdev->fmt_dmax_cal.ref__distance_mm =
			fmt_rrd.measured_distance_mm;
 80024a4:	8b3a      	ldrh	r2, [r7, #24]
			pdev->fmt_dmax_cal.ref__distance_mm =
 80024a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a8:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8


			if (pdev->cal_peak_rate_map.cal_reflectance_pc != 0) {
 80024ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d006      	beq.n	80024c4 <VL53LX_read_p2p_data+0x1aa>
				pdev->fmt_dmax_cal.ref_reflectance_pc =
				pdev->cal_peak_rate_map.cal_reflectance_pc;
 80024b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b8:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
				pdev->fmt_dmax_cal.ref_reflectance_pc =
 80024bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024be:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
 80024c2:	e003      	b.n	80024cc <VL53LX_read_p2p_data+0x1b2>
			} else {
				pdev->fmt_dmax_cal.ref_reflectance_pc = 0x0014;
 80024c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c6:	2214      	movs	r2, #20
 80024c8:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
			}


			pdev->fmt_dmax_cal.coverglass_transmission = 0x0100;
 80024cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024d2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		}
	}


	if (status == VL53LX_ERROR_NONE)
 80024d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10b      	bne.n	80024f6 <VL53LX_read_p2p_data+0x1dc>
		status =
			VL53LX_RdWord(
 80024de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80024e0:	f241 3364 	movw	r3, #4964	@ 0x1364
 80024e4:	4413      	add	r3, r2
 80024e6:	461a      	mov	r2, r3
 80024e8:	21de      	movs	r1, #222	@ 0xde
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f00d fe5a 	bl	80101a4 <VL53LX_RdWord>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53LX_RESULT__OSC_CALIBRATE_VAL,
				&(pdev->dbg_results.result__osc_calibrate_val));



	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 80024fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002500:	d204      	bcs.n	800250c <VL53LX_read_p2p_data+0x1f2>
			VL53LX_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8002502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002504:	f64b 42cc 	movw	r2, #48332	@ 0xbccc
 8002508:	f8a3 22de 	strh.w	r2, [r3, #734]	@ 0x2de
	}



	if (status == VL53LX_ERROR_NONE)
 800250c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002510:	2b00      	cmp	r3, #0
 8002512:	d108      	bne.n	8002526 <VL53LX_read_p2p_data+0x20c>
		status =
			VL53LX_get_mode_mitigation_roi(
 8002514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002516:	33bc      	adds	r3, #188	@ 0xbc
 8002518:	4619      	mov	r1, r3
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f918 	bl	8002750 <VL53LX_get_mode_mitigation_roi>
 8002520:	4603      	mov	r3, r0
 8002522:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->mm_roi));



	if (pdev->optical_centre.x_centre == 0 &&
 8002526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002528:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d114      	bne.n	800255a <VL53LX_read_p2p_data+0x240>
		pdev->optical_centre.y_centre == 0) {
 8002530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002532:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
	if (pdev->optical_centre.x_centre == 0 &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10f      	bne.n	800255a <VL53LX_read_p2p_data+0x240>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800253a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800253c:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8002544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002546:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800254a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254c:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8002554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002556:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
	}

	LOG_FUNCTION_END(status);

	return status;
 800255a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800255e:	4618      	mov	r0, r3
 8002560:	3734      	adds	r7, #52	@ 0x34
 8002562:	46bd      	mov	sp, r7
 8002564:	bd90      	pop	{r4, r7, pc}

08002566 <VL53LX_set_inter_measurement_period_ms>:


VL53LX_Error VL53LX_set_inter_measurement_period_ms(
	VL53LX_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8002566:	b480      	push	{r7}
 8002568:	b085      	sub	sp, #20
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3318      	adds	r3, #24
 8002578:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002580:	f8b3 3364 	ldrh.w	r3, [r3, #868]	@ 0x364
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <VL53LX_set_inter_measurement_period_ms+0x26>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8002588:	23f1      	movs	r3, #241	@ 0xf1
 800258a:	73fb      	strb	r3, [r7, #15]

	if (status == VL53LX_ERROR_NONE) {
 800258c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10e      	bne.n	80025b2 <VL53LX_set_inter_measurement_period_ms+0x4c>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period =
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025a0:	f8b3 3364 	ldrh.w	r3, [r3, #868]	@ 0x364
 80025a4:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period =
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
	}

	LOG_FUNCTION_END(status);

	return status;
 80025b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <VL53LX_set_timeouts_us>:
VL53LX_Error VL53LX_set_timeouts_us(
	VL53LX_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b088      	sub	sp, #32
 80025c6:	af02      	add	r7, sp, #8
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
 80025ce:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80025d0:	2300      	movs	r3, #0
 80025d2:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev =
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3318      	adds	r3, #24
 80025d8:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <VL53LX_set_timeouts_us+0x26>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 80025e4:	23f1      	movs	r3, #241	@ 0xf1
 80025e6:	75fb      	strb	r3, [r7, #23]

	if (status == VL53LX_ERROR_NONE) {
 80025e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d11b      	bne.n	8002628 <VL53LX_set_timeouts_us+0x66>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	611a      	str	r2, [r3, #16]

		status =
		VL53LX_calc_timeout_register_values(
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f8b3 12de 	ldrh.w	r1, [r3, #734]	@ 0x2de
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	f502 724d 	add.w	r2, r2, #820	@ 0x334
 8002614:	9201      	str	r2, [sp, #4]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	460b      	mov	r3, r1
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	68b8      	ldr	r0, [r7, #8]
 8002620:	f004 ff47 	bl	80074b2 <VL53LX_calc_timeout_register_values>
 8002624:	4603      	mov	r3, r0
 8002626:	75fb      	strb	r3, [r7, #23]
			&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8002628:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <VL53LX_get_timeouts_us>:
VL53LX_Error VL53LX_get_timeouts_us(
	VL53LX_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8002642:	2300      	movs	r3, #0
 8002644:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t *pdev =
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	3318      	adds	r3, #24
 800264a:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <VL53LX_get_timeouts_us+0x2e>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800265e:	23f1      	movs	r3, #241	@ 0xf1
 8002660:	77fb      	strb	r3, [r7, #31]

	if (status == VL53LX_ERROR_NONE) {
 8002662:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d148      	bne.n	80026fc <VL53LX_get_timeouts_us+0xc8>


		macro_period_us =
			VL53LX_calc_macro_period_us(
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	f8b3 22de 	ldrh.w	r2, [r3, #734]	@ 0x2de
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8002676:	4619      	mov	r1, r3
 8002678:	4610      	mov	r0, r2
 800267a:	f004 fd94 	bl	80071a6 <VL53LX_calc_macro_period_us>
 800267e:	6178      	str	r0, [r7, #20]



		*pphasecal_config_timeout_us =
			VL53LX_calc_timeout_us(
			(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	f893 3325 	ldrb.w	r3, [r3, #805]	@ 0x325
			VL53LX_calc_timeout_us(
 8002686:	6979      	ldr	r1, [r7, #20]
 8002688:	4618      	mov	r0, r3
 800268a:	f004 fe52 	bl	8007332 <VL53LX_calc_timeout_us>
 800268e:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	601a      	str	r2, [r3, #0]
			macro_period_us);



		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
		timeout_encoded =
 800269a:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800269c:	8a7b      	ldrh	r3, [r7, #18]
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	f892 2335 	ldrb.w	r2, [r2, #821]	@ 0x335
		timeout_encoded = (timeout_encoded << 8) +
 80026a8:	4413      	add	r3, r2
 80026aa:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53LX_calc_decoded_timeout_us(
 80026ac:	8a7b      	ldrh	r3, [r7, #18]
 80026ae:	6979      	ldr	r1, [r7, #20]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f004 fea5 	bl	8007400 <VL53LX_calc_decoded_timeout_us>
 80026b6:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	601a      	str	r2, [r3, #0]
				macro_period_us);



		timeout_encoded =
		(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
		timeout_encoded =
 80026c2:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 80026c4:	8a7b      	ldrh	r3, [r7, #18]
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	b29b      	uxth	r3, r3
		(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	f892 2339 	ldrb.w	r2, [r2, #825]	@ 0x339
		timeout_encoded = (timeout_encoded << 8) +
 80026d0:	4413      	add	r3, r2
 80026d2:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53LX_calc_decoded_timeout_us(
 80026d4:	8a7b      	ldrh	r3, [r7, #18]
 80026d6:	6979      	ldr	r1, [r7, #20]
 80026d8:	4618      	mov	r0, r3
 80026da:	f004 fe91 	bl	8007400 <VL53LX_calc_decoded_timeout_us>
 80026de:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 80026fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3720      	adds	r7, #32
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <VL53LX_set_user_zone>:


VL53LX_Error VL53LX_set_user_zone(
	VL53LX_DEV              Dev,
	VL53LX_user_zone_t     *puser_zone)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8002712:	2300      	movs	r3, #0
 8002714:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3318      	adds	r3, #24
 800271a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	VL53LX_encode_row_col(
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	7858      	ldrb	r0, [r3, #1]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	7819      	ldrb	r1, [r3, #0]
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f203 335b 	addw	r3, r3, #859	@ 0x35b
 800272a:	461a      	mov	r2, r3
 800272c:	f005 ff48 	bl	80085c0 <VL53LX_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));


	VL53LX_encode_zone_size(
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	7898      	ldrb	r0, [r3, #2]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	78d9      	ldrb	r1, [r3, #3]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 800273e:	461a      	mov	r2, r3
 8002740:	f005 ff7d 	bl	800863e <VL53LX_encode_zone_size>



	LOG_FUNCTION_END(status);

	return status;
 8002744:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <VL53LX_get_mode_mitigation_roi>:


VL53LX_Error VL53LX_get_mode_mitigation_roi(
	VL53LX_DEV              Dev,
	VL53LX_user_zone_t     *pmm_roi)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800275a:	2300      	movs	r3, #0
 800275c:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3318      	adds	r3, #24
 8002762:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	VL53LX_decode_row_col(
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	f893 33c2 	ldrb.w	r3, [r3, #962]	@ 0x3c2
 8002776:	f107 020e 	add.w	r2, r7, #14
 800277a:	f107 010d 	add.w	r1, r7, #13
 800277e:	4618      	mov	r0, r3
 8002780:	f008 f986 	bl	800aa90 <VL53LX_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8002784:	7bba      	ldrb	r2, [r7, #14]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800278a:	7b7a      	ldrb	r2, [r7, #13]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	705a      	strb	r2, [r3, #1]


	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f893 33c3 	ldrb.w	r3, [r3, #963]	@ 0x3c3
 8002796:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	b2da      	uxtb	r2, r3
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 80027ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <VL53LX_get_preset_mode_timing_cfg>:
	VL53LX_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b087      	sub	sp, #28
 80027be:	af00      	add	r7, sp, #0
 80027c0:	60f8      	str	r0, [r7, #12]
 80027c2:	607a      	str	r2, [r7, #4]
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	460b      	mov	r3, r1
 80027c8:	72fb      	strb	r3, [r7, #11]
	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80027ca:	2300      	movs	r3, #0
 80027cc:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	3318      	adds	r3, #24
 80027d2:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 80027d4:	7afb      	ldrb	r3, [r7, #11]
 80027d6:	2b21      	cmp	r3, #33	@ 0x21
 80027d8:	d030      	beq.n	800283c <VL53LX_get_preset_mode_timing_cfg+0x82>
 80027da:	2b21      	cmp	r3, #33	@ 0x21
 80027dc:	dc43      	bgt.n	8002866 <VL53LX_get_preset_mode_timing_cfg+0xac>
 80027de:	2b1b      	cmp	r3, #27
 80027e0:	d002      	beq.n	80027e8 <VL53LX_get_preset_mode_timing_cfg+0x2e>
 80027e2:	2b1e      	cmp	r3, #30
 80027e4:	d015      	beq.n	8002812 <VL53LX_get_preset_mode_timing_cfg+0x58>
 80027e6:	e03e      	b.n	8002866 <VL53LX_get_preset_mode_timing_cfg+0xac>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_histo_mcps;
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_long_us;
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
		*pphasecal_config_timeout_us =
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_histo_us;
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_histo_us;
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	601a      	str	r2, [r3, #0]

	break;
 8002810:	e02c      	b.n	800286c <VL53LX_get_preset_mode_timing_cfg+0xb2>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_histo_mcps;
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_med_us;
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
		*pphasecal_config_timeout_us =
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_histo_us;
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_histo_us;
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	601a      	str	r2, [r3, #0]
	break;
 800283a:	e017      	b.n	800286c <VL53LX_get_preset_mode_timing_cfg+0xb2>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_histo_mcps;
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_short_us;
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
		*pphasecal_config_timeout_us =
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_histo_us;
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 8002856:	6a3b      	ldr	r3, [r7, #32]
 8002858:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_histo_us;
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	601a      	str	r2, [r3, #0]
	break;
 8002864:	e002      	b.n	800286c <VL53LX_get_preset_mode_timing_cfg+0xb2>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 8002866:	23fc      	movs	r3, #252	@ 0xfc
 8002868:	75fb      	strb	r3, [r7, #23]
		break;
 800286a:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800286c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002870:	4618      	mov	r0, r3
 8002872:	371c      	adds	r7, #28
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <VL53LX_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b096      	sub	sp, #88	@ 0x58
 8002880:	af06      	add	r7, sp, #24
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	460b      	mov	r3, r1
 8002888:	72fb      	strb	r3, [r7, #11]
 800288a:	4613      	mov	r3, r2
 800288c:	813b      	strh	r3, [r7, #8]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800288e:	2300      	movs	r3, #0
 8002890:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53LX_LLDriverData_t *pdev =
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3318      	adds	r3, #24
 8002898:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 80028a0:	637b      	str	r3, [r7, #52]	@ 0x34
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_hist_post_process_config_t *phistpostprocess =
 80028a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a4:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80028a8:	633b      	str	r3, [r7, #48]	@ 0x30
			&(pdev->histpostprocess);

	VL53LX_static_config_t        *pstatic       = &(pdev->stat_cfg);
 80028aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ac:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53LX_histogram_config_t     *phistogram    = &(pdev->hist_cfg);
 80028b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b4:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 80028b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80028ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028bc:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 80028c0:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53LX_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80028c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c4:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 80028c8:	623b      	str	r3, [r7, #32]
	VL53LX_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80028ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028cc:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 80028d0:	61fb      	str	r3, [r7, #28]
	VL53LX_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80028d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80028d8:	61bb      	str	r3, [r7, #24]
	VL53LX_zone_config_t          *pzone_cfg     = &(pdev->zone_cfg);
 80028da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028dc:	33c2      	adds	r3, #194	@ 0xc2
 80028de:	617b      	str	r3, [r7, #20]
	VL53LX_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 80028e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e2:	33f8      	adds	r3, #248	@ 0xf8
 80028e4:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	pdev->preset_mode                 = device_preset_mode;
 80028e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e8:	7afa      	ldrb	r2, [r7, #11]
 80028ea:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 80028ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028f0:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 80028f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028f6:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 80028f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80028fc:	615a      	str	r2, [r3, #20]



	VL53LX_init_ll_driver_state(
 80028fe:	2103      	movs	r1, #3
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f003 fcc9 	bl	8006298 <VL53LX_init_ll_driver_state>
			Dev,
			VL53LX_DEVICESTATE_SW_STANDBY);



	switch (device_preset_mode) {
 8002906:	7afb      	ldrb	r3, [r7, #11]
 8002908:	2b21      	cmp	r3, #33	@ 0x21
 800290a:	d02e      	beq.n	800296a <VL53LX_set_preset_mode+0xee>
 800290c:	2b21      	cmp	r3, #33	@ 0x21
 800290e:	dc40      	bgt.n	8002992 <VL53LX_set_preset_mode+0x116>
 8002910:	2b1b      	cmp	r3, #27
 8002912:	d002      	beq.n	800291a <VL53LX_set_preset_mode+0x9e>
 8002914:	2b1e      	cmp	r3, #30
 8002916:	d014      	beq.n	8002942 <VL53LX_set_preset_mode+0xc6>
 8002918:	e03b      	b.n	8002992 <VL53LX_set_preset_mode+0x116>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:

		status = VL53LX_preset_mode_histogram_long_range(
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	9304      	str	r3, [sp, #16]
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	9303      	str	r3, [sp, #12]
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	9302      	str	r3, [sp, #8]
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	6a3b      	ldr	r3, [r7, #32]
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002932:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002934:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002936:	f003 f9ec 	bl	8005d12 <VL53LX_preset_mode_histogram_long_range>
 800293a:	4603      	mov	r3, r0
 800293c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8002940:	e02b      	b.n	800299a <VL53LX_set_preset_mode+0x11e>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		status = VL53LX_preset_mode_histogram_medium_range(
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	9304      	str	r3, [sp, #16]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	9303      	str	r3, [sp, #12]
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	9302      	str	r3, [sp, #8]
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	9301      	str	r3, [sp, #4]
 8002952:	6a3b      	ldr	r3, [r7, #32]
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800295a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800295c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800295e:	f003 fa76 	bl	8005e4e <VL53LX_preset_mode_histogram_medium_range>
 8002962:	4603      	mov	r3, r0
 8002964:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8002968:	e017      	b.n	800299a <VL53LX_set_preset_mode+0x11e>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		status = VL53LX_preset_mode_histogram_short_range(
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	9304      	str	r3, [sp, #16]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	9303      	str	r3, [sp, #12]
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	9302      	str	r3, [sp, #8]
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002982:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002986:	f003 fb00 	bl	8005f8a <VL53LX_preset_mode_histogram_short_range>
 800298a:	4603      	mov	r3, r0
 800298c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8002990:	e003      	b.n	800299a <VL53LX_set_preset_mode+0x11e>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 8002992:	23fc      	movs	r3, #252	@ 0xfc
 8002994:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		break;
 8002998:	bf00      	nop

	}



	if (status == VL53LX_ERROR_NONE) {
 800299a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d105      	bne.n	80029ae <VL53LX_set_preset_mode+0x132>

		pstatic->dss_config__target_total_rate_mcps =
 80029a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a4:	893a      	ldrh	r2, [r7, #8]
 80029a6:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 80029a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029aa:	893a      	ldrh	r2, [r7, #8]
 80029ac:	831a      	strh	r2, [r3, #24]

	}



	if (status == VL53LX_ERROR_NONE)
 80029ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d108      	bne.n	80029c8 <VL53LX_set_preset_mode+0x14c>
		status =
			VL53LX_set_timeouts_us(
 80029b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f7ff fe00 	bl	80025c2 <VL53LX_set_timeouts_us>
 80029c2:	4603      	mov	r3, r0
 80029c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53LX_ERROR_NONE)
 80029c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d106      	bne.n	80029de <VL53LX_set_preset_mode+0x162>
		status =
			VL53LX_set_inter_measurement_period_ms(
 80029d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f7ff fdc7 	bl	8002566 <VL53LX_set_inter_measurement_period_ms>
 80029d8:	4603      	mov	r3, r0
 80029da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				inter_measurement_period_ms);



	V53L1_init_zone_results_structure(
			pdev->zone_cfg.active_zones+1,
 80029de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029e0:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
	V53L1_init_zone_results_structure(
 80029e4:	3301      	adds	r3, #1
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ea:	f503 73ea 	add.w	r3, r3, #468	@ 0x1d4
 80029ee:	4619      	mov	r1, r3
 80029f0:	4610      	mov	r0, r2
 80029f2:	f004 f867 	bl	8006ac4 <V53L1_init_zone_results_structure>
			&(pres->zone_results));

	LOG_FUNCTION_END(status);

	return status;
 80029f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3740      	adds	r7, #64	@ 0x40
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
	...

08002a04 <VL53LX_init_and_start_range>:

VL53LX_Error VL53LX_init_and_start_range(
	VL53LX_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53LX_DeviceConfigLevel       device_config_level)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b0d2      	sub	sp, #328	@ 0x148
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002a0e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a12:	6018      	str	r0, [r3, #0]
 8002a14:	4608      	mov	r0, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002a1c:	f2a3 1345 	subw	r3, r3, #325	@ 0x145
 8002a20:	4602      	mov	r2, r0
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002a28:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002a2c:	460a      	mov	r2, r1
 8002a2e:	701a      	strb	r2, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8002a36:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002a3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3318      	adds	r3, #24
 8002a42:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	VL53LX_LLDriverResults_t  *pres =
 8002a46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002a4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8002a54:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			VL53LXDevStructGetLLResultsHandle(Dev);

	uint8_t buffer[VL53LX_MAX_I2C_XFER_SIZE];

	VL53LX_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8002a58:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a5c:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 8002a60:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	VL53LX_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8002a64:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a68:	3348      	adds	r3, #72	@ 0x48
 8002a6a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53LX_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8002a6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a72:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 8002a76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53LX_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8002a7a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a7e:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 8002a82:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53LX_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8002a86:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a8a:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8002a8e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53LX_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8002a92:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002a96:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8002a9a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	VL53LX_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8002a9e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002aa2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8002aa6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	VL53LX_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 8002aaa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002aae:	332c      	adds	r3, #44	@ 0x2c
 8002ab0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 8002ab4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002ab8:	3348      	adds	r3, #72	@ 0x48
 8002aba:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 8002abe:	f107 030c 	add.w	r3, r7, #12
 8002ac2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	uint16_t i                          = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	uint16_t i2c_index                  = 0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	uint16_t i2c_buffer_offset_bytes    = 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

	LOG_FUNCTION_START("");


	pdev->measurement_mode = measurement_mode;
 8002ade:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002ae2:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8002ae6:	f2a2 1245 	subw	r2, r2, #325	@ 0x145
 8002aea:	7812      	ldrb	r2, [r2, #0]
 8002aec:	70da      	strb	r2, [r3, #3]



	psystem->system__mode_start =
		(psystem->system__mode_start &
 8002aee:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002af2:	791b      	ldrb	r3, [r3, #4]
 8002af4:	b25b      	sxtb	r3, r3
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	b25a      	sxtb	r2, r3
		VL53LX_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8002afc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002b00:	f2a3 1345 	subw	r3, r3, #325	@ 0x145
 8002b04:	f993 3000 	ldrsb.w	r3, [r3]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	b25b      	sxtb	r3, r3
 8002b0c:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 8002b0e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002b12:	711a      	strb	r2, [r3, #4]


	status =
		VL53LX_set_user_zone(
		Dev,
		&(pdev->zone_cfg.user_zones[pdev->ll_state.cfg_zone_id]));
 8002b14:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b18:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
		VL53LX_set_user_zone(
 8002b1c:	3336      	adds	r3, #54	@ 0x36
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002b24:	4413      	add	r3, r2
 8002b26:	1d9a      	adds	r2, r3, #6
 8002b28:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002b2c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b30:	4611      	mov	r1, r2
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	f7ff fde8 	bl	8002708 <VL53LX_set_user_zone>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147


	if (pdev->zone_cfg.active_zones > 0) {
 8002b3e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b42:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d019      	beq.n	8002b7e <VL53LX_init_and_start_range+0x17a>
		status =
		VL53LX_set_zone_dss_config(
		Dev,
		&(pres->zone_dyn_cfgs.VL53LX_p_003[pdev->ll_state.cfg_zone_id])
 8002b4a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b4e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002b52:	461a      	mov	r2, r3
		VL53LX_set_zone_dss_config(
 8002b54:	4613      	mov	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8002b60:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002b64:	4413      	add	r3, r2
 8002b66:	1c9a      	adds	r2, r3, #2
 8002b68:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002b6c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b70:	4611      	mov	r1, r2
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	f001 fb66 	bl	8004244 <VL53LX_set_zone_dss_config>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}




	if (((pdev->sys_ctrl.system__mode_start &
 8002b7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b82:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10d      	bne.n	8002baa <VL53LX_init_and_start_range+0x1a6>
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) == 0x00) &&
		(pdev->xtalk_cfg.global_crosstalk_compensation_enable
 8002b8e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) == 0x00) &&
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d107      	bne.n	8002baa <VL53LX_init_and_start_range+0x1a6>
				== 0x01)) {
		pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 8002b9a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b9e:	f8b3 22a4 	ldrh.w	r2, [r3, #676]	@ 0x2a4
		pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 8002ba2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002ba6:	f8a3 2316 	strh.w	r2, [r3, #790]	@ 0x316





	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF)
 8002baa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb2:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8002bb6:	2bff      	cmp	r3, #255	@ 0xff
 8002bb8:	d106      	bne.n	8002bc8 <VL53LX_init_and_start_range+0x1c4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 8002bba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2


	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002bc8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bd0:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d139      	bne.n	8002c4c <VL53LX_init_and_start_range+0x248>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8002bd8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002be0:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d131      	bne.n	8002c4c <VL53LX_init_and_start_range+0x248>

		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 8002be8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bec:	f893 2320 	ldrb.w	r2, [r3, #800]	@ 0x320
		pdev->low_power_auto_data.saved_interrupt_config =
 8002bf0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf8:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8002bfc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c00:	2220      	movs	r2, #32
 8002c02:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320

		if ((pdev->dyn_cfg.system__sequence_config & (
 8002c06:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c0a:	f893 335d 	ldrb.w	r3, [r3, #861]	@ 0x35d
 8002c0e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d109      	bne.n	8002c2a <VL53LX_init_and_start_range+0x226>
			VL53LX_SEQUENCE_MM1_EN | VL53LX_SEQUENCE_MM2_EN)) ==
				0x0) {
			pN->algo__part_to_part_range_offset_mm =
			(pN->mm_config__outer_offset_mm << 2);
 8002c16:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002c1a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
			pN->algo__part_to_part_range_offset_mm =
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	b21a      	sxth	r2, r3
 8002c22:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002c26:	825a      	strh	r2, [r3, #18]
 8002c28:	e003      	b.n	8002c32 <VL53LX_init_and_start_range+0x22e>
		} else {
			pN->algo__part_to_part_range_offset_mm = 0x0;
 8002c2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002c2e:	2200      	movs	r2, #0
 8002c30:	825a      	strh	r2, [r3, #18]
		}


		if (device_config_level <
 8002c32:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002c36:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d805      	bhi.n	8002c4c <VL53LX_init_and_start_range+0x248>
				VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 8002c40:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002c44:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002c48:	2205      	movs	r2, #5
 8002c4a:	701a      	strb	r2, [r3, #0]
				VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002c4c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c54:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d117      	bne.n	8002c8c <VL53LX_init_and_start_range+0x288>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8002c5c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c64:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d10f      	bne.n	8002c8c <VL53LX_init_and_start_range+0x288>

		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 8002c6c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c74:	f893 23f3 	ldrb.w	r2, [r3, #1011]	@ 0x3f3
		pdev->gen_cfg.system__interrupt_config_gpio =
 8002c78:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c7c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320


		device_config_level = VL53LX_DEVICECONFIGLEVEL_FULL;
 8002c80:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002c84:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002c88:	2206      	movs	r2, #6
 8002c8a:	701a      	strb	r2, [r3, #0]





	if (status == VL53LX_ERROR_NONE)
 8002c8c:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d109      	bne.n	8002ca8 <VL53LX_init_and_start_range+0x2a4>
		status = VL53LX_save_cfg_data(Dev);
 8002c94:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002c98:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	f005 ff7c 	bl	8008b9a <VL53LX_save_cfg_data>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147



	switch (device_config_level) {
 8002ca8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002cac:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	2b05      	cmp	r3, #5
 8002cb6:	d827      	bhi.n	8002d08 <VL53LX_init_and_start_range+0x304>
 8002cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <VL53LX_init_and_start_range+0x2bc>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002d01 	.word	0x08002d01
 8002cc4:	08002cf9 	.word	0x08002cf9
 8002cc8:	08002cf1 	.word	0x08002cf1
 8002ccc:	08002ce9 	.word	0x08002ce9
 8002cd0:	08002ce1 	.word	0x08002ce1
 8002cd4:	08002cd9 	.word	0x08002cd9
	case VL53LX_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53LX_STATIC_NVM_MANAGED_I2C_INDEX;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002cde:	e017      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53LX_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8002ce0:	230d      	movs	r3, #13
 8002ce2:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002ce6:	e013      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53LX_STATIC_CONFIG_I2C_INDEX;
 8002ce8:	2324      	movs	r3, #36	@ 0x24
 8002cea:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002cee:	e00f      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53LX_GENERAL_CONFIG_I2C_INDEX;
 8002cf0:	2344      	movs	r3, #68	@ 0x44
 8002cf2:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002cf6:	e00b      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53LX_TIMING_CONFIG_I2C_INDEX;
 8002cf8:	235a      	movs	r3, #90	@ 0x5a
 8002cfa:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002cfe:	e007      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53LX_DYNAMIC_CONFIG_I2C_INDEX;
 8002d00:	2371      	movs	r3, #113	@ 0x71
 8002d02:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002d06:	e003      	b.n	8002d10 <VL53LX_init_and_start_range+0x30c>
	default:
		i2c_index = VL53LX_SYSTEM_CONTROL_I2C_INDEX;
 8002d08:	2383      	movs	r3, #131	@ 0x83
 8002d0a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 8002d0e:	bf00      	nop
	}



	i2c_buffer_size_bytes =
 8002d10:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002d14:	f1c3 0388 	rsb	r3, r3, #136	@ 0x88
 8002d18:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
			VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			i2c_index;



	pbuffer = &buffer[0];
 8002d1c:	f107 030c 	add.w	r3, r7, #12
 8002d20:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (i = 0; i < i2c_buffer_size_bytes; i++)
 8002d24:	2300      	movs	r3, #0
 8002d26:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8002d2a:	e00b      	b.n	8002d44 <VL53LX_init_and_start_range+0x340>
		*pbuffer++ = 0;
 8002d2c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8002d36:	2200      	movs	r2, #0
 8002d38:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < i2c_buffer_size_bytes; i++)
 8002d3a:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8002d3e:	3301      	adds	r3, #1
 8002d40:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8002d44:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8002d48:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d3ed      	bcc.n	8002d2c <VL53LX_init_and_start_range+0x328>



	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_FULL &&
 8002d50:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002d54:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b05      	cmp	r3, #5
 8002d5c:	d917      	bls.n	8002d8e <VL53LX_init_and_start_range+0x38a>
 8002d5e:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d113      	bne.n	8002d8e <VL53LX_init_and_start_range+0x38a>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002d66:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002d6a:	f1c3 0301 	rsb	r3, r3, #1
 8002d6e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002d72:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_static_nvm_managed(
 8002d76:	f107 020c 	add.w	r2, r7, #12
 8002d7a:	4413      	add	r3, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	210b      	movs	r1, #11
 8002d80:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8002d84:	f00b f889 	bl	800de9a <VL53LX_i2c_encode_static_nvm_managed>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 8002d8e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002d92:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d917      	bls.n	8002dcc <VL53LX_init_and_start_range+0x3c8>
 8002d9c:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d113      	bne.n	8002dcc <VL53LX_init_and_start_range+0x3c8>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002da4:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002da8:	f1c3 030d 	rsb	r3, r3, #13
 8002dac:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002db0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_customer_nvm_managed(
 8002db4:	f107 020c 	add.w	r2, r7, #12
 8002db8:	4413      	add	r3, r2
 8002dba:	461a      	mov	r2, r3
 8002dbc:	2117      	movs	r1, #23
 8002dbe:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8002dc2:	f00b f946 	bl	800e052 <VL53LX_i2c_encode_customer_nvm_managed>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 8002dcc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002dd0:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d917      	bls.n	8002e0a <VL53LX_init_and_start_range+0x406>
 8002dda:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d113      	bne.n	8002e0a <VL53LX_init_and_start_range+0x406>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002de2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002de6:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 8002dea:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_static_config(
				pstatic,
				VL53LX_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002dee:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_static_config(
 8002df2:	f107 020c 	add.w	r2, r7, #12
 8002df6:	4413      	add	r3, r2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	2120      	movs	r1, #32
 8002dfc:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8002e00:	f00b fa89 	bl	800e316 <VL53LX_i2c_encode_static_config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 8002e0a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002e0e:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d917      	bls.n	8002e48 <VL53LX_init_and_start_range+0x444>
 8002e18:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d113      	bne.n	8002e48 <VL53LX_init_and_start_range+0x444>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002e20:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002e24:	f1c3 0344 	rsb	r3, r3, #68	@ 0x44
 8002e28:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_general_config(
				pgeneral,
				VL53LX_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002e2c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_general_config(
 8002e30:	f107 020c 	add.w	r2, r7, #12
 8002e34:	4413      	add	r3, r2
 8002e36:	461a      	mov	r2, r3
 8002e38:	2116      	movs	r1, #22
 8002e3a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8002e3e:	f00b fb4d 	bl	800e4dc <VL53LX_i2c_encode_general_config>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8002e48:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002e4c:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d917      	bls.n	8002e86 <VL53LX_init_and_start_range+0x482>
 8002e56:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d113      	bne.n	8002e86 <VL53LX_init_and_start_range+0x482>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002e5e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002e62:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8002e66:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_timing_config(
				ptiming,
				VL53LX_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002e6a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_timing_config(
 8002e6e:	f107 020c 	add.w	r2, r7, #12
 8002e72:	4413      	add	r3, r2
 8002e74:	461a      	mov	r2, r3
 8002e76:	2117      	movs	r1, #23
 8002e78:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8002e7c:	f00b fbb2 	bl	800e5e4 <VL53LX_i2c_encode_timing_config>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8002e86:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002e8a:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d036      	beq.n	8002f02 <VL53LX_init_and_start_range+0x4fe>
 8002e94:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d132      	bne.n	8002f02 <VL53LX_init_and_start_range+0x4fe>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002e9c:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002ea0:	f1c3 0371 	rsb	r3, r3, #113	@ 0x71
 8002ea4:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;


		if ((psystem->system__mode_start &
 8002ea8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002eac:	791b      	ldrb	r3, [r3, #4]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d017      	beq.n	8002ee6 <VL53LX_init_and_start_range+0x4e2>
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 =
					pstate->cfg_gph_id | 0x01;
 8002eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eba:	791b      	ldrb	r3, [r3, #4]
			pdynamic->system__grouped_parameter_hold_0 =
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ec6:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 =
					pstate->cfg_gph_id | 0x01;
 8002ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ecc:	791b      	ldrb	r3, [r3, #4]
			pdynamic->system__grouped_parameter_hold_1 =
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ed8:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   =
					pstate->cfg_gph_id;
 8002eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ede:	791a      	ldrb	r2, [r3, #4]
			pdynamic->system__grouped_parameter_hold   =
 8002ee0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ee4:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53LX_i2c_encode_dynamic_config(
				pdynamic,
				VL53LX_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002ee6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_dynamic_config(
 8002eea:	f107 020c 	add.w	r2, r7, #12
 8002eee:	4413      	add	r3, r2
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	2112      	movs	r1, #18
 8002ef4:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8002ef8:	f00b fbf6 	bl	800e6e8 <VL53LX_i2c_encode_dynamic_config>
 8002efc:	4603      	mov	r3, r0
 8002efe:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (status == VL53LX_ERROR_NONE) {
 8002f02:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d113      	bne.n	8002f32 <VL53LX_init_and_start_range+0x52e>

		i2c_buffer_offset_bytes =
 8002f0a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8002f0e:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 8002f12:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_system_control(
				psystem,
				VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002f16:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_system_control(
 8002f1a:	f107 020c 	add.w	r2, r7, #12
 8002f1e:	4413      	add	r3, r2
 8002f20:	461a      	mov	r2, r3
 8002f22:	2105      	movs	r1, #5
 8002f24:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8002f28:	f00b fc63 	bl	800e7f2 <VL53LX_i2c_encode_system_control>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}



	if (status == VL53LX_ERROR_NONE) {
 8002f32:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10f      	bne.n	8002f5a <VL53LX_init_and_start_range+0x556>
		status =
			VL53LX_WriteMulti(
 8002f3a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002f3e:	f107 020c 	add.w	r2, r7, #12
 8002f42:	f8b7 113c 	ldrh.w	r1, [r7, #316]	@ 0x13c
 8002f46:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8002f4a:	f5a0 70a2 	sub.w	r0, r0, #324	@ 0x144
 8002f4e:	6800      	ldr	r0, [r0, #0]
 8002f50:	f00d f82c 	bl	800ffac <VL53LX_WriteMulti>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				buffer,
				(uint32_t)i2c_buffer_size_bytes);
	}


	if (status == VL53LX_ERROR_NONE)
 8002f5a:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <VL53LX_init_and_start_range+0x572>
		status = VL53LX_update_ll_driver_rd_state(Dev);
 8002f62:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002f66:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	f003 f9c4 	bl	80062f8 <VL53LX_update_ll_driver_rd_state>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	if (status == VL53LX_ERROR_NONE)
 8002f76:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d109      	bne.n	8002f92 <VL53LX_init_and_start_range+0x58e>
		status = VL53LX_update_ll_driver_cfg_state(Dev);
 8002f7e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002f82:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f86:	6818      	ldr	r0, [r3, #0]
 8002f88:	f003 fb56 	bl	8006638 <VL53LX_update_ll_driver_cfg_state>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	LOG_FUNCTION_END(status);

	return status;
 8002f92:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <VL53LX_get_measurement_results>:


VL53LX_Error VL53LX_get_measurement_results(
	VL53LX_DEV                     Dev,
	VL53LX_DeviceResultsLevel      device_results_level)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b0c8      	sub	sp, #288	@ 0x120
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002faa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fae:	6018      	str	r0, [r3, #0]
 8002fb0:	460a      	mov	r2, r1
 8002fb2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002fb6:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8002fba:	701a      	strb	r2, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8002fc2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002fc6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	3318      	adds	r3, #24
 8002fce:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	uint8_t buffer[VL53LX_MAX_I2C_XFER_SIZE];

	VL53LX_system_results_t   *psystem_results = &(pdev->sys_results);
 8002fd2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002fd6:	f203 3366 	addw	r3, r3, #870	@ 0x366
 8002fda:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53LX_core_results_t     *pcore_results   = &(pdev->core_results);
 8002fde:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002fe2:	f241 3338 	movw	r3, #4920	@ 0x1338
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	VL53LX_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8002fec:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002ff0:	f241 335c 	movw	r3, #4956	@ 0x135c
 8002ff4:	4413      	add	r3, r2
 8002ff6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint16_t i2c_index               = VL53LX_SYSTEM_RESULTS_I2C_INDEX;
 8002ffa:	2388      	movs	r3, #136	@ 0x88
 8002ffc:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

	LOG_FUNCTION_START("");



	switch (device_results_level) {
 800300c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003010:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d008      	beq.n	800302c <VL53LX_get_measurement_results+0x8c>
 800301a:	2b02      	cmp	r3, #2
 800301c:	d10d      	bne.n	800303a <VL53LX_get_measurement_results+0x9a>
	case VL53LX_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800301e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8003022:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 8003026:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53LX_DEBUG_RESULTS_I2C_INDEX +
				VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800302a:	e00a      	b.n	8003042 <VL53LX_get_measurement_results+0xa2>
	case VL53LX_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800302c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8003030:	f1c3 03d5 	rsb	r3, r3, #213	@ 0xd5
 8003034:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53LX_CORE_RESULTS_I2C_INDEX +
				VL53LX_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8003038:	e003      	b.n	8003042 <VL53LX_get_measurement_results+0xa2>
	default:
		i2c_buffer_size_bytes =
 800303a:	232c      	movs	r3, #44	@ 0x2c
 800303c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 8003040:	bf00      	nop
	}



	if (status == VL53LX_ERROR_NONE)
 8003042:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10f      	bne.n	800306a <VL53LX_get_measurement_results+0xca>
		status =
			VL53LX_ReadMulti(
 800304a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800304e:	f107 0208 	add.w	r2, r7, #8
 8003052:	f8b7 110a 	ldrh.w	r1, [r7, #266]	@ 0x10a
 8003056:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 800305a:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 800305e:	6800      	ldr	r0, [r0, #0]
 8003060:	f00c ffda 	bl	8010018 <VL53LX_ReadMulti>
 8003064:	4603      	mov	r3, r0
 8003066:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);



	if (device_results_level >= VL53LX_DEVICERESULTSLEVEL_FULL &&
 800306a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800306e:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d917      	bls.n	80030a8 <VL53LX_get_measurement_results+0x108>
 8003078:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 800307c:	2b00      	cmp	r3, #0
 800307e:	d113      	bne.n	80030a8 <VL53LX_get_measurement_results+0x108>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8003080:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8003084:	f1c3 03d6 	rsb	r3, r3, #214	@ 0xd6
 8003088:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53LX_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53LX_i2c_decode_debug_results(
				VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800308c:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_debug_results(
 8003090:	f107 0208 	add.w	r2, r7, #8
 8003094:	4413      	add	r3, r2
 8003096:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800309a:	4619      	mov	r1, r3
 800309c:	2038      	movs	r0, #56	@ 0x38
 800309e:	f00b fd3a 	bl	800eb16 <VL53LX_i2c_decode_debug_results>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53LX_DEVICERESULTSLEVEL_UPTO_CORE &&
 80030a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030ac:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d017      	beq.n	80030e6 <VL53LX_get_measurement_results+0x146>
 80030b6:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d113      	bne.n	80030e6 <VL53LX_get_measurement_results+0x146>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80030be:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80030c2:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 80030c6:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53LX_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53LX_i2c_decode_core_results(
				VL53LX_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80030ca:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_core_results(
 80030ce:	f107 0208 	add.w	r2, r7, #8
 80030d2:	4413      	add	r3, r2
 80030d4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80030d8:	4619      	mov	r1, r3
 80030da:	2021      	movs	r0, #33	@ 0x21
 80030dc:	f00b fcba 	bl	800ea54 <VL53LX_i2c_decode_core_results>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pcore_results);
	}

	if (status == VL53LX_ERROR_NONE) {
 80030e6:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d110      	bne.n	8003110 <VL53LX_get_measurement_results+0x170>

		i2c_buffer_offset_bytes = 0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
		status =
			VL53LX_i2c_decode_system_results(
				VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80030f4:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_system_results(
 80030f8:	f107 0208 	add.w	r2, r7, #8
 80030fc:	4413      	add	r3, r2
 80030fe:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003102:	4619      	mov	r1, r3
 8003104:	202c      	movs	r0, #44	@ 0x2c
 8003106:	f00b fbaf 	bl	800e868 <VL53LX_i2c_decode_system_results>
 800310a:	4603      	mov	r3, r0
 800310c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 8003110:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
}
 8003114:	4618      	mov	r0, r3
 8003116:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <VL53LX_get_device_results>:

VL53LX_Error VL53LX_get_device_results(
	VL53LX_DEV                    Dev,
	VL53LX_DeviceResultsLevel     device_results_level,
	VL53LX_range_results_t       *prange_results)
{
 800311e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003122:	b0a0      	sub	sp, #128	@ 0x80
 8003124:	af06      	add	r7, sp, #24
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	460b      	mov	r3, r1
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	72fb      	strb	r3, [r7, #11]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800312e:	2300      	movs	r3, #0
 8003130:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	VL53LX_LLDriverData_t *pdev =
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3318      	adds	r3, #24
 8003138:	663b      	str	r3, [r7, #96]	@ 0x60
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8003140:	65fb      	str	r3, [r7, #92]	@ 0x5c
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_range_results_t   *presults =
 8003142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003144:	65bb      	str	r3, [r7, #88]	@ 0x58
			&(pres->range_results);
	VL53LX_zone_objects_t    *pobjects =
 8003146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003148:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800314c:	657b      	str	r3, [r7, #84]	@ 0x54
			&(pres->zone_results.VL53LX_p_003[0]);
	VL53LX_ll_driver_state_t *pstate   =
 800314e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003150:	332c      	adds	r3, #44	@ 0x2c
 8003152:	653b      	str	r3, [r7, #80]	@ 0x50
			&(pdev->ll_state);
	VL53LX_zone_config_t     *pzone_cfg =
 8003154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003156:	33c2      	adds	r3, #194	@ 0xc2
 8003158:	64fb      	str	r3, [r7, #76]	@ 0x4c
			&(pdev->zone_cfg);
	VL53LX_zone_hist_info_t  *phist_info =
 800315a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800315c:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 8003160:	64bb      	str	r3, [r7, #72]	@ 0x48
			&(pres->zone_hists.VL53LX_p_003[0]);

	VL53LX_dmax_calibration_data_t   dmax_cal;
	VL53LX_dmax_calibration_data_t *pdmax_cal = &dmax_cal;
 8003162:	f107 0314 	add.w	r3, r7, #20
 8003166:	647b      	str	r3, [r7, #68]	@ 0x44
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 8003168:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800316a:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 800316e:	643b      	str	r3, [r7, #64]	@ 0x40
	VL53LX_xtalk_config_t *pC = &(pdev->xtalk_cfg);
 8003170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003172:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003176:	63fb      	str	r3, [r7, #60]	@ 0x3c
	VL53LX_low_power_auto_data_t *pL = &(pdev->low_power_auto_data);
 8003178:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800317a:	f241 33f0 	movw	r3, #5104	@ 0x13f0
 800317e:	4413      	add	r3, r2
 8003180:	63bb      	str	r3, [r7, #56]	@ 0x38
	VL53LX_histogram_bin_data_t *pHD = &(pdev->hist_data);
 8003182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003184:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8003188:	637b      	str	r3, [r7, #52]	@ 0x34
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 800318a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800318c:	3348      	adds	r3, #72	@ 0x48
 800318e:	633b      	str	r3, [r7, #48]	@ 0x30
	VL53LX_zone_histograms_t *pZH = &(pres->zone_hists);
 8003190:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003192:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8003196:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53LX_xtalk_calibration_results_t *pXCR = &(pdev->xtalk_cal);
 8003198:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800319a:	f241 233c 	movw	r3, #4668	@ 0x123c
 800319e:	4413      	add	r3, r2
 80031a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_range_data_t *pdata;

	LOG_FUNCTION_START("");


	if ((pdev->sys_ctrl.system__mode_start &
 80031a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031a4:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 8291 	beq.w	80036d4 <VL53LX_get_device_results+0x5b6>
		 VL53LX_DEVICESCHEDULERMODE_HISTOGRAM)
		 == VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) {



		status = VL53LX_get_histogram_bin_data(
 80031b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031b4:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80031b8:	4619      	mov	r1, r3
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fbcc 	bl	8003958 <VL53LX_get_histogram_bin_data>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						&(pdev->hist_data));




		if (status == VL53LX_ERROR_NONE &&
 80031c6:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d118      	bne.n	8003200 <VL53LX_get_device_results+0xe2>
			pHD->number_of_ambient_bins == 0) {
 80031ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031d0:	7adb      	ldrb	r3, [r3, #11]
		if (status == VL53LX_ERROR_NONE &&
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d114      	bne.n	8003200 <VL53LX_get_device_results+0xe2>
			zid = pdev->ll_state.rd_zone_id;
 80031d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031d8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80031dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			status = VL53LX_hist_copy_and_scale_ambient_info(
			&(pZH->VL53LX_p_003[zid]),
 80031e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			status = VL53LX_hist_copy_and_scale_ambient_info(
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031e8:	4413      	add	r3, r2
 80031ea:	1d1a      	adds	r2, r3, #4
 80031ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031ee:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80031f2:	4619      	mov	r1, r3
 80031f4:	4610      	mov	r0, r2
 80031f6:	f004 f9d5 	bl	80075a4 <VL53LX_hist_copy_and_scale_ambient_info>
 80031fa:	4603      	mov	r3, r0
 80031fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			&(pdev->hist_data));
		}


		if (status != VL53LX_ERROR_NONE)
 8003200:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8003204:	2b00      	cmp	r3, #0
 8003206:	f040 8207 	bne.w	8003618 <VL53LX_get_device_results+0x4fa>
			goto UPDATE_DYNAMIC_CONFIG;

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 800320a:	f107 0313 	add.w	r3, r7, #19
 800320e:	4619      	mov	r1, r3
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f006 ff11 	bl	800a038 <VL53LX_compute_histo_merge_nb>
		if (histo_merge_nb == 0)
 8003216:	7cfb      	ldrb	r3, [r7, #19]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <VL53LX_get_device_results+0x102>
			histo_merge_nb = 1;
 800321c:	2301      	movs	r3, #1
 800321e:	74fb      	strb	r3, [r7, #19]
		idx = histo_merge_nb - 1;
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	3b01      	subs	r3, #1
 8003224:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (pdev->tuning_parms.tp_hist_merge == 1)
 8003228:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800322a:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800322e:	2b01      	cmp	r3, #1
 8003230:	d107      	bne.n	8003242 <VL53LX_get_device_results+0x124>
			pC->algo__crosstalk_compensation_plane_offset_kcps =
				pXCR->algo__xtalk_cpo_HistoMerge_kcps[idx];
 8003232:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003238:	3202      	adds	r2, #2
 800323a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			pC->algo__crosstalk_compensation_plane_offset_kcps =
 800323e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003240:	601a      	str	r2, [r3, #0]

		pHP->gain_factor =
			pdev->gain_cal.histogram_ranging_gain_factor;
 8003242:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003244:	f8b3 20ba 	ldrh.w	r2, [r3, #186]	@ 0xba
		pHP->gain_factor =
 8003248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800324a:	83da      	strh	r2, [r3, #30]

		pHP->algo__crosstalk_compensation_plane_offset_kcps =
		VL53LX_calc_crosstalk_plane_offset_with_margin(
 800324c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003252:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003256:	4619      	mov	r1, r3
 8003258:	4610      	mov	r0, r2
 800325a:	f004 f8ab 	bl	80073b4 <VL53LX_calc_crosstalk_plane_offset_with_margin>
 800325e:	4602      	mov	r2, r0
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
 8003260:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003262:	62da      	str	r2, [r3, #44]	@ 0x2c
		pC->algo__crosstalk_compensation_plane_offset_kcps,
		pC->histogram_mode_crosstalk_margin_kcps);

		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pC->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8003264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003266:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800326a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800326c:	861a      	strh	r2, [r3, #48]	@ 0x30
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pC->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800326e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003270:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8003274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003276:	865a      	strh	r2, [r3, #50]	@ 0x32

		pdev->dmax_cfg.ambient_thresh_sigma =
			pHP->ambient_thresh_sigma1;
 8003278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800327a:	799a      	ldrb	r2, [r3, #6]
		pdev->dmax_cfg.ambient_thresh_sigma =
 800327c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800327e:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
		pdev->dmax_cfg.min_ambient_thresh_events =
			pHP->min_ambient_thresh_events;
 8003282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003284:	68da      	ldr	r2, [r3, #12]
		pdev->dmax_cfg.min_ambient_thresh_events =
 8003286:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003288:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
		pdev->dmax_cfg.signal_total_events_limit =
			pHP->signal_total_events_limit;
 800328c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800328e:	695a      	ldr	r2, [r3, #20]
		pdev->dmax_cfg.signal_total_events_limit =
 8003290:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003292:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
		pdev->dmax_cfg.dss_config__target_total_rate_mcps =
			pdev->stat_cfg.dss_config__target_total_rate_mcps;
 8003296:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003298:	f8b3 22fe 	ldrh.w	r2, [r3, #766]	@ 0x2fe
		pdev->dmax_cfg.dss_config__target_total_rate_mcps =
 800329c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800329e:	f8a3 226c 	strh.w	r2, [r3, #620]	@ 0x26c
		pdev->dmax_cfg.dss_config__aperture_attenuation =
			pdev->gen_cfg.dss_config__aperture_attenuation;
 80032a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032a4:	f893 2331 	ldrb.w	r2, [r3, #817]	@ 0x331
		pdev->dmax_cfg.dss_config__aperture_attenuation =
 80032a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032aa:	f883 226e 	strb.w	r2, [r3, #622]	@ 0x26e

		pHP->algo__crosstalk_detect_max_valid_range_mm =
			pC->algo__crosstalk_detect_max_valid_range_mm;
 80032ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032b0:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
		pHP->algo__crosstalk_detect_max_valid_range_mm =
 80032b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b6:	86da      	strh	r2, [r3, #54]	@ 0x36
		pHP->algo__crosstalk_detect_min_valid_range_mm =
			pC->algo__crosstalk_detect_min_valid_range_mm;
 80032b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ba:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
		pHP->algo__crosstalk_detect_min_valid_range_mm =
 80032be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032c0:	869a      	strh	r2, [r3, #52]	@ 0x34
		pHP->algo__crosstalk_detect_max_valid_rate_kcps =
			pC->algo__crosstalk_detect_max_valid_rate_kcps;
 80032c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032c4:	8bda      	ldrh	r2, [r3, #30]
		pHP->algo__crosstalk_detect_max_valid_rate_kcps =
 80032c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032c8:	871a      	strh	r2, [r3, #56]	@ 0x38
		pHP->algo__crosstalk_detect_max_sigma_mm =
			pC->algo__crosstalk_detect_max_sigma_mm;
 80032ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032cc:	8c1a      	ldrh	r2, [r3, #32]
		pHP->algo__crosstalk_detect_max_sigma_mm =
 80032ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032d0:	875a      	strh	r2, [r3, #58]	@ 0x3a



		VL53LX_copy_rtn_good_spads_to_buffer(
 80032d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032d4:	f203 3292 	addw	r2, r3, #914	@ 0x392
 80032d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032da:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80032de:	4619      	mov	r1, r3
 80032e0:	4610      	mov	r0, r2
 80032e2:	f003 facf 	bl	8006884 <VL53LX_copy_rtn_good_spads_to_buffer>
				&(pdev->nvm_copy_data),
				&(pdev->rtn_good_spads[0]));



		switch (pdev->offset_correction_mode) {
 80032e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032e8:	795b      	ldrb	r3, [r3, #5]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d002      	beq.n	80032f4 <VL53LX_get_device_results+0x1d6>
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d02e      	beq.n	8003350 <VL53LX_get_device_results+0x232>
 80032f2:	e03d      	b.n	8003370 <VL53LX_get_device_results+0x252>

		case VL53LX_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS:
			tmp8 = pdev->gen_cfg.dss_config__aperture_attenuation;
 80032f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032f6:	f893 3331 	ldrb.w	r3, [r3, #817]	@ 0x331
 80032fa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

			VL53LX_hist_combine_mm1_mm2_offsets(
 80032fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003300:	f9b3 6014 	ldrsh.w	r6, [r3, #20]
 8003304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003306:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
 800330a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800330c:	f893 e3c2 	ldrb.w	lr, [r3, #962]	@ 0x3c2
 8003310:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003312:	f893 83c3 	ldrb.w	r8, [r3, #963]	@ 0x3c3
 8003316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003318:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800331c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800331e:	f892 20a9 	ldrb.w	r2, [r2, #169]	@ 0xa9
 8003322:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003324:	319c      	adds	r1, #156	@ 0x9c
 8003326:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003328:	f500 70ec 	add.w	r0, r0, #472	@ 0x1d8
 800332c:	f897 4025 	ldrb.w	r4, [r7, #37]	@ 0x25
 8003330:	b2a4      	uxth	r4, r4
 8003332:	6c3d      	ldr	r5, [r7, #64]	@ 0x40
 8003334:	351c      	adds	r5, #28
 8003336:	9505      	str	r5, [sp, #20]
 8003338:	9404      	str	r4, [sp, #16]
 800333a:	9003      	str	r0, [sp, #12]
 800333c:	9102      	str	r1, [sp, #8]
 800333e:	9201      	str	r2, [sp, #4]
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	4643      	mov	r3, r8
 8003344:	4672      	mov	r2, lr
 8003346:	4661      	mov	r1, ip
 8003348:	4630      	mov	r0, r6
 800334a:	f005 f889 	bl	8008460 <VL53LX_hist_combine_mm1_mm2_offsets>
			pHD->roi_config__user_roi_requested_global_xy_size,
			&(pdev->add_off_cal_data),
			&(pdev->rtn_good_spads[0]),
			(uint16_t)tmp8,
			&(pHP->range_offset_mm));
		break;
 800334e:	e013      	b.n	8003378 <VL53LX_get_device_results+0x25a>
		case VL53LX_OFFSETCORRECTIONMODE__PER_VCSEL_OFFSETS:
			select_offset_per_vcsel(
 8003350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003352:	331c      	adds	r3, #28
 8003354:	4619      	mov	r1, r3
 8003356:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003358:	f7fe fa9e 	bl	8001898 <select_offset_per_vcsel>
			pdev,
			&(pHP->range_offset_mm));
			pHP->range_offset_mm *= 4;
 800335c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8003362:	b29b      	uxth	r3, r3
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	b29b      	uxth	r3, r3
 8003368:	b21a      	sxth	r2, r3
 800336a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800336c:	839a      	strh	r2, [r3, #28]
		break;
 800336e:	e003      	b.n	8003378 <VL53LX_get_device_results+0x25a>
		default:
			pHP->range_offset_mm = 0;
 8003370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003372:	2200      	movs	r2, #0
 8003374:	839a      	strh	r2, [r3, #28]
		break;
 8003376:	bf00      	nop

		}



		if (status != VL53LX_ERROR_NONE)
 8003378:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800337c:	2b00      	cmp	r3, #0
 800337e:	f040 814d 	bne.w	800361c <VL53LX_get_device_results+0x4fe>
			goto UPDATE_DYNAMIC_CONFIG;


		VL53LX_calc_max_effective_spads(
 8003382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003384:	f893 00a8 	ldrb.w	r0, [r3, #168]	@ 0xa8
 8003388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800338a:	f893 10a9 	ldrb.w	r1, [r3, #169]	@ 0xa9
 800338e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003390:	f503 72ec 	add.w	r2, r3, #472	@ 0x1d8
		pHD->roi_config__user_roi_centre_spad,
		pHD->roi_config__user_roi_requested_global_xy_size,
		&(pdev->rtn_good_spads[0]),
		(uint16_t)pdev->gen_cfg.dss_config__aperture_attenuation,
 8003394:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003396:	f893 3331 	ldrb.w	r3, [r3, #817]	@ 0x331
		VL53LX_calc_max_effective_spads(
 800339a:	461c      	mov	r4, r3
 800339c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800339e:	f203 236a 	addw	r3, r3, #618	@ 0x26a
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	4623      	mov	r3, r4
 80033a6:	f005 fa00 	bl	80087aa <VL53LX_calc_max_effective_spads>
		&(pdev->dmax_cfg.max_effective_spads));

		status =
			VL53LX_get_dmax_calibration_data(
 80033aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033ac:	799b      	ldrb	r3, [r3, #6]
 80033ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033b0:	4619      	mov	r1, r3
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 ff83 	bl	80042be <VL53LX_get_dmax_calibration_data>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				Dev,
				pdev->dmax_mode,
				pdmax_cal);


		if (status != VL53LX_ERROR_NONE)
 80033be:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f040 812c 	bne.w	8003620 <VL53LX_get_device_results+0x502>
			goto UPDATE_DYNAMIC_CONFIG;

		status = VL53LX_ipp_hist_process_data(
 80033c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033ca:	f503 7515 	add.w	r5, r3, #596	@ 0x254
 80033ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033d0:	f503 7605 	add.w	r6, r3, #532	@ 0x214
 80033d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033d6:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80033da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033dc:	f202 521c 	addw	r2, r2, #1308	@ 0x51c
				pdmax_cal,
				&(pdev->dmax_cfg),
				&(pdev->histpostprocess),
				&(pdev->hist_data),
				&(pdev->xtalk_shapes),
				pdev->wArea1,
 80033e0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80033e2:	f501 51a0 	add.w	r1, r1, #5120	@ 0x1400
				pdev->wArea2,
 80033e6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80033e8:	f500 50d0 	add.w	r0, r0, #6656	@ 0x1a00
		status = VL53LX_ipp_hist_process_data(
 80033ec:	6dbc      	ldr	r4, [r7, #88]	@ 0x58
 80033ee:	9405      	str	r4, [sp, #20]
 80033f0:	f107 0413 	add.w	r4, r7, #19
 80033f4:	9404      	str	r4, [sp, #16]
 80033f6:	9003      	str	r0, [sp, #12]
 80033f8:	9102      	str	r1, [sp, #8]
 80033fa:	9201      	str	r2, [sp, #4]
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	4633      	mov	r3, r6
 8003400:	462a      	mov	r2, r5
 8003402:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f00d f815 	bl	8010434 <VL53LX_ipp_hist_process_data>
 800340a:	4603      	mov	r3, r0
 800340c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&histo_merge_nb,
				presults);

		if ((pdev->tuning_parms.tp_hist_merge == 1) &&
 8003410:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003412:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8003416:	2b01      	cmp	r3, #1
 8003418:	d150      	bne.n	80034bc <VL53LX_get_device_results+0x39e>
			(histo_merge_nb > 1))
 800341a:	7cfb      	ldrb	r3, [r7, #19]
		if ((pdev->tuning_parms.tp_hist_merge == 1) &&
 800341c:	2b01      	cmp	r3, #1
 800341e:	d94d      	bls.n	80034bc <VL53LX_get_device_results+0x39e>
		for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8003420:	2300      	movs	r3, #0
 8003422:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8003426:	e045      	b.n	80034b4 <VL53LX_get_device_results+0x396>
			pdata = &(presults->VL53LX_p_003[i]);
 8003428:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800342c:	224c      	movs	r2, #76	@ 0x4c
 800342e:	fb02 f303 	mul.w	r3, r2, r3
 8003432:	3310      	adds	r3, #16
 8003434:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003436:	4413      	add	r3, r2
 8003438:	3304      	adds	r3, #4
 800343a:	623b      	str	r3, [r7, #32]
			pdata->VL53LX_p_016 /= histo_merge_nb;
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	7cfa      	ldrb	r2, [r7, #19]
 8003442:	fbb3 f2f2 	udiv	r2, r3, r2
 8003446:	6a3b      	ldr	r3, [r7, #32]
 8003448:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->VL53LX_p_017 /= histo_merge_nb;
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344e:	7cfa      	ldrb	r2, [r7, #19]
 8003450:	fbb3 f2f2 	udiv	r2, r3, r2
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 /= histo_merge_nb;
 8003458:	6a3b      	ldr	r3, [r7, #32]
 800345a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345c:	7cfa      	ldrb	r2, [r7, #19]
 800345e:	fb93 f2f2 	sdiv	r2, r3, r2
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->peak_signal_count_rate_mcps /= histo_merge_nb;
 8003466:	6a3b      	ldr	r3, [r7, #32]
 8003468:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800346a:	461a      	mov	r2, r3
 800346c:	7cfb      	ldrb	r3, [r7, #19]
 800346e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003472:	b29a      	uxth	r2, r3
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->avg_signal_count_rate_mcps /= histo_merge_nb;
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800347c:	461a      	mov	r2, r3
 800347e:	7cfb      	ldrb	r3, [r7, #19]
 8003480:	fb92 f3f3 	sdiv	r3, r2, r3
 8003484:	b29a      	uxth	r2, r3
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->ambient_count_rate_mcps /= histo_merge_nb;
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800348e:	461a      	mov	r2, r3
 8003490:	7cfb      	ldrb	r3, [r7, #19]
 8003492:	fb92 f3f3 	sdiv	r3, r2, r3
 8003496:	b29a      	uxth	r2, r3
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->VL53LX_p_009 /= histo_merge_nb;
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a0:	7cfa      	ldrb	r2, [r7, #19]
 80034a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	639a      	str	r2, [r3, #56]	@ 0x38
		for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 80034aa:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80034ae:	3301      	adds	r3, #1
 80034b0:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80034b4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d9b5      	bls.n	8003428 <VL53LX_get_device_results+0x30a>
		}


		if (status != VL53LX_ERROR_NONE)
 80034bc:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f040 80af 	bne.w	8003624 <VL53LX_get_device_results+0x506>
			goto UPDATE_DYNAMIC_CONFIG;

		status = VL53LX_hist_wrap_dmax(
 80034c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034c8:	f503 7005 	add.w	r0, r3, #532	@ 0x214
 80034cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034ce:	f503 7171 	add.w	r1, r3, #964	@ 0x3c4
 80034d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034d4:	330e      	adds	r3, #14
 80034d6:	461a      	mov	r2, r3
 80034d8:	f004 ff8c 	bl	80083f4 <VL53LX_hist_wrap_dmax>
 80034dc:	4603      	mov	r3, r0
 80034de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&(pdev->histpostprocess),
				&(pdev->hist_data),
				&(presults->wrap_dmax_mm));


		if (status != VL53LX_ERROR_NONE)
 80034e2:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f040 809e 	bne.w	8003628 <VL53LX_get_device_results+0x50a>
			goto UPDATE_DYNAMIC_CONFIG;

		zid = pdev->ll_state.rd_zone_id;
 80034ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034ee:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80034f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
			Dev,
			&(pZH->VL53LX_p_003[zid]),
 80034f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034fe:	4413      	add	r3, r2
 8003500:	1d19      	adds	r1, r3, #4
			&(pres->zone_results.VL53LX_p_003[zid]),
 8003502:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	4413      	add	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 8003512:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003514:	4413      	add	r3, r2
 8003516:	f103 0208 	add.w	r2, r3, #8
 800351a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f004 fa94 	bl	8007a4a <VL53LX_hist_phase_consistency_check>
 8003522:	4603      	mov	r3, r0
 8003524:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			presults);


		if (status != VL53LX_ERROR_NONE)
 8003528:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800352c:	2b00      	cmp	r3, #0
 800352e:	d17d      	bne.n	800362c <VL53LX_get_device_results+0x50e>
			goto UPDATE_DYNAMIC_CONFIG;

		zid = pdev->ll_state.rd_zone_id;
 8003530:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003532:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
			Dev,
			&(pZH->VL53LX_p_003[zid]),
 800353a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003542:	4413      	add	r3, r2
 8003544:	1d19      	adds	r1, r3, #4
			&(pres->zone_results.VL53LX_p_003[zid]),
 8003546:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
 800354a:	4613      	mov	r3, r2
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	4413      	add	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 8003556:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003558:	4413      	add	r3, r2
 800355a:	f103 0208 	add.w	r2, r3, #8
 800355e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003560:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f004 feed 	bl	8008344 <VL53LX_hist_xmonitor_consistency_check>
 800356a:	4603      	mov	r3, r0
 800356c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			&(presults->xmonitor));


		if (status != VL53LX_ERROR_NONE)
 8003570:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8003574:	2b00      	cmp	r3, #0
 8003576:	d15b      	bne.n	8003630 <VL53LX_get_device_results+0x512>
			goto UPDATE_DYNAMIC_CONFIG;


		zid = pdev->ll_state.rd_zone_id;
 8003578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800357a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800357e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		pZH->max_zones    = VL53LX_MAX_USER_ZONES;
 8003582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003584:	2205      	movs	r2, #5
 8003586:	701a      	strb	r2, [r3, #0]
		pZH->active_zones =
				pdev->zone_cfg.active_zones+1;
 8003588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800358a:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 800358e:	3301      	adds	r3, #1
 8003590:	b2da      	uxtb	r2, r3
		pZH->active_zones =
 8003592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003594:	705a      	strb	r2, [r3, #1]
		pHD->zone_id       = zid;
 8003596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003598:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800359c:	709a      	strb	r2, [r3, #2]

		if (zid <
				pres->zone_results.max_zones) {
 800359e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035a0:	f893 31d4 	ldrb.w	r3, [r3, #468]	@ 0x1d4
		if (zid <
 80035a4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d222      	bcs.n	80035f2 <VL53LX_get_device_results+0x4d4>

			phist_info =
			&(pZH->VL53LX_p_003[zid]);
 80035ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			phist_info =
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035b4:	4413      	add	r3, r2
 80035b6:	3304      	adds	r3, #4
 80035b8:	64bb      	str	r3, [r7, #72]	@ 0x48

			phist_info->rd_device_state =
				pHD->rd_device_state;
 80035ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035bc:	785a      	ldrb	r2, [r3, #1]
			phist_info->rd_device_state =
 80035be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035c0:	701a      	strb	r2, [r3, #0]

			phist_info->number_of_ambient_bins =
				pHD->number_of_ambient_bins;
 80035c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c4:	7ada      	ldrb	r2, [r3, #11]
			phist_info->number_of_ambient_bins =
 80035c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035c8:	705a      	strb	r2, [r3, #1]

			phist_info->result__dss_actual_effective_spads =
			pHD->result__dss_actual_effective_spads;
 80035ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035cc:	f8b3 207c 	ldrh.w	r2, [r3, #124]	@ 0x7c
			phist_info->result__dss_actual_effective_spads =
 80035d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035d2:	805a      	strh	r2, [r3, #2]

			phist_info->VL53LX_p_005 =
				pHD->VL53LX_p_005;
 80035d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d6:	f893 2084 	ldrb.w	r2, [r3, #132]	@ 0x84
			phist_info->VL53LX_p_005 =
 80035da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035dc:	711a      	strb	r2, [r3, #4]

			phist_info->total_periods_elapsed =
				pHD->total_periods_elapsed;
 80035de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035e0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
			phist_info->total_periods_elapsed =
 80035e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035e6:	609a      	str	r2, [r3, #8]

			phist_info->ambient_events_sum =
				pHD->ambient_events_sum;
 80035e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ea:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
			phist_info->ambient_events_sum =
 80035ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035f0:	60da      	str	r2, [r3, #12]
		}



		if (status != VL53LX_ERROR_NONE)
 80035f2:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d11c      	bne.n	8003634 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;

		VL53LX_hist_copy_results_to_sys_and_core(
 80035fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035fc:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
 8003600:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003602:	f203 3166 	addw	r1, r3, #870	@ 0x366
 8003606:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003608:	f241 3338 	movw	r3, #4920	@ 0x1338
 800360c:	4413      	add	r3, r2
 800360e:	460a      	mov	r2, r1
 8003610:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003612:	f005 fa27 	bl	8008a64 <VL53LX_hist_copy_results_to_sys_and_core>
 8003616:	e00e      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003618:	bf00      	nop
 800361a:	e00c      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 800361c:	bf00      	nop
 800361e:	e00a      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003620:	bf00      	nop
 8003622:	e008      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003624:	bf00      	nop
 8003626:	e006      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003628:	bf00      	nop
 800362a:	e004      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 800362c:	bf00      	nop
 800362e:	e002      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003630:	bf00      	nop
 8003632:	e000      	b.n	8003636 <VL53LX_get_device_results+0x518>
			goto UPDATE_DYNAMIC_CONFIG;
 8003634:	bf00      	nop
				&(pdev->sys_results),
				&(pdev->core_results));


UPDATE_DYNAMIC_CONFIG:
		if (pzone_cfg->active_zones > 0) {
 8003636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003638:	785b      	ldrb	r3, [r3, #1]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d036      	beq.n	80036ac <VL53LX_get_device_results+0x58e>
			if (pstate->rd_device_state !=
 800363e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003640:	79db      	ldrb	r3, [r3, #7]
 8003642:	2b06      	cmp	r3, #6
 8003644:	d00a      	beq.n	800365c <VL53LX_get_device_results+0x53e>
				VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {
				if (status == VL53LX_ERROR_NONE) {
 8003646:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800364a:	2b00      	cmp	r3, #0
 800364c:	d106      	bne.n	800365c <VL53LX_get_device_results+0x53e>
					status = VL53LX_dynamic_zone_update(
 800364e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f005 fadb 	bl	8008c0c <VL53LX_dynamic_zone_update>
 8003656:	4603      	mov	r3, r0
 8003658:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						Dev, presults);
				}
			}


			for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 800365c:	2300      	movs	r3, #0
 800365e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8003662:	e015      	b.n	8003690 <VL53LX_get_device_results+0x572>
				pzone_cfg->bin_config[i] =
				((pdev->ll_state.cfg_internal_stream_count)
 8003664:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003666:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
						& 0x01) ?
 800366a:	f003 0301 	and.w	r3, r3, #1
				pzone_cfg->bin_config[i] =
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <VL53LX_get_device_results+0x558>
 8003672:	2103      	movs	r1, #3
 8003674:	e000      	b.n	8003678 <VL53LX_get_device_results+0x55a>
 8003676:	2101      	movs	r1, #1
 8003678:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800367c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800367e:	4413      	add	r3, r2
 8003680:	460a      	mov	r2, r1
 8003682:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8003686:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800368a:	3301      	adds	r3, #1
 800368c:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8003690:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8003694:	2b04      	cmp	r3, #4
 8003696:	d9e5      	bls.n	8003664 <VL53LX_get_device_results+0x546>
					VL53LX_ZONECONFIG_BINCONFIG__HIGHAMB :
					VL53LX_ZONECONFIG_BINCONFIG__LOWAMB;
			}

			if (status == VL53LX_ERROR_NONE)
 8003698:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800369c:	2b00      	cmp	r3, #0
 800369e:	d105      	bne.n	80036ac <VL53LX_get_device_results+0x58e>
				status = VL53LX_multizone_hist_bins_update(Dev);
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f005 fb2d 	bl	8008d00 <VL53LX_multizone_hist_bins_update>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

		}



		if (status == VL53LX_ERROR_NONE)
 80036ac:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d105      	bne.n	80036c0 <VL53LX_get_device_results+0x5a2>
			status = VL53LX_dynamic_xtalk_correction_corrector(Dev);
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f005 ffc9 	bl	800964c <VL53LX_dynamic_xtalk_correction_corrector>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&(pdev->hist_data),
				"get_device_results():pdev->lldata.hist_data.",
				VL53LX_TRACE_MODULE_HISTOGRAM_DATA);
#endif

		if (pdev->tuning_parms.tp_hist_merge == 1)
 80036c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036c2:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d151      	bne.n	800376e <VL53LX_get_device_results+0x650>
			pC->algo__crosstalk_compensation_plane_offset_kcps =
				pXCR->algo__xtalk_cpo_HistoMerge_kcps[0];
 80036ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036cc:	689a      	ldr	r2, [r3, #8]
			pC->algo__crosstalk_compensation_plane_offset_kcps =
 80036ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e04c      	b.n	800376e <VL53LX_get_device_results+0x650>
	} else {

		if (status == VL53LX_ERROR_NONE)
 80036d4:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d107      	bne.n	80036ec <VL53LX_get_device_results+0x5ce>
			status = VL53LX_get_measurement_results(
 80036dc:	7afb      	ldrb	r3, [r7, #11]
 80036de:	4619      	mov	r1, r3
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f7ff fc5d 	bl	8002fa0 <VL53LX_get_measurement_results>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							Dev,
							device_results_level);

		if (status == VL53LX_ERROR_NONE)
 80036ec:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10d      	bne.n	8003710 <VL53LX_get_device_results+0x5f2>
			VL53LX_copy_sys_and_core_results_to_range_results(
			(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 80036f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036f6:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
			VL53LX_copy_sys_and_core_results_to_range_results(
 80036fa:	4618      	mov	r0, r3
 80036fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036fe:	f203 3166 	addw	r1, r3, #870	@ 0x366
 8003702:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003704:	f241 3238 	movw	r2, #4920	@ 0x1338
 8003708:	441a      	add	r2, r3
 800370a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800370c:	f000 fc26 	bl	8003f5c <VL53LX_copy_sys_and_core_results_to_range_results>
			&(pdev->core_results),
			presults);



		if (pL->is_low_power_auto_mode == 1) {
 8003710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003712:	785b      	ldrb	r3, [r3, #1]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d12a      	bne.n	800376e <VL53LX_get_device_results+0x650>

			if ((status == VL53LX_ERROR_NONE) &&
 8003718:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10d      	bne.n	800373c <VL53LX_get_device_results+0x61e>
				(pL->low_power_auto_range_count == 0)) {
 8003720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003722:	789b      	ldrb	r3, [r3, #2]
			if ((status == VL53LX_ERROR_NONE) &&
 8003724:	2b00      	cmp	r3, #0
 8003726:	d109      	bne.n	800373c <VL53LX_get_device_results+0x61e>

				status =
				VL53LX_low_power_auto_setup_manual_calibration(
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f006 fbaa 	bl	8009e82 <VL53LX_low_power_auto_setup_manual_calibration>
 800372e:	4603      	mov	r3, r0
 8003730:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						Dev);
				pL->low_power_auto_range_count = 1;
 8003734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003736:	2201      	movs	r2, #1
 8003738:	709a      	strb	r2, [r3, #2]
 800373a:	e00a      	b.n	8003752 <VL53LX_get_device_results+0x634>
			} else if ((status == VL53LX_ERROR_NONE) &&
 800373c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8003740:	2b00      	cmp	r3, #0
 8003742:	d106      	bne.n	8003752 <VL53LX_get_device_results+0x634>
				(pL->low_power_auto_range_count == 1)) {
 8003744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003746:	789b      	ldrb	r3, [r3, #2]
			} else if ((status == VL53LX_ERROR_NONE) &&
 8003748:	2b01      	cmp	r3, #1
 800374a:	d102      	bne.n	8003752 <VL53LX_get_device_results+0x634>
				pL->low_power_auto_range_count = 2;
 800374c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800374e:	2202      	movs	r2, #2
 8003750:	709a      	strb	r2, [r3, #2]
			}


			if ((pL->low_power_auto_range_count != 0xFF) &&
 8003752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003754:	789b      	ldrb	r3, [r3, #2]
 8003756:	2bff      	cmp	r3, #255	@ 0xff
 8003758:	d009      	beq.n	800376e <VL53LX_get_device_results+0x650>
 800375a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800375e:	2b00      	cmp	r3, #0
 8003760:	d105      	bne.n	800376e <VL53LX_get_device_results+0x650>
				(status == VL53LX_ERROR_NONE)) {
				status = VL53LX_low_power_auto_update_DSS(
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f006 fbdf 	bl	8009f26 <VL53LX_low_power_auto_update_DSS>
 8003768:	4603      	mov	r3, r0
 800376a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

	}


	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800376e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003770:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003774:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003776:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8003778:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800377a:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 800377e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003780:	705a      	strb	r2, [r3, #1]
	presults->zone_id          = pdev->ll_state.rd_zone_id;
 8003782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003784:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 8003788:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800378a:	709a      	strb	r2, [r3, #2]

	if (status == VL53LX_ERROR_NONE) {
 800378c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8003790:	2b00      	cmp	r3, #0
 8003792:	f040 80b0 	bne.w	80038f6 <VL53LX_get_device_results+0x7d8>


		pres->zone_results.max_zones    = VL53LX_MAX_USER_ZONES;
 8003796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003798:	2205      	movs	r2, #5
 800379a:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		pres->zone_results.active_zones = pdev->zone_cfg.active_zones+1;
 800379e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037a0:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 80037a4:	3301      	adds	r3, #1
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037aa:	f883 21d5 	strb.w	r2, [r3, #469]	@ 0x1d5
		zid = pdev->ll_state.rd_zone_id;
 80037ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037b0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80037b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (zid < pres->zone_results.max_zones) {
 80037b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037ba:	f893 31d4 	ldrb.w	r3, [r3, #468]	@ 0x1d4
 80037be:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80037c2:	429a      	cmp	r2, r3
 80037c4:	f080 8097 	bcs.w	80038f6 <VL53LX_get_device_results+0x7d8>

			pobjects =
			&(pres->zone_results.VL53LX_p_003[zid]);
 80037c8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
			pobjects =
 80037cc:	4613      	mov	r3, r2
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 80037d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80037da:	4413      	add	r3, r2
 80037dc:	3308      	adds	r3, #8
 80037de:	657b      	str	r3, [r7, #84]	@ 0x54

			pobjects->cfg_device_state  =
					presults->cfg_device_state;
 80037e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037e2:	781a      	ldrb	r2, [r3, #0]
			pobjects->cfg_device_state  =
 80037e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037e6:	701a      	strb	r2, [r3, #0]
			pobjects->rd_device_state   = presults->rd_device_state;
 80037e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037ea:	785a      	ldrb	r2, [r3, #1]
 80037ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ee:	705a      	strb	r2, [r3, #1]
			pobjects->zone_id           = presults->zone_id;
 80037f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037f2:	789a      	ldrb	r2, [r3, #2]
 80037f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f6:	709a      	strb	r2, [r3, #2]
			pobjects->stream_count      = presults->stream_count;
 80037f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037fa:	78da      	ldrb	r2, [r3, #3]
 80037fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037fe:	70da      	strb	r2, [r3, #3]



			pobjects->xmonitor.VL53LX_p_016 =
				presults->xmonitor.VL53LX_p_016;
 8003800:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003802:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
			pobjects->xmonitor.VL53LX_p_016 =
 8003806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003808:	639a      	str	r2, [r3, #56]	@ 0x38
			pobjects->xmonitor.VL53LX_p_017 =
				presults->xmonitor.VL53LX_p_017;
 800380a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800380c:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
			pobjects->xmonitor.VL53LX_p_017 =
 8003810:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003812:	63da      	str	r2, [r3, #60]	@ 0x3c
			pobjects->xmonitor.VL53LX_p_011 =
				presults->xmonitor.VL53LX_p_011;
 8003814:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003816:	f8b3 2184 	ldrh.w	r2, [r3, #388]	@ 0x184
			pobjects->xmonitor.VL53LX_p_011 =
 800381a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800381c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
			pobjects->xmonitor.range_status =
				presults->xmonitor.range_status;
 8003820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003822:	f893 218e 	ldrb.w	r2, [r3, #398]	@ 0x18e
			pobjects->xmonitor.range_status =
 8003826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

			pobjects->max_objects      = presults->max_results;
 800382c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800382e:	7c5a      	ldrb	r2, [r3, #17]
 8003830:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003832:	711a      	strb	r2, [r3, #4]
			pobjects->active_objects   = presults->active_results;
 8003834:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003836:	7c9a      	ldrb	r2, [r3, #18]
 8003838:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800383a:	715a      	strb	r2, [r3, #5]

			for (i = 0; i < presults->active_results; i++) {
 800383c:	2300      	movs	r3, #0
 800383e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8003842:	e052      	b.n	80038ea <VL53LX_get_device_results+0x7cc>
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
					presults->VL53LX_p_003[i].VL53LX_p_016;
 8003844:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
 8003848:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_016;
 800384c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800384e:	204c      	movs	r0, #76	@ 0x4c
 8003850:	fb00 f303 	mul.w	r3, r0, r3
 8003854:	440b      	add	r3, r1
 8003856:	3338      	adds	r3, #56	@ 0x38
 8003858:	6819      	ldr	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
 800385a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800385c:	4613      	mov	r3, r2
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	4413      	add	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4403      	add	r3, r0
 8003866:	3308      	adds	r3, #8
 8003868:	6019      	str	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
					presults->VL53LX_p_003[i].VL53LX_p_017;
 800386a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
 800386e:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_017;
 8003872:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003874:	204c      	movs	r0, #76	@ 0x4c
 8003876:	fb00 f303 	mul.w	r3, r0, r3
 800387a:	440b      	add	r3, r1
 800387c:	333c      	adds	r3, #60	@ 0x3c
 800387e:	6819      	ldr	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
 8003880:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003882:	4613      	mov	r3, r2
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4413      	add	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4403      	add	r3, r0
 800388c:	330c      	adds	r3, #12
 800388e:	6019      	str	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
					presults->VL53LX_p_003[i].VL53LX_p_011;
 8003890:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
 8003894:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_011;
 8003898:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800389a:	204c      	movs	r0, #76	@ 0x4c
 800389c:	fb00 f303 	mul.w	r3, r0, r3
 80038a0:	440b      	add	r3, r1
 80038a2:	3354      	adds	r3, #84	@ 0x54
 80038a4:	8818      	ldrh	r0, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
 80038a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038a8:	4613      	mov	r3, r2
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	3310      	adds	r3, #16
 80038b4:	4602      	mov	r2, r0
 80038b6:	801a      	strh	r2, [r3, #0]
				pobjects->VL53LX_p_003[i].range_status =
					presults->VL53LX_p_003[i].range_status;
 80038b8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].range_status =
 80038bc:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].range_status;
 80038c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80038c2:	204c      	movs	r0, #76	@ 0x4c
 80038c4:	fb00 f303 	mul.w	r3, r0, r3
 80038c8:	440b      	add	r3, r1
 80038ca:	335e      	adds	r3, #94	@ 0x5e
 80038cc:	7818      	ldrb	r0, [r3, #0]
				pobjects->VL53LX_p_003[i].range_status =
 80038ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038d0:	4613      	mov	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	3312      	adds	r3, #18
 80038dc:	4602      	mov	r2, r0
 80038de:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < presults->active_results; i++) {
 80038e0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80038e4:	3301      	adds	r3, #1
 80038e6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80038ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038ec:	7c9b      	ldrb	r3, [r3, #18]
 80038ee:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d3a6      	bcc.n	8003844 <VL53LX_get_device_results+0x726>
		}
	}



	memcpy(
 80038f6:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 80038fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f01b fcaa 	bl	801f256 <memcpy>
		presults,
		sizeof(VL53LX_range_results_t));



	if (status == VL53LX_ERROR_NONE)
 8003902:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8003906:	2b00      	cmp	r3, #0
 8003908:	d105      	bne.n	8003916 <VL53LX_get_device_results+0x7f8>
		status = VL53LX_check_ll_driver_rd_state(Dev);
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f002 fde2 	bl	80064d4 <VL53LX_check_ll_driver_rd_state>
 8003910:	4603      	mov	r3, r0
 8003912:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53LX_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8003916:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 800391a:	4618      	mov	r0, r3
 800391c:	3768      	adds	r7, #104	@ 0x68
 800391e:	46bd      	mov	sp, r7
 8003920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003924 <VL53LX_clear_interrupt_and_enable_next_range>:


VL53LX_Error VL53LX_clear_interrupt_and_enable_next_range(
	VL53LX_DEV        Dev,
	uint8_t           measurement_mode)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	70fb      	strb	r3, [r7, #3]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 8003930:	2300      	movs	r3, #0
 8003932:	73fb      	strb	r3, [r7, #15]





	if (status == VL53LX_ERROR_NONE)
 8003934:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d107      	bne.n	800394c <VL53LX_clear_interrupt_and_enable_next_range+0x28>
		status = VL53LX_init_and_start_range(
 800393c:	78fb      	ldrb	r3, [r7, #3]
 800393e:	2203      	movs	r2, #3
 8003940:	4619      	mov	r1, r3
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff f85e 	bl	8002a04 <VL53LX_init_and_start_range>
 8003948:	4603      	mov	r3, r0
 800394a:	73fb      	strb	r3, [r7, #15]
				measurement_mode,
				VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800394c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <VL53LX_get_histogram_bin_data>:


VL53LX_Error VL53LX_get_histogram_bin_data(
		VL53LX_DEV                   Dev,
		VL53LX_histogram_bin_data_t *pdata)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b0d2      	sub	sp, #328	@ 0x148
 800395c:	af00      	add	r7, sp, #0
 800395e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003962:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003966:	6018      	str	r0, [r3, #0]
 8003968:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800396c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003970:	6019      	str	r1, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8003972:	2300      	movs	r3, #0
 8003974:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	VL53LX_LLDriverData_t *pdev =
 8003978:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800397c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	3318      	adds	r3, #24
 8003984:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 8003988:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800398c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8003996:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_zone_private_dyn_cfg_t *pzone_dyn_cfg;

	VL53LX_static_nvm_managed_t   *pstat_nvm = &(pdev->stat_nvm);
 800399a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800399e:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 80039a2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53LX_static_config_t        *pstat_cfg = &(pdev->stat_cfg);
 80039a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80039aa:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 80039ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53LX_general_config_t       *pgen_cfg  = &(pdev->gen_cfg);
 80039b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80039b6:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 80039ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53LX_timing_config_t        *ptim_cfg  = &(pdev->tim_cfg);
 80039be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80039c2:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 80039c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53LX_range_results_t        *presults  = &(pres->range_results);
 80039ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80039ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

	uint8_t    buffer[VL53LX_MAX_I2C_XFER_SIZE];
	uint8_t   *pbuffer = &buffer[0];
 80039d2:	f107 030c 	add.w	r3, r7, #12
 80039d6:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	uint8_t    bin_23_0 = 0x00;
 80039da:	2300      	movs	r3, #0
 80039dc:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
	uint16_t   bin                      = 0;
 80039e0:	2300      	movs	r3, #0
 80039e2:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	uint16_t   i2c_buffer_offset_bytes  = 0;
 80039e6:	2300      	movs	r3, #0
 80039e8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
	uint16_t   encoded_timeout          = 0;
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c

	uint32_t   pll_period_us            = 0;
 80039f2:	2300      	movs	r3, #0
 80039f4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	uint32_t   periods_elapsed_tmp      = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t    i                        = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b

	int32_t    hist_merge				= 0;
 8003a04:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a08:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 8003a10:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10d      	bne.n	8003a34 <VL53LX_get_histogram_bin_data+0xdc>
		status = VL53LX_ReadMulti(
 8003a18:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a1c:	f5a3 70a2 	sub.w	r0, r3, #324	@ 0x144
 8003a20:	2353      	movs	r3, #83	@ 0x53
 8003a22:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8003a26:	2188      	movs	r1, #136	@ 0x88
 8003a28:	6800      	ldr	r0, [r0, #0]
 8003a2a:	f00c faf5 	bl	8010018 <VL53LX_ReadMulti>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
			pbuffer,
			VL53LX_HISTOGRAM_BIN_DATA_I2C_SIZE_BYTES);



	pdata->result__interrupt_status               = *(pbuffer +   0);
 8003a34:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003a38:	781a      	ldrb	r2, [r3, #0]
 8003a3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a3e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	pdata->result__range_status                   = *(pbuffer +   1);
 8003a48:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003a4c:	785a      	ldrb	r2, [r3, #1]
 8003a4e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a52:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	pdata->result__report_status                  = *(pbuffer +   2);
 8003a5c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003a60:	789a      	ldrb	r2, [r3, #2]
 8003a62:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a66:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	pdata->result__stream_count                   = *(pbuffer +   3);
 8003a70:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003a74:	78da      	ldrb	r2, [r3, #3]
 8003a76:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a7a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
	pdata->result__dss_actual_effective_spads =
		VL53LX_i2c_decode_uint16_t(2, pbuffer +   4);
 8003a84:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003a88:	3304      	adds	r3, #4
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	2002      	movs	r0, #2
 8003a8e:	f003 f9ec 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 8003a92:	4603      	mov	r3, r0
 8003a94:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads =
 8003a96:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003a9a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c



	i2c_buffer_offset_bytes =
 8003aa4:	234e      	movs	r3, #78	@ 0x4e
 8003aa6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_PHASECAL_RESULT__REFERENCE_PHASE -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pbuffer = &buffer[i2c_buffer_offset_bytes];
 8003aaa:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003aae:	f107 020c 	add.w	r2, r7, #12
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

	pdata->phasecal_result__reference_phase =
			VL53LX_i2c_decode_uint16_t(2, pbuffer);
 8003ab8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003abc:	2002      	movs	r0, #2
 8003abe:	f003 f9d4 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 8003ac6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003aca:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

	i2c_buffer_offset_bytes =
 8003ad4:	2350      	movs	r3, #80	@ 0x50
 8003ad6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_PHASECAL_RESULT__VCSEL_START -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pdata->phasecal_result__vcsel_start = buffer[i2c_buffer_offset_bytes];
 8003ada:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003ade:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003ae2:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003ae6:	5cd2      	ldrb	r2, [r2, r3]
 8003ae8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003aec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80



	pdev->dbg_results.phasecal_result__reference_phase =
			pdata->phasecal_result__reference_phase;
 8003af6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003afa:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f8b3 207e 	ldrh.w	r2, [r3, #126]	@ 0x7e
	pdev->dbg_results.phasecal_result__reference_phase =
 8003b04:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003b08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b0c:	f8a3 235c 	strh.w	r2, [r3, #860]	@ 0x35c
	pdev->dbg_results.phasecal_result__vcsel_start =
			pdata->phasecal_result__vcsel_start;
 8003b10:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003b14:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
	pdev->dbg_results.phasecal_result__vcsel_start =
 8003b1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003b22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b26:	f883 235e 	strb.w	r2, [r3, #862]	@ 0x35e



	i2c_buffer_offset_bytes =
 8003b2a:	2351      	movs	r3, #81	@ 0x51
 8003b2c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0_MSB -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	bin_23_0 = buffer[i2c_buffer_offset_bytes] << 2;
 8003b30:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003b34:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003b38:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003b3c:	5cd3      	ldrb	r3, [r2, r3]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b

	i2c_buffer_offset_bytes =
 8003b44:	2352      	movs	r3, #82	@ 0x52
 8003b46:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0_LSB -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	bin_23_0 += buffer[i2c_buffer_offset_bytes];
 8003b4a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003b4e:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003b52:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003b56:	5cd2      	ldrb	r2, [r2, r3]
 8003b58:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8003b5c:	4413      	add	r3, r2
 8003b5e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b

	i2c_buffer_offset_bytes =
 8003b62:	234d      	movs	r3, #77	@ 0x4d
 8003b64:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0 -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	buffer[i2c_buffer_offset_bytes] = bin_23_0;
 8003b68:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003b6c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003b70:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003b74:	f897 111b 	ldrb.w	r1, [r7, #283]	@ 0x11b
 8003b78:	54d1      	strb	r1, [r2, r3]



	i2c_buffer_offset_bytes =
 8003b7a:	2306      	movs	r3, #6
 8003b7c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_0_2 -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pbuffer = &buffer[i2c_buffer_offset_bytes];
 8003b80:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003b84:	f107 020c 	add.w	r2, r7, #12
 8003b88:	4413      	add	r3, r2
 8003b8a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (bin = 0; bin < VL53LX_HISTOGRAM_BUFFER_SIZE; bin++) {
 8003b8e:	2300      	movs	r3, #0
 8003b90:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8003b94:	e01a      	b.n	8003bcc <VL53LX_get_histogram_bin_data+0x274>
		pdata->bin_data[bin] =
			(int32_t)VL53LX_i2c_decode_uint32_t(3, pbuffer);
 8003b96:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003b9a:	2003      	movs	r0, #3
 8003b9c:	f003 fa04 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 8003ba0:	4603      	mov	r3, r0
		pdata->bin_data[bin] =
 8003ba2:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
			(int32_t)VL53LX_i2c_decode_uint32_t(3, pbuffer);
 8003ba6:	4619      	mov	r1, r3
		pdata->bin_data[bin] =
 8003ba8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003bac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	3206      	adds	r2, #6
 8003bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pbuffer += 3;
 8003bb8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003bbc:	3303      	adds	r3, #3
 8003bbe:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (bin = 0; bin < VL53LX_HISTOGRAM_BUFFER_SIZE; bin++) {
 8003bc2:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8003bcc:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8003bd0:	2b17      	cmp	r3, #23
 8003bd2:	d9e0      	bls.n	8003b96 <VL53LX_get_histogram_bin_data+0x23e>
	}




	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_HIST_MERGE, &hist_merge);
 8003bd4:	f107 0208 	add.w	r2, r7, #8
 8003bd8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003bdc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003be0:	f248 018d 	movw	r1, #32909	@ 0x808d
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	f000 fb95 	bl	8004314 <VL53LX_get_tuning_parm>

	if (pdata->result__stream_count == 0) {
 8003bea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003bee:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d118      	bne.n	8003c2e <VL53LX_get_histogram_bin_data+0x2d6>

		memset(pdev->multi_bins_rec, 0, sizeof(pdev->multi_bins_rec));
 8003bfc:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8003c00:	f641 4310 	movw	r3, #7184	@ 0x1c10
 8003c04:	4413      	add	r3, r2
 8003c06:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f01b fa7f 	bl	801f110 <memset>
		pdev->bin_rec_pos = 0;
 8003c12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003c16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
		pdev->pos_before_next_recom = 0;
 8003c20:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003c24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
	}

	if (hist_merge == 1)
 8003c2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c32:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d10b      	bne.n	8003c54 <VL53LX_get_histogram_bin_data+0x2fc>
		vl53lx_histo_merge(Dev, pdata);
 8003c3c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c40:	f5a3 72a4 	sub.w	r2, r3, #328	@ 0x148
 8003c44:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c48:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003c4c:	6811      	ldr	r1, [r2, #0]
 8003c4e:	6818      	ldr	r0, [r3, #0]
 8003c50:	f7fd ff1a 	bl	8001a88 <vl53lx_histo_merge>


	pdata->zone_id                 = pdev->ll_state.rd_zone_id;
 8003c54:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003c58:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 8003c5c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c60:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	709a      	strb	r2, [r3, #2]
	pdata->VL53LX_p_019               = 0;
 8003c68:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c6c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020             = VL53LX_HISTOGRAM_BUFFER_SIZE;
 8003c76:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c7a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2218      	movs	r2, #24
 8003c82:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021          = VL53LX_HISTOGRAM_BUFFER_SIZE;
 8003c84:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c88:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2218      	movs	r2, #24
 8003c90:	729a      	strb	r2, [r3, #10]

	pdata->cal_config__vcsel_start = pgen_cfg->cal_config__vcsel_start;
 8003c92:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003c96:	78da      	ldrb	r2, [r3, #3]
 8003c98:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003c9c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81



	pdata->vcsel_width =
		((uint16_t)pgen_cfg->global_config__vcsel_width) << 4;
 8003ca6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003caa:	799b      	ldrb	r3, [r3, #6]
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	b29a      	uxth	r2, r3
	pdata->vcsel_width =
 8003cb0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003cb4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	pdata->vcsel_width +=
 8003cbe:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003cc2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
		(uint16_t)pstat_cfg->ana_config__vcsel_pulse_width_offset;
 8003ccc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8003cd0:	7c12      	ldrb	r2, [r2, #16]
	pdata->vcsel_width +=
 8003cd2:	4413      	add	r3, r2
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003cda:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82


	pdata->VL53LX_p_015 =
		pstat_nvm->osc_measured__fast_osc__frequency;
 8003ce4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003ce8:	88da      	ldrh	r2, [r3, #6]
	pdata->VL53LX_p_015 =
 8003cea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003cee:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86



	VL53LX_hist_get_bin_sequence_config(Dev, pdata);
 8003cf8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003cfc:	f5a3 72a4 	sub.w	r2, r3, #328	@ 0x148
 8003d00:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003d04:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003d08:	6811      	ldr	r1, [r2, #0]
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	f003 fd3f 	bl	800778e <VL53LX_hist_get_bin_sequence_config>



	if (pdev->ll_state.rd_timing_status == 0) {
 8003d10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003d14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d115      	bne.n	8003d48 <VL53LX_get_histogram_bin_data+0x3f0>

		encoded_timeout =
			(ptim_cfg->range_config__timeout_macrop_a_hi << 8)
 8003d1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d20:	791b      	ldrb	r3, [r3, #4]
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	b29b      	uxth	r3, r3
			+ ptim_cfg->range_config__timeout_macrop_a_lo;
 8003d26:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8003d2a:	7952      	ldrb	r2, [r2, #5]
		encoded_timeout =
 8003d2c:	4413      	add	r3, r2
 8003d2e:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		pdata->VL53LX_p_005 =  ptim_cfg->range_config__vcsel_period_a;
 8003d32:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d36:	799a      	ldrb	r2, [r3, #6]
 8003d38:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003d3c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8003d46:	e014      	b.n	8003d72 <VL53LX_get_histogram_bin_data+0x41a>
	} else {

		encoded_timeout =
			(ptim_cfg->range_config__timeout_macrop_b_hi << 8)
 8003d48:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d4c:	79db      	ldrb	r3, [r3, #7]
 8003d4e:	021b      	lsls	r3, r3, #8
 8003d50:	b29b      	uxth	r3, r3
			+ ptim_cfg->range_config__timeout_macrop_b_lo;
 8003d52:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8003d56:	7a12      	ldrb	r2, [r2, #8]
		encoded_timeout =
 8003d58:	4413      	add	r3, r2
 8003d5a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		pdata->VL53LX_p_005 = ptim_cfg->range_config__vcsel_period_b;
 8003d5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d62:	7a5a      	ldrb	r2, [r3, #9]
 8003d64:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003d68:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	}



	pdata->number_of_ambient_bins  = 0;
 8003d72:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003d76:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	72da      	strb	r2, [r3, #11]

	for (i = 0; i < 6; i++) {
 8003d80:	2300      	movs	r3, #0
 8003d82:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
 8003d86:	e01f      	b.n	8003dc8 <VL53LX_get_histogram_bin_data+0x470>
		if ((pdata->bin_seq[i] & 0x07) == 0x07)
 8003d88:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003d8c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003d90:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	4413      	add	r3, r2
 8003d98:	7b1b      	ldrb	r3, [r3, #12]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	2b07      	cmp	r3, #7
 8003da0:	d10d      	bne.n	8003dbe <VL53LX_get_histogram_bin_data+0x466>
			pdata->number_of_ambient_bins  =
					pdata->number_of_ambient_bins + 0x04;
 8003da2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003da6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	7adb      	ldrb	r3, [r3, #11]
 8003dae:	3304      	adds	r3, #4
 8003db0:	b2da      	uxtb	r2, r3
			pdata->number_of_ambient_bins  =
 8003db2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003db6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	72da      	strb	r2, [r3, #11]
	for (i = 0; i < 6; i++) {
 8003dbe:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
 8003dc8:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003dcc:	2b05      	cmp	r3, #5
 8003dce:	d9db      	bls.n	8003d88 <VL53LX_get_histogram_bin_data+0x430>
	}

	pdata->total_periods_elapsed =
		VL53LX_decode_timeout(encoded_timeout);
 8003dd0:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f003 fb56 	bl	8007486 <VL53LX_decode_timeout>
 8003dda:	4602      	mov	r2, r0
	pdata->total_periods_elapsed =
 8003ddc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003de0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88




	pll_period_us =
		VL53LX_calc_pll_period_us(pdata->VL53LX_p_015);
 8003dea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003dee:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f006 f95d 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 8003dfe:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114



	periods_elapsed_tmp = pdata->total_periods_elapsed + 1;
 8003e02:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e06:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e10:	3301      	adds	r3, #1
 8003e12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110


	pdata->peak_duration_us =
		VL53LX_duration_maths(
			pll_period_us,
			(uint32_t)pdata->vcsel_width,
 8003e16:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e1a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
		VL53LX_duration_maths(
 8003e24:	4619      	mov	r1, r3
 8003e26:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003e2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e2e:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8003e32:	f006 f958 	bl	800a0e6 <VL53LX_duration_maths>
 8003e36:	4602      	mov	r2, r0
	pdata->peak_duration_us =
 8003e38:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e3c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
			VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
			periods_elapsed_tmp);

	pdata->woi_duration_us     = 0;
 8003e46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e4a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90



	VL53LX_hist_calc_zero_distance_phase(pdata);
 8003e56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e5a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e5e:	6818      	ldr	r0, [r3, #0]
 8003e60:	f006 fa67 	bl	800a332 <VL53LX_hist_calc_zero_distance_phase>



	VL53LX_hist_estimate_ambient_from_ambient_bins(pdata);
 8003e64:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e68:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e6c:	6818      	ldr	r0, [r3, #0]
 8003e6e:	f006 fe80 	bl	800ab72 <VL53LX_hist_estimate_ambient_from_ambient_bins>



	pdata->cfg_device_state = pdev->ll_state.cfg_device_state;
 8003e72:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e76:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003e7a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e7e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	701a      	strb	r2, [r3, #0]
	pdata->rd_device_state  = pdev->ll_state.rd_device_state;
 8003e86:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003e8a:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8003e8e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e92:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	705a      	strb	r2, [r3, #1]



	pzone_dyn_cfg = &(pres->zone_dyn_cfgs.VL53LX_p_003[pdata->zone_id]);
 8003e9a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003e9e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	789b      	ldrb	r3, [r3, #2]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003eb4:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8003eb8:	4413      	add	r3, r2
 8003eba:	3302      	adds	r3, #2
 8003ebc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	pdata->roi_config__user_roi_centre_spad =
		pzone_dyn_cfg->roi_config__user_roi_centre_spad;
 8003ec0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ec4:	7a1a      	ldrb	r2, [r3, #8]
	pdata->roi_config__user_roi_centre_spad =
 8003ec6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003eca:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	pdata->roi_config__user_roi_requested_global_xy_size =
		pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size;
 8003ed4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ed8:	7a5a      	ldrb	r2, [r3, #9]
	pdata->roi_config__user_roi_requested_global_xy_size =
 8003eda:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003ede:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9



	presults->device_status = VL53LX_DEVICEERROR_NOUPDATE;
 8003ee8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003eec:	2200      	movs	r2, #0
 8003eee:	741a      	strb	r2, [r3, #16]



	switch (pdata->result__range_status &
 8003ef0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003ef4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8003efe:	f003 031f 	and.w	r3, r3, #31
 8003f02:	2b11      	cmp	r3, #17
 8003f04:	bf8c      	ite	hi
 8003f06:	2201      	movhi	r2, #1
 8003f08:	2200      	movls	r2, #0
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	2a00      	cmp	r2, #0
 8003f0e:	d11c      	bne.n	8003f4a <VL53LX_get_histogram_bin_data+0x5f2>
 8003f10:	4a11      	ldr	r2, [pc, #68]	@ (8003f58 <VL53LX_get_histogram_bin_data+0x600>)
 8003f12:	fa22 f303 	lsr.w	r3, r2, r3
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	bf14      	ite	ne
 8003f1e:	2301      	movne	r3, #1
 8003f20:	2300      	moveq	r3, #0
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d010      	beq.n	8003f4a <VL53LX_get_histogram_bin_data+0x5f2>
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53LX_DEVICEERROR_USERROICLIP:
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (pdata->result__range_status &
 8003f28:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003f2c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8003f36:	f003 031f 	and.w	r3, r3, #31
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f40:	741a      	strb	r2, [r3, #16]
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK);

		status = VL53LX_ERROR_RANGE_ERROR;
 8003f42:	23fa      	movs	r3, #250	@ 0xfa
 8003f44:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	break;
 8003f48:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8003f4a:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	0002200e 	.word	0x0002200e

08003f5c <VL53LX_copy_sys_and_core_results_to_range_results>:
void VL53LX_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53LX_system_results_t          *psys,
	VL53LX_core_results_t            *pcore,
	VL53LX_range_results_t           *presults)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b08b      	sub	sp, #44	@ 0x2c
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	VL53LX_range_data_t *pdata;
	int32_t range_mm = 0;
 8003f70:	2300      	movs	r3, #0
 8003f72:	61bb      	str	r3, [r7, #24]
	uint32_t tmpu32 = 0;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");



	presults->zone_id         = 0;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	709a      	strb	r2, [r3, #2]
	presults->stream_count    = psys->result__stream_count;
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	78da      	ldrb	r2, [r3, #3]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	70da      	strb	r2, [r3, #3]
	presults->wrap_dmax_mm    = 0;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	81da      	strh	r2, [r3, #14]
	presults->max_results     = VL53LX_MAX_RANGE_RESULTS;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2204      	movs	r2, #4
 8003f90:	745a      	strb	r2, [r3, #17]
	presults->active_results  = 1;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	2201      	movs	r2, #1
 8003f96:	749a      	strb	r2, [r3, #18]
	rpscr_crosstalk_corrected_mcps_sd0 =
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	8a1b      	ldrh	r3, [r3, #16]
 8003f9c:	82fb      	strh	r3, [r7, #22]
	psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
	rmmo_effective_spads_sd0 =
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	8a9b      	ldrh	r3, [r3, #20]
 8003fa2:	82bb      	strh	r3, [r7, #20]
			psys->result__mm_outer_actual_effective_spads_sd0;
	rmmi_effective_spads_sd0 =
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	8a5b      	ldrh	r3, [r3, #18]
 8003fa8:	827b      	strh	r3, [r7, #18]
			psys->result__mm_inner_actual_effective_spads_sd0;


	for (i = 0; i < VL53LX_MAX_AMBIENT_DMAX_VALUES; i++)
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003fb0:	e00b      	b.n	8003fca <VL53LX_copy_sys_and_core_results_to_range_results+0x6e>
		presults->VL53LX_p_022[i] = 0;
 8003fb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	4413      	add	r3, r2
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	809a      	strh	r2, [r3, #4]
	for (i = 0; i < VL53LX_MAX_AMBIENT_DMAX_VALUES; i++)
 8003fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003fca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d9ef      	bls.n	8003fb2 <VL53LX_copy_sys_and_core_results_to_range_results+0x56>

	pdata = &(presults->VL53LX_p_003[0]);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	3314      	adds	r3, #20
 8003fd6:	623b      	str	r3, [r7, #32]

	for (i = 0; i < 2; i++) {
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003fde:	e0fe      	b.n	80041de <VL53LX_copy_sys_and_core_results_to_range_results+0x282>

		pdata->range_id     = i;
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
 8003fe2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003fe6:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	2200      	movs	r2, #0
 8003fec:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	78db      	ldrb	r3, [r3, #3]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <VL53LX_copy_sys_and_core_results_to_range_results+0xb0>
			((psys->result__range_status &
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	785b      	ldrb	r3, [r3, #1]
 8003ffa:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 8003ffe:	2b09      	cmp	r3, #9
 8004000:	d104      	bne.n	800400c <VL53LX_copy_sys_and_core_results_to_range_results+0xb0>
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK) ==
			VL53LX_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status =
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	2213      	movs	r2, #19
 8004006:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
 800400a:	e007      	b.n	800401c <VL53LX_copy_sys_and_core_results_to_range_results+0xc0>
				VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
		} else {
			pdata->range_status =
				psys->result__range_status &
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	785b      	ldrb	r3, [r3, #1]
 8004010:	f003 031f 	and.w	r3, r3, #31
 8004014:	b2da      	uxtb	r2, r3
			pdata->range_status =
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;
		}

		pdata->VL53LX_p_012 = 0;
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	2200      	movs	r2, #0
 8004020:	721a      	strb	r2, [r3, #8]
		pdata->VL53LX_p_019    = 0;
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	2200      	movs	r2, #0
 8004026:	725a      	strb	r2, [r3, #9]
		pdata->VL53LX_p_023   = 0;
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	2200      	movs	r2, #0
 800402c:	729a      	strb	r2, [r3, #10]
		pdata->VL53LX_p_024     = 0;
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	2200      	movs	r2, #0
 8004032:	72da      	strb	r2, [r3, #11]
		pdata->VL53LX_p_013   = 0;
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	2200      	movs	r2, #0
 8004038:	731a      	strb	r2, [r3, #12]
		pdata->VL53LX_p_025    = 0;
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	2200      	movs	r2, #0
 800403e:	735a      	strb	r2, [r3, #13]

		switch (i) {
 8004040:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <VL53LX_copy_sys_and_core_results_to_range_results+0xf2>
 8004048:	2b01      	cmp	r3, #1
 800404a:	d05c      	beq.n	8004106 <VL53LX_copy_sys_and_core_results_to_range_results+0x1aa>
 800404c:	e0a8      	b.n	80041a0 <VL53LX_copy_sys_and_core_results_to_range_results+0x244>

		case 0:
			if (psys->result__report_status ==
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	789b      	ldrb	r3, [r3, #2]
 8004052:	2b07      	cmp	r3, #7
 8004054:	d103      	bne.n	800405e <VL53LX_copy_sys_and_core_results_to_range_results+0x102>
				VL53LX_DEVICEREPORTSTATUS_MM1)
				pdata->VL53LX_p_004 =
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	8a7a      	ldrh	r2, [r7, #18]
 800405a:	82da      	strh	r2, [r3, #22]
 800405c:	e00b      	b.n	8004076 <VL53LX_copy_sys_and_core_results_to_range_results+0x11a>
						rmmi_effective_spads_sd0;
			else if (psys->result__report_status ==
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	789b      	ldrb	r3, [r3, #2]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d103      	bne.n	800406e <VL53LX_copy_sys_and_core_results_to_range_results+0x112>
					VL53LX_DEVICEREPORTSTATUS_MM2)
				pdata->VL53LX_p_004 =
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	8aba      	ldrh	r2, [r7, #20]
 800406a:	82da      	strh	r2, [r3, #22]
 800406c:	e003      	b.n	8004076 <VL53LX_copy_sys_and_core_results_to_range_results+0x11a>
						rmmo_effective_spads_sd0;
			else
				pdata->VL53LX_p_004 =
				psys->result__dss_actual_effective_spads_sd0;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	889a      	ldrh	r2, [r3, #4]
				pdata->VL53LX_p_004 =
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	82da      	strh	r2, [r3, #22]

			pdata->peak_signal_count_rate_mcps =
 8004076:	6a3b      	ldr	r3, [r7, #32]
 8004078:	8afa      	ldrh	r2, [r7, #22]
 800407a:	861a      	strh	r2, [r3, #48]	@ 0x30
					rpscr_crosstalk_corrected_mcps_sd0;
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	869a      	strh	r2, [r3, #52]	@ 0x34




			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	895b      	ldrh	r3, [r3, #10]
 8004090:	015b      	lsls	r3, r3, #5
 8004092:	61fb      	str	r3, [r7, #28]
			if (tmpu32 > 0xFFFF)
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800409a:	d302      	bcc.n	80040a2 <VL53LX_copy_sys_and_core_results_to_range_results+0x146>
				tmpu32 = 0xFFFF;
 800409c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040a0:	61fb      	str	r3, [r7, #28]

			pdata->VL53LX_p_002 = (uint16_t)tmpu32;
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	879a      	strh	r2, [r3, #60]	@ 0x3c



			pdata->VL53LX_p_011 =
				psys->result__phase_sd0;
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	899a      	ldrh	r2, [r3, #12]
			pdata->VL53LX_p_011 =
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

			range_mm = (int32_t)(
			psys->result__final_crosstalk_corrected_range_mm_sd0);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	89db      	ldrh	r3, [r3, #14]
			range_mm = (int32_t)(
 80040b8:	61bb      	str	r3, [r7, #24]


			range_mm *= gain_factor;
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	61bb      	str	r3, [r7, #24]
			range_mm += 0x0400;
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80040ca:	61bb      	str	r3, [r7, #24]
			range_mm /= 0x0800;
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	da01      	bge.n	80040d6 <VL53LX_copy_sys_and_core_results_to_range_results+0x17a>
 80040d2:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80040d6:	12db      	asrs	r3, r3, #11
 80040d8:	61bb      	str	r3, [r7, #24]

			pdata->median_range_mm = (int16_t)range_mm;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	b21a      	sxth	r2, r3
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

			pdata->VL53LX_p_017 =
				pcore->result_core__ranging_total_events_sd0;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685a      	ldr	r2, [r3, #4]
			pdata->VL53LX_p_017 =
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 =
				pcore->result_core__signal_total_events_sd0;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689a      	ldr	r2, [r3, #8]
			pdata->VL53LX_p_010 =
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	619a      	str	r2, [r3, #24]
			pdata->VL53LX_p_016 =
				pcore->result_core__ambient_window_events_sd0;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681a      	ldr	r2, [r3, #0]
			pdata->VL53LX_p_016 =
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	625a      	str	r2, [r3, #36]	@ 0x24

			break;
 8004104:	e04c      	b.n	80041a0 <VL53LX_copy_sys_and_core_results_to_range_results+0x244>
		case 1:

			pdata->VL53LX_p_004 =
				psys->result__dss_actual_effective_spads_sd1;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	8b1a      	ldrh	r2, [r3, #24]
			pdata->VL53LX_p_004 =
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	82da      	strh	r2, [r3, #22]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->avg_signal_count_rate_mcps =
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800411c:	865a      	strh	r2, [r3, #50]	@ 0x32
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	869a      	strh	r2, [r3, #52]	@ 0x34




			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	8bdb      	ldrh	r3, [r3, #30]
 800412a:	015b      	lsls	r3, r3, #5
 800412c:	61fb      	str	r3, [r7, #28]
			if (tmpu32 > 0xFFFF)
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004134:	d302      	bcc.n	800413c <VL53LX_copy_sys_and_core_results_to_range_results+0x1e0>
				tmpu32 = 0xFFFF;
 8004136:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800413a:	61fb      	str	r3, [r7, #28]

			pdata->VL53LX_p_002 = (uint16_t)tmpu32;
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	b29a      	uxth	r2, r3
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	879a      	strh	r2, [r3, #60]	@ 0x3c



			pdata->VL53LX_p_011 =
				psys->result__phase_sd1;
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	8c1a      	ldrh	r2, [r3, #32]
			pdata->VL53LX_p_011 =
 8004148:	6a3b      	ldr	r3, [r7, #32]
 800414a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

			range_mm = (int32_t)(
			psys->result__final_crosstalk_corrected_range_mm_sd1);
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
			range_mm = (int32_t)(
 8004152:	61bb      	str	r3, [r7, #24]


			range_mm *= gain_factor;
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	fb02 f303 	mul.w	r3, r2, r3
 800415c:	61bb      	str	r3, [r7, #24]
			range_mm += 0x0400;
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004164:	61bb      	str	r3, [r7, #24]
			range_mm /= 0x0800;
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b00      	cmp	r3, #0
 800416a:	da01      	bge.n	8004170 <VL53LX_copy_sys_and_core_results_to_range_results+0x214>
 800416c:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8004170:	12db      	asrs	r3, r3, #11
 8004172:	61bb      	str	r3, [r7, #24]

			pdata->median_range_mm = (int16_t)range_mm;
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	b21a      	sxth	r2, r3
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

			pdata->VL53LX_p_017 =
				pcore->result_core__ranging_total_events_sd1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695a      	ldr	r2, [r3, #20]
			pdata->VL53LX_p_017 =
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 =
				pcore->result_core__signal_total_events_sd1;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699a      	ldr	r2, [r3, #24]
			pdata->VL53LX_p_010 =
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	619a      	str	r2, [r3, #24]
			pdata->VL53LX_p_016 =
				pcore->result_core__ambient_window_events_sd1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691a      	ldr	r2, [r3, #16]
			pdata->VL53LX_p_016 =
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	625a      	str	r2, [r3, #36]	@ 0x24

			break;
 800419e:	bf00      	nop
		}


		pdata->VL53LX_p_026    = pdata->VL53LX_p_011;
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80041a6:	6a3b      	ldr	r3, [r7, #32]
 80041a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
		pdata->VL53LX_p_027    = pdata->VL53LX_p_011;
 80041aa:	6a3b      	ldr	r3, [r7, #32]
 80041ac:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80041b0:	6a3b      	ldr	r3, [r7, #32]
 80041b2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
		pdata->min_range_mm = pdata->median_range_mm;
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
		pdata->max_range_mm = pdata->median_range_mm;
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

		pdata++;
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	334c      	adds	r3, #76	@ 0x4c
 80041d2:	623b      	str	r3, [r7, #32]
	for (i = 0; i < 2; i++) {
 80041d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041d8:	3301      	adds	r3, #1
 80041da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80041de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	f67f aefc 	bls.w	8003fe0 <VL53LX_copy_sys_and_core_results_to_range_results+0x84>
	}



	presults->device_status = VL53LX_DEVICEERROR_NOUPDATE;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2200      	movs	r2, #0
 80041ec:	741a      	strb	r2, [r3, #16]



	switch (psys->result__range_status &
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	785b      	ldrb	r3, [r3, #1]
 80041f2:	f003 031f 	and.w	r3, r3, #31
 80041f6:	2b11      	cmp	r3, #17
 80041f8:	bf8c      	ite	hi
 80041fa:	2201      	movhi	r2, #1
 80041fc:	2200      	movls	r2, #0
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	2a00      	cmp	r2, #0
 8004202:	d117      	bne.n	8004234 <VL53LX_copy_sys_and_core_results_to_range_results+0x2d8>
 8004204:	4a0e      	ldr	r2, [pc, #56]	@ (8004240 <VL53LX_copy_sys_and_core_results_to_range_results+0x2e4>)
 8004206:	fa22 f303 	lsr.w	r3, r2, r3
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	bf14      	ite	ne
 8004212:	2301      	movne	r3, #1
 8004214:	2300      	moveq	r3, #0
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00b      	beq.n	8004234 <VL53LX_copy_sys_and_core_results_to_range_results+0x2d8>
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53LX_DEVICEERROR_USERROICLIP:
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	785b      	ldrb	r3, [r3, #1]
 8004220:	f003 031f 	and.w	r3, r3, #31
 8004224:	b2da      	uxtb	r2, r3
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	741a      	strb	r2, [r3, #16]
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->VL53LX_p_003[0].range_status =
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			VL53LX_DEVICEERROR_NOUPDATE;
	break;
 8004232:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 8004234:	bf00      	nop
 8004236:	372c      	adds	r7, #44	@ 0x2c
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	0002200e 	.word	0x0002200e

08004244 <VL53LX_set_zone_dss_config>:


VL53LX_Error VL53LX_set_zone_dss_config(
	VL53LX_DEV                      Dev,
	VL53LX_zone_private_dyn_cfg_t  *pzone_dyn_cfg)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800424e:	2300      	movs	r3, #0
 8004250:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	3318      	adds	r3, #24
 8004256:	613b      	str	r3, [r7, #16]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	332c      	adds	r3, #44	@ 0x2c
 800425c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (pstate->cfg_device_state ==
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b05      	cmp	r3, #5
 8004264:	d109      	bne.n	800427a <VL53LX_set_zone_dss_config+0x36>
		VL53LX_DEVICESTATE_RANGING_DSS_MANUAL) {
		pdev->gen_cfg.dss_config__roi_mode_control =
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	2202      	movs	r2, #2
 800426a:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
		VL53LX_DSS_CONTROL__MODE_EFFSPADS;
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
			pzone_dyn_cfg->dss_requested_effective_spad_count;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	889a      	ldrh	r2, [r3, #4]
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
 8004278:	e003      	b.n	8004282 <VL53LX_set_zone_dss_config+0x3e>
	} else {
		pdev->gen_cfg.dss_config__roi_mode_control =
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DSS_CONTROL__MODE_TARGET_RATE;
	}

	LOG_FUNCTION_END(status);
	return status;
 8004282:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004286:	4618      	mov	r0, r3
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <VL53LX_set_dmax_mode>:


VL53LX_Error VL53LX_set_dmax_mode(
	VL53LX_DEV               Dev,
	VL53LX_DeviceDmaxMode    dmax_mode)
{
 8004292:	b480      	push	{r7}
 8004294:	b085      	sub	sp, #20
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	460b      	mov	r3, r1
 800429c:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3318      	adds	r3, #24
 80042a6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->dmax_mode = dmax_mode;
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	719a      	strb	r2, [r3, #6]

	LOG_FUNCTION_END(status);

	return status;
 80042ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <VL53LX_get_dmax_calibration_data>:

VL53LX_Error VL53LX_get_dmax_calibration_data(
	VL53LX_DEV                      Dev,
	VL53LX_DeviceDmaxMode           dmax_mode,
	VL53LX_dmax_calibration_data_t *pdmax_cal)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b086      	sub	sp, #24
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	60f8      	str	r0, [r7, #12]
 80042c6:	460b      	mov	r3, r1
 80042c8:	607a      	str	r2, [r7, #4]
 80042ca:	72fb      	strb	r3, [r7, #11]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80042cc:	2300      	movs	r3, #0
 80042ce:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t    *pdev =
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	3318      	adds	r3, #24
 80042d4:	613b      	str	r3, [r7, #16]
		VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	switch (dmax_mode) {
 80042d6:	7afb      	ldrb	r3, [r7, #11]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d009      	beq.n	80042f0 <VL53LX_get_dmax_calibration_data+0x32>
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d10f      	bne.n	8004300 <VL53LX_get_dmax_calibration_data+0x42>

	case VL53LX_DEVICEDMAXMODE__CUST_CAL_DATA:
		memcpy(
			pdmax_cal,
			&(pdev->cust_dmax_cal),
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	33ae      	adds	r3, #174	@ 0xae
		memcpy(
 80042e4:	220a      	movs	r2, #10
 80042e6:	4619      	mov	r1, r3
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f01a ffb4 	bl	801f256 <memcpy>
			sizeof(VL53LX_dmax_calibration_data_t));
	break;
 80042ee:	e00a      	b.n	8004306 <VL53LX_get_dmax_calibration_data+0x48>

	case VL53LX_DEVICEDMAXMODE__FMT_CAL_DATA:
		memcpy(
			pdmax_cal,
			&(pdev->fmt_dmax_cal),
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	33a4      	adds	r3, #164	@ 0xa4
		memcpy(
 80042f4:	220a      	movs	r2, #10
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f01a ffac 	bl	801f256 <memcpy>
			sizeof(VL53LX_dmax_calibration_data_t));
	break;
 80042fe:	e002      	b.n	8004306 <VL53LX_get_dmax_calibration_data+0x48>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 8004300:	23fc      	movs	r3, #252	@ 0xfc
 8004302:	75fb      	strb	r3, [r7, #23]
	break;
 8004304:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8004306:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <VL53LX_get_tuning_parm>:

VL53LX_Error VL53LX_get_tuning_parm(
	VL53LX_DEV                     Dev,
	VL53LX_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8004314:	b480      	push	{r7}
 8004316:	b089      	sub	sp, #36	@ 0x24
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	460b      	mov	r3, r1
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	817b      	strh	r3, [r7, #10]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8004322:	2300      	movs	r3, #0
 8004324:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3318      	adds	r3, #24
 800432a:	61bb      	str	r3, [r7, #24]
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8004332:	617b      	str	r3, [r7, #20]
	VL53LX_xtalkextract_config_t *pXC = &(pdev->xtalk_extract_cfg);
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800433a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800433c:	897b      	ldrh	r3, [r7, #10]
 800433e:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8004342:	2bb9      	cmp	r3, #185	@ 0xb9
 8004344:	f200 86ca 	bhi.w	80050dc <VL53LX_get_tuning_parm+0xdc8>
 8004348:	a201      	add	r2, pc, #4	@ (adr r2, 8004350 <VL53LX_get_tuning_parm+0x3c>)
 800434a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434e:	bf00      	nop
 8004350:	08004639 	.word	0x08004639
 8004354:	08004649 	.word	0x08004649
 8004358:	08004659 	.word	0x08004659
 800435c:	08004669 	.word	0x08004669
 8004360:	08004677 	.word	0x08004677
 8004364:	08004685 	.word	0x08004685
 8004368:	08004693 	.word	0x08004693
 800436c:	080046a1 	.word	0x080046a1
 8004370:	080046af 	.word	0x080046af
 8004374:	080046bd 	.word	0x080046bd
 8004378:	080046cb 	.word	0x080046cb
 800437c:	080046d7 	.word	0x080046d7
 8004380:	080046e5 	.word	0x080046e5
 8004384:	080046f3 	.word	0x080046f3
 8004388:	080046ff 	.word	0x080046ff
 800438c:	0800470d 	.word	0x0800470d
 8004390:	0800471b 	.word	0x0800471b
 8004394:	0800472b 	.word	0x0800472b
 8004398:	0800473b 	.word	0x0800473b
 800439c:	08004749 	.word	0x08004749
 80043a0:	08004759 	.word	0x08004759
 80043a4:	08004767 	.word	0x08004767
 80043a8:	08004777 	.word	0x08004777
 80043ac:	08004787 	.word	0x08004787
 80043b0:	08004797 	.word	0x08004797
 80043b4:	080047a7 	.word	0x080047a7
 80043b8:	080047b7 	.word	0x080047b7
 80043bc:	080047c7 	.word	0x080047c7
 80043c0:	080047d7 	.word	0x080047d7
 80043c4:	080047e7 	.word	0x080047e7
 80043c8:	080047f7 	.word	0x080047f7
 80043cc:	08004805 	.word	0x08004805
 80043d0:	08004815 	.word	0x08004815
 80043d4:	08004825 	.word	0x08004825
 80043d8:	08004835 	.word	0x08004835
 80043dc:	08004845 	.word	0x08004845
 80043e0:	08004855 	.word	0x08004855
 80043e4:	08004865 	.word	0x08004865
 80043e8:	08004875 	.word	0x08004875
 80043ec:	08004885 	.word	0x08004885
 80043f0:	08004895 	.word	0x08004895
 80043f4:	080048a5 	.word	0x080048a5
 80043f8:	080048b5 	.word	0x080048b5
 80043fc:	080048c5 	.word	0x080048c5
 8004400:	080048d5 	.word	0x080048d5
 8004404:	080048e5 	.word	0x080048e5
 8004408:	080048f3 	.word	0x080048f3
 800440c:	08004901 	.word	0x08004901
 8004410:	0800490f 	.word	0x0800490f
 8004414:	0800491d 	.word	0x0800491d
 8004418:	0800492b 	.word	0x0800492b
 800441c:	08004939 	.word	0x08004939
 8004420:	08004947 	.word	0x08004947
 8004424:	08004955 	.word	0x08004955
 8004428:	08004963 	.word	0x08004963
 800442c:	08004971 	.word	0x08004971
 8004430:	0800497f 	.word	0x0800497f
 8004434:	0800498d 	.word	0x0800498d
 8004438:	0800499b 	.word	0x0800499b
 800443c:	080049a9 	.word	0x080049a9
 8004440:	080049b7 	.word	0x080049b7
 8004444:	080049c5 	.word	0x080049c5
 8004448:	080049d3 	.word	0x080049d3
 800444c:	080049e1 	.word	0x080049e1
 8004450:	080049ef 	.word	0x080049ef
 8004454:	080049fd 	.word	0x080049fd
 8004458:	08004a0b 	.word	0x08004a0b
 800445c:	08004a19 	.word	0x08004a19
 8004460:	08004a27 	.word	0x08004a27
 8004464:	08004a35 	.word	0x08004a35
 8004468:	08004a43 	.word	0x08004a43
 800446c:	08004a51 	.word	0x08004a51
 8004470:	08004a5f 	.word	0x08004a5f
 8004474:	08004a6d 	.word	0x08004a6d
 8004478:	08004a79 	.word	0x08004a79
 800447c:	08004a87 	.word	0x08004a87
 8004480:	08004a95 	.word	0x08004a95
 8004484:	08004aa1 	.word	0x08004aa1
 8004488:	08004aad 	.word	0x08004aad
 800448c:	08004ab9 	.word	0x08004ab9
 8004490:	08004ac5 	.word	0x08004ac5
 8004494:	08004ad1 	.word	0x08004ad1
 8004498:	08004add 	.word	0x08004add
 800449c:	08004aeb 	.word	0x08004aeb
 80044a0:	08004af9 	.word	0x08004af9
 80044a4:	08004b07 	.word	0x08004b07
 80044a8:	08004b15 	.word	0x08004b15
 80044ac:	08004b23 	.word	0x08004b23
 80044b0:	08004b31 	.word	0x08004b31
 80044b4:	08004b3f 	.word	0x08004b3f
 80044b8:	08004b4d 	.word	0x08004b4d
 80044bc:	08004b5b 	.word	0x08004b5b
 80044c0:	08004b69 	.word	0x08004b69
 80044c4:	08004b77 	.word	0x08004b77
 80044c8:	08004b85 	.word	0x08004b85
 80044cc:	08004b93 	.word	0x08004b93
 80044d0:	08004ba1 	.word	0x08004ba1
 80044d4:	08004baf 	.word	0x08004baf
 80044d8:	08004bbd 	.word	0x08004bbd
 80044dc:	08004bcb 	.word	0x08004bcb
 80044e0:	08004bd9 	.word	0x08004bd9
 80044e4:	08004be7 	.word	0x08004be7
 80044e8:	08004bf5 	.word	0x08004bf5
 80044ec:	08004c03 	.word	0x08004c03
 80044f0:	08004c11 	.word	0x08004c11
 80044f4:	08004c1f 	.word	0x08004c1f
 80044f8:	08004c2d 	.word	0x08004c2d
 80044fc:	08004c3b 	.word	0x08004c3b
 8004500:	08004c49 	.word	0x08004c49
 8004504:	08004c57 	.word	0x08004c57
 8004508:	08004c65 	.word	0x08004c65
 800450c:	08004c73 	.word	0x08004c73
 8004510:	08004c81 	.word	0x08004c81
 8004514:	08004c8f 	.word	0x08004c8f
 8004518:	08004c9d 	.word	0x08004c9d
 800451c:	08004cab 	.word	0x08004cab
 8004520:	08004cb9 	.word	0x08004cb9
 8004524:	08004cc7 	.word	0x08004cc7
 8004528:	08004cd5 	.word	0x08004cd5
 800452c:	08004ce7 	.word	0x08004ce7
 8004530:	08004cf9 	.word	0x08004cf9
 8004534:	08004d0b 	.word	0x08004d0b
 8004538:	08004d1d 	.word	0x08004d1d
 800453c:	08004d2f 	.word	0x08004d2f
 8004540:	08004d41 	.word	0x08004d41
 8004544:	08004d53 	.word	0x08004d53
 8004548:	08004d65 	.word	0x08004d65
 800454c:	08004d77 	.word	0x08004d77
 8004550:	08004d89 	.word	0x08004d89
 8004554:	08004d9b 	.word	0x08004d9b
 8004558:	08004dad 	.word	0x08004dad
 800455c:	08004dbf 	.word	0x08004dbf
 8004560:	08004dd1 	.word	0x08004dd1
 8004564:	08004de3 	.word	0x08004de3
 8004568:	08004df5 	.word	0x08004df5
 800456c:	08004e07 	.word	0x08004e07
 8004570:	08004e19 	.word	0x08004e19
 8004574:	08004e2b 	.word	0x08004e2b
 8004578:	08004e39 	.word	0x08004e39
 800457c:	08004e47 	.word	0x08004e47
 8004580:	08004e55 	.word	0x08004e55
 8004584:	08004e63 	.word	0x08004e63
 8004588:	08004e71 	.word	0x08004e71
 800458c:	08004e7f 	.word	0x08004e7f
 8004590:	08004e8d 	.word	0x08004e8d
 8004594:	08004e9f 	.word	0x08004e9f
 8004598:	08004ead 	.word	0x08004ead
 800459c:	08004ebb 	.word	0x08004ebb
 80045a0:	08004ec9 	.word	0x08004ec9
 80045a4:	08004ed7 	.word	0x08004ed7
 80045a8:	08004ee5 	.word	0x08004ee5
 80045ac:	08004ef3 	.word	0x08004ef3
 80045b0:	08004f01 	.word	0x08004f01
 80045b4:	08004f0f 	.word	0x08004f0f
 80045b8:	08004f1d 	.word	0x08004f1d
 80045bc:	08004f2b 	.word	0x08004f2b
 80045c0:	08004f39 	.word	0x08004f39
 80045c4:	08004f47 	.word	0x08004f47
 80045c8:	08004f55 	.word	0x08004f55
 80045cc:	08004f63 	.word	0x08004f63
 80045d0:	08004f71 	.word	0x08004f71
 80045d4:	08004f7f 	.word	0x08004f7f
 80045d8:	08004f8d 	.word	0x08004f8d
 80045dc:	08004f9b 	.word	0x08004f9b
 80045e0:	08004fa9 	.word	0x08004fa9
 80045e4:	08004fb7 	.word	0x08004fb7
 80045e8:	08004fc5 	.word	0x08004fc5
 80045ec:	08004fd3 	.word	0x08004fd3
 80045f0:	08004fe1 	.word	0x08004fe1
 80045f4:	08004fef 	.word	0x08004fef
 80045f8:	08004ffd 	.word	0x08004ffd
 80045fc:	0800500b 	.word	0x0800500b
 8004600:	08005019 	.word	0x08005019
 8004604:	08005027 	.word	0x08005027
 8004608:	08005035 	.word	0x08005035
 800460c:	08005043 	.word	0x08005043
 8004610:	08005051 	.word	0x08005051
 8004614:	0800505f 	.word	0x0800505f
 8004618:	0800506d 	.word	0x0800506d
 800461c:	0800507b 	.word	0x0800507b
 8004620:	08005089 	.word	0x08005089
 8004624:	08005097 	.word	0x08005097
 8004628:	080050a5 	.word	0x080050a5
 800462c:	080050b3 	.word	0x080050b3
 8004630:	080050c1 	.word	0x080050c1
 8004634:	080050cf 	.word	0x080050cf

	case VL53LX_TUNINGPARM_VERSION:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800463e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	601a      	str	r2, [r3, #0]
	break;
 8004644:	f000 bd51 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 800464e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	601a      	str	r2, [r3, #0]
	break;
 8004654:	f000 bd49 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	f8b3 30fc 	ldrh.w	r3, [r3, #252]	@ 0xfc
 800465e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	601a      	str	r2, [r3, #0]
	break;
 8004664:	f000 bd41 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_ALGO_SELECT:
		*ptuning_parm_value =
				(int32_t)pHP->hist_algo_select;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	601a      	str	r2, [r3, #0]
	break;
 8004672:	f000 bd3a 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_TARGET_ORDER:
		*ptuning_parm_value =
				(int32_t)pHP->hist_target_order;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	785b      	ldrb	r3, [r3, #1]
 800467a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	601a      	str	r2, [r3, #0]
	break;
 8004680:	f000 bd33 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_FILTER_WOI_0:
		*ptuning_parm_value =
				(int32_t)pHP->filter_woi0;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	789b      	ldrb	r3, [r3, #2]
 8004688:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	601a      	str	r2, [r3, #0]
	break;
 800468e:	f000 bd2c 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_FILTER_WOI_1:
		*ptuning_parm_value =
				(int32_t)pHP->filter_woi1;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	78db      	ldrb	r3, [r3, #3]
 8004696:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	601a      	str	r2, [r3, #0]
	break;
 800469c:	f000 bd25 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_EST_METHOD:
		*ptuning_parm_value =
				(int32_t)pHP->hist_amb_est_method;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	791b      	ldrb	r3, [r3, #4]
 80046a4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	601a      	str	r2, [r3, #0]
	break;
 80046aa:	f000 bd1e 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_0:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_sigma0;
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	795b      	ldrb	r3, [r3, #5]
 80046b2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	601a      	str	r2, [r3, #0]
	break;
 80046b8:	f000 bd17 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_1:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_sigma1;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	799b      	ldrb	r3, [r3, #6]
 80046c0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	601a      	str	r2, [r3, #0]
	break;
 80046c6:	f000 bd10 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MIN_AMB_THRESH_EVENTS:
		*ptuning_parm_value =
				(int32_t)pHP->min_ambient_thresh_events;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	68da      	ldr	r2, [r3, #12]
		*ptuning_parm_value =
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	601a      	str	r2, [r3, #0]
	break;
 80046d2:	f000 bd0a 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_EVENTS_SCALER:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_events_scaler;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	891b      	ldrh	r3, [r3, #8]
 80046da:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	601a      	str	r2, [r3, #0]
	break;
 80046e0:	f000 bd03 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_NOISE_THRESHOLD:
		*ptuning_parm_value =
				(int32_t)pHP->noise_threshold;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	8a1b      	ldrh	r3, [r3, #16]
 80046e8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	601a      	str	r2, [r3, #0]
	break;
 80046ee:	f000 bcfc 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGNAL_TOTAL_EVENTS_LIMIT:
		*ptuning_parm_value =
				(int32_t)pHP->signal_total_events_limit;
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	695a      	ldr	r2, [r3, #20]
		*ptuning_parm_value =
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	601a      	str	r2, [r3, #0]
	break;
 80046fa:	f000 bcf6 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGMA_EST_REF_MM:
		*ptuning_parm_value =
				(int32_t)pHP->sigma_estimator__sigma_ref_mm;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	7e1b      	ldrb	r3, [r3, #24]
 8004702:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	601a      	str	r2, [r3, #0]
	break;
 8004708:	f000 bcef 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pHP->sigma_thresh;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	8b5b      	ldrh	r3, [r3, #26]
 8004710:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	601a      	str	r2, [r3, #0]
	break;
 8004716:	f000 bce8 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_GAIN_FACTOR:
		*ptuning_parm_value =
		(int32_t)pdev->gain_cal.histogram_ranging_gain_factor;
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	@ 0xba
 8004720:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	601a      	str	r2, [r3, #0]
	break;
 8004726:	f000 bce0 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_PHASE_TOLERANCE:
		*ptuning_parm_value =
	(int32_t)pHP->algo__consistency_check__phase_tolerance;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004730:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	601a      	str	r2, [r3, #0]
	break;
 8004736:	f000 bcd8 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_MIN_MAX_TOLERANCE_MM:
		*ptuning_parm_value =
	(int32_t)pHP->algo__consistency_check__min_max_tolerance;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800473e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	601a      	str	r2, [r3, #0]
	break;
 8004744:	f000 bcd1 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA:
		*ptuning_parm_value =
		(int32_t)pHP->algo__consistency_check__event_sigma;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800474e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	601a      	str	r2, [r3, #0]
	break;
 8004754:	f000 bcc9 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_MIN_SPAD_LIMIT:
		*ptuning_parm_value =
		(int32_t)pHP->algo__consistency_check__event_min_spad_count;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800475c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	601a      	str	r2, [r3, #0]
	break;
 8004762:	f000 bcc2 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_long;
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800476c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	601a      	str	r2, [r3, #0]
	break;
 8004772:	f000 bcba 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_med;
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800477c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	601a      	str	r2, [r3, #0]
	break;
 8004782:	f000 bcb2 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_short;
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800478c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	601a      	str	r2, [r3, #0]
	break;
 8004792:	f000 bcaa 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_long;
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 800479c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	601a      	str	r2, [r3, #0]
	break;
 80047a2:	f000 bca2 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_med;
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80047ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	601a      	str	r2, [r3, #0]
	break;
 80047b2:	f000 bc9a 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_short;
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80047bc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]
	break;
 80047c2:	f000 bc92 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_min_valid_range_mm);
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	f9b3 32a6 	ldrsh.w	r3, [r3, #678]	@ 0x2a6
		*ptuning_parm_value = (int32_t)(
 80047cc:	461a      	mov	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	601a      	str	r2, [r3, #0]
	break;
 80047d2:	f000 bc8a 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_max_valid_range_mm);
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	f9b3 32a8 	ldrsh.w	r3, [r3, #680]	@ 0x2a8
		*ptuning_parm_value = (int32_t)(
 80047dc:	461a      	mov	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	601a      	str	r2, [r3, #0]
	break;
 80047e2:	f000 bc82 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_SIGMA_MM:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.algo__crosstalk_detect_max_sigma_mm;
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	f8b3 32ac 	ldrh.w	r3, [r3, #684]	@ 0x2ac
 80047ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	601a      	str	r2, [r3, #0]
	break;
 80047f2:	f000 bc7a 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MIN_MAX_TOLERANCE:
		*ptuning_parm_value =
		(int32_t)pHP->algo__crosstalk_detect_min_max_tolerance;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	601a      	str	r2, [r3, #0]
	break;
 8004800:	f000 bc73 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_max_valid_rate_kcps);
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	f8b3 32aa 	ldrh.w	r3, [r3, #682]	@ 0x2aa
		*ptuning_parm_value = (int32_t)(
 800480a:	461a      	mov	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	601a      	str	r2, [r3, #0]
	break;
 8004810:	f000 bc6b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_EVENT_SIGMA:
		*ptuning_parm_value =
		(int32_t)pHP->algo__crosstalk_detect_event_sigma;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800481a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	601a      	str	r2, [r3, #0]
	break;
 8004820:	f000 bc63 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.histogram_mode_crosstalk_margin_kcps;
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	f9b3 329e 	ldrsh.w	r3, [r3, #670]	@ 0x29e
 800482a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	601a      	str	r2, [r3, #0]
	break;
 8004830:	f000 bc5b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800483a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	601a      	str	r2, [r3, #0]
	break;
 8004840:	f000 bc53 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800484a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	601a      	str	r2, [r3, #0]
	break;
 8004850:	f000 bc4b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 800485a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	601a      	str	r2, [r3, #0]
	break;
 8004860:	f000 bc43 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
		(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
 800486a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	601a      	str	r2, [r3, #0]
	break;
 8004870:	f000 bc3b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800487a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	601a      	str	r2, [r3, #0]
	break;
 8004880:	f000 bc33 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 800488a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	601a      	str	r2, [r3, #0]
	break;
 8004890:	f000 bc2b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 800489a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	601a      	str	r2, [r3, #0]
	break;
 80048a0:	f000 bc23 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 80048aa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	601a      	str	r2, [r3, #0]
	break;
 80048b0:	f000 bc1b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps);
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
		*ptuning_parm_value = (int32_t)(
 80048ba:	461a      	mov	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	601a      	str	r2, [r3, #0]
	break;
 80048c0:	f000 bc13 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	f8b3 3118 	ldrh.w	r3, [r3, #280]	@ 0x118
 80048ca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	601a      	str	r2, [r3, #0]
	break;
 80048d0:	f000 bc0b 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps);
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
		*ptuning_parm_value = (int32_t)(
 80048da:	461a      	mov	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	601a      	str	r2, [r3, #0]
	break;
 80048e0:	f000 bc03 	b.w	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80048ea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	601a      	str	r2, [r3, #0]
	break;
 80048f0:	e3fb      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 80048f8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	601a      	str	r2, [r3, #0]
	break;
 80048fe:	e3f4      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8004906:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	601a      	str	r2, [r3, #0]
	break;
 800490c:	e3ed      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f893 32a2 	ldrb.w	r3, [r3, #674]	@ 0x2a2
 8004914:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	601a      	str	r2, [r3, #0]
	break;
 800491a:	e3e6      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg;
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8004922:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	601a      	str	r2, [r3, #0]
	break;
 8004928:	e3df      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8004930:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	601a      	str	r2, [r3, #0]
	break;
 8004936:	e3d8      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800493e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	601a      	str	r2, [r3, #0]
	break;
 8004944:	e3d1      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	f9b3 32a0 	ldrsh.w	r3, [r3, #672]	@ 0x2a0
 800494c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	601a      	str	r2, [r3, #0]
	break;
 8004952:	e3ca      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800495a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	601a      	str	r2, [r3, #0]
	break;
 8004960:	e3c3      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8004968:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	601a      	str	r2, [r3, #0]
	break;
 800496e:	e3bc      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8004976:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	601a      	str	r2, [r3, #0]
	break;
 800497c:	e3b5      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8004984:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]
	break;
 800498a:	e3ae      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004992:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	601a      	str	r2, [r3, #0]
	break;
 8004998:	e3a7      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 80049a0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	601a      	str	r2, [r3, #0]
	break;
 80049a6:	e3a0      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80049ae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	601a      	str	r2, [r3, #0]
	break;
 80049b4:	e399      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_SIGNAL_THRESH_SIGMA:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.signal_thresh_sigma;
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	f893 3254 	ldrb.w	r3, [r3, #596]	@ 0x254
 80049bc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	601a      	str	r2, [r3, #0]
	break;
 80049c2:	e392      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_0:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[0];
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	f8b3 3260 	ldrh.w	r3, [r3, #608]	@ 0x260
 80049ca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	601a      	str	r2, [r3, #0]
	break;
 80049d0:	e38b      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_1:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[1];
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	f8b3 3262 	ldrh.w	r3, [r3, #610]	@ 0x262
 80049d8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	601a      	str	r2, [r3, #0]
	break;
 80049de:	e384      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_2:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[2];
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80049e6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	601a      	str	r2, [r3, #0]
	break;
 80049ec:	e37d      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_3:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[3];
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	f8b3 3266 	ldrh.w	r3, [r3, #614]	@ 0x266
 80049f4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	601a      	str	r2, [r3, #0]
	break;
 80049fa:	e376      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_4:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[4];
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	f8b3 3268 	ldrh.w	r3, [r3, #616]	@ 0x268
 8004a02:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	601a      	str	r2, [r3, #0]
	break;
 8004a08:	e36f      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
		(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8004a10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	601a      	str	r2, [r3, #0]
	break;
 8004a16:	e368      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.device_test_mode;
 8004a18:	69bb      	ldr	r3, [r7, #24]
 8004a1a:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 8004a1e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	601a      	str	r2, [r3, #0]
	break;
 8004a24:	e361      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.VL53LX_p_005;
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	f893 31f9 	ldrb.w	r3, [r3, #505]	@ 0x1f9
 8004a2c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	601a      	str	r2, [r3, #0]
	break;
 8004a32:	e35a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.timeout_us;
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 8004a3a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	601a      	str	r2, [r3, #0]
	break;
 8004a40:	e353      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8004a48:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	601a      	str	r2, [r3, #0]
	break;
 8004a4e:	e34c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8004a56:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	601a      	str	r2, [r3, #0]
	break;
 8004a5c:	e345      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8004a64:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	601a      	str	r2, [r3, #0]
	break;
 8004a6a:	e33e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_NUM_OF_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pXC->num_of_samples;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	7c1b      	ldrb	r3, [r3, #16]
 8004a70:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	601a      	str	r2, [r3, #0]
	break;
 8004a76:	e338      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MIN_FILTER_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_min_valid_range_mm;
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004a7e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	601a      	str	r2, [r3, #0]
	break;
 8004a84:	e331      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_FILTER_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_valid_range_mm;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8004a8c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	601a      	str	r2, [r3, #0]
	break;
 8004a92:	e32a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pXC->dss_config__target_total_rate_mcps;
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	881b      	ldrh	r3, [r3, #0]
 8004a98:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	601a      	str	r2, [r3, #0]
	break;
 8004a9e:	e324      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->phasecal_config_timeout_us;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	601a      	str	r2, [r3, #0]
	break;
 8004aaa:	e31e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_VALID_RATE_KCPS:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_valid_rate_kcps;
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	8adb      	ldrh	r3, [r3, #22]
 8004ab0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	601a      	str	r2, [r3, #0]
	break;
 8004ab6:	e318      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_SIGMA_THRESHOLD_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_sigma_mm;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	8b1b      	ldrh	r3, [r3, #24]
 8004abc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	601a      	str	r2, [r3, #0]
	break;
 8004ac2:	e312      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->mm_config_timeout_us;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	601a      	str	r2, [r3, #0]
	break;
 8004ace:	e30c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_BIN_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->range_config_timeout_us;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	601a      	str	r2, [r3, #0]
	break;
 8004ada:	e306      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8004ae2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	601a      	str	r2, [r3, #0]
	break;
 8004ae8:	e2ff      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8004af0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	601a      	str	r2, [r3, #0]
	break;
 8004af6:	e2f8      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8004afe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	601a      	str	r2, [r3, #0]
	break;
 8004b04:	e2f1      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8004b0c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	601a      	str	r2, [r3, #0]
	break;
 8004b12:	e2ea      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f893 32c0 	ldrb.w	r3, [r3, #704]	@ 0x2c0
 8004b1a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	601a      	str	r2, [r3, #0]
	break;
 8004b20:	e2e3      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	f893 32c1 	ldrb.w	r3, [r3, #705]	@ 0x2c1
 8004b28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	601a      	str	r2, [r3, #0]
	break;
 8004b2e:	e2dc      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 8004b36:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	601a      	str	r2, [r3, #0]
	break;
 8004b3c:	e2d5      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.dss_config__target_total_rate_mcps;
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8004b44:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	601a      	str	r2, [r3, #0]
	break;
 8004b4a:	e2ce      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
	(int32_t)pdev->zonecal_cfg.phasecal_config_timeout_us;
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004b52:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	601a      	str	r2, [r3, #0]
	break;
 8004b58:	e2c7      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_DSS_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.mm_config_timeout_us;
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8004b60:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	601a      	str	r2, [r3, #0]
	break;
 8004b66:	e2c0      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_NUM_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.phasecal_num_of_samples;
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	f8b3 32d4 	ldrh.w	r3, [r3, #724]	@ 0x2d4
 8004b6e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	601a      	str	r2, [r3, #0]
	break;
 8004b74:	e2b9      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.range_config_timeout_us;
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8004b7c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	601a      	str	r2, [r3, #0]
	break;
 8004b82:	e2b2      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_ZONE_NUM_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.zone_num_of_samples;
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	f8b3 32d6 	ldrh.w	r3, [r3, #726]	@ 0x2d6
 8004b8a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	601a      	str	r2, [r3, #0]
	break;
 8004b90:	e2ab      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.VL53LX_p_005;
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	f893 3209 	ldrb.w	r3, [r3, #521]	@ 0x209
 8004b98:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	601a      	str	r2, [r3, #0]
	break;
 8004b9e:	e2a4      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.vcsel_start;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	f893 320a 	ldrb.w	r3, [r3, #522]	@ 0x20a
 8004ba6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	601a      	str	r2, [r3, #0]
	break;
 8004bac:	e29d      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8004bb4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	601a      	str	r2, [r3, #0]
	break;
 8004bba:	e296      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 8004bc2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	601a      	str	r2, [r3, #0]
	break;
 8004bc8:	e28f      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_histo_mcps;
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f8b3 3126 	ldrh.w	r3, [r3, #294]	@ 0x126
 8004bd0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	601a      	str	r2, [r3, #0]
	break;
 8004bd6:	e288      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_histo_mz_mcps;
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 8004bde:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	601a      	str	r2, [r3, #0]
	break;
 8004be4:	e281      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	f8b3 312a 	ldrh.w	r3, [r3, #298]	@ 0x12a
 8004bec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	601a      	str	r2, [r3, #0]
	break;
 8004bf2:	e27a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8004bfa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	601a      	str	r2, [r3, #0]
	break;
 8004c00:	e273      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_LONG_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_long_us;
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004c08:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	601a      	str	r2, [r3, #0]
	break;
 8004c0e:	e26c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_MED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_med_us;
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8004c16:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	601a      	str	r2, [r3, #0]
	break;
 8004c1c:	e265      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_SHORT_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_short_us;
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8004c24:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	601a      	str	r2, [r3, #0]
	break;
 8004c2a:	e25e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_LONG_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_long_us;
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8004c32:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	601a      	str	r2, [r3, #0]
	break;
 8004c38:	e257      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_MED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_med_us;
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8004c40:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	601a      	str	r2, [r3, #0]
	break;
 8004c46:	e250      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_SHORT_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_short_us;
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8004c4e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	601a      	str	r2, [r3, #0]
	break;
 8004c54:	e249      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8004c5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	601a      	str	r2, [r3, #0]
	break;
 8004c62:	e242      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8004c6a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	601a      	str	r2, [r3, #0]
	break;
 8004c70:	e23b      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_histo_us;
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004c78:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	601a      	str	r2, [r3, #0]
	break;
 8004c7e:	e234      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_mz_us;
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8004c86:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	601a      	str	r2, [r3, #0]
	break;
 8004c8c:	e22d      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8004c94:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	601a      	str	r2, [r3, #0]
	break;
 8004c9a:	e226      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8004ca2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	601a      	str	r2, [r3, #0]
	break;
 8004ca8:	e21f      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_histo_us;
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8004cb0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	601a      	str	r2, [r3, #0]
	break;
 8004cb6:	e218      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_mz_us;
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8004cbe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	601a      	str	r2, [r3, #0]
	break;
 8004cc4:	e211      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8004ccc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	601a      	str	r2, [r3, #0]
	break;
 8004cd2:	e20a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_MARGIN:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_margin;
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cda:	f8b3 3398 	ldrh.w	r3, [r3, #920]	@ 0x398
 8004cde:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	601a      	str	r2, [r3, #0]
	break;
 8004ce4:	e201      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NOISE_MARGIN:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.noise_margin;
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cec:	f8d3 339c 	ldr.w	r3, [r3, #924]	@ 0x39c
 8004cf0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	601a      	str	r2, [r3, #0]
	break;
 8004cf6:	e1f8      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_xtalk_offset_limit;
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cfe:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004d02:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	601a      	str	r2, [r3, #0]
	break;
 8004d08:	e1ef      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_HI:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_xtalk_offset_limit_hi;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d10:	f893 33a4 	ldrb.w	r3, [r3, #932]	@ 0x3a4
 8004d14:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	601a      	str	r2, [r3, #0]
	break;
 8004d1a:	e1e6      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SAMPLE_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.sample_limit;
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d22:	f8d3 33a8 	ldr.w	r3, [r3, #936]	@ 0x3a8
 8004d26:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	601a      	str	r2, [r3, #0]
	break;
 8004d2c:	e1dd      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SINGLE_XTALK_DELTA:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.single_xtalk_delta;
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d34:	f8d3 33ac 	ldr.w	r3, [r3, #940]	@ 0x3ac
 8004d38:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	601a      	str	r2, [r3, #0]
	break;
 8004d3e:	e1d4      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_AVERAGED_XTALK_DELTA:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.averaged_xtalk_delta;
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d46:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 8004d4a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	601a      	str	r2, [r3, #0]
	break;
 8004d50:	e1cb      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_CLIP_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_corr_clip_limit;
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d58:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 8004d5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	601a      	str	r2, [r3, #0]
	break;
 8004d62:	e1c2      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SCALER_CALC_METHOD:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.scaler_calc_method;
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d6a:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8004d6e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	601a      	str	r2, [r3, #0]
	break;
 8004d74:	e1b9      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XGRADIENT_SCALER:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.x_gradient_scaler;
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d7c:	f9b3 33be 	ldrsh.w	r3, [r3, #958]	@ 0x3be
 8004d80:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	601a      	str	r2, [r3, #0]
	break;
 8004d86:	e1b0      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_YGRADIENT_SCALER:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.y_gradient_scaler;
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d8e:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	@ 0x3c0
 8004d92:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	601a      	str	r2, [r3, #0]
	break;
 8004d98:	e1a7      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_USER_SCALER_SET:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_scaler_set;
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004da0:	f893 33c2 	ldrb.w	r3, [r3, #962]	@ 0x3c2
 8004da4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	601a      	str	r2, [r3, #0]
	break;
 8004daa:	e19e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_COR_SINGLE_APPLY:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_corr_single_apply;
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004db2:	f893 3396 	ldrb.w	r3, [r3, #918]	@ 0x396
 8004db6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	601a      	str	r2, [r3, #0]
	break;
 8004dbc:	e195      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_AMB_THRESHOLD:
		*ptuning_parm_value = (int32_t)(
		pdev->smudge_correct_config.smudge_corr_ambient_threshold);
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dc4:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
		*ptuning_parm_value = (int32_t)(
 8004dc8:	461a      	mov	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	601a      	str	r2, [r3, #0]
	break;
 8004dce:	e18c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_AMB_THRESHOLD_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_ambient_threshold;
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8004dda:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	601a      	str	r2, [r3, #0]
	break;
 8004de0:	e183      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_SAMPLE_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_sample_limit;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004de8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8004dec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	601a      	str	r2, [r3, #0]
	break;
 8004df2:	e17a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_XTALK_OFFSET_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_xtalk_offset;
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dfa:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004dfe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	601a      	str	r2, [r3, #0]
	break;
 8004e04:	e171      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_MIN_RANGE_MM:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_min_range_mm;
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e0c:	f8b3 33d0 	ldrh.w	r3, [r3, #976]	@ 0x3d0
 8004e10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	601a      	str	r2, [r3, #0]
	break;
 8004e16:	e168      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
		(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e1e:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 8004e22:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	601a      	str	r2, [r3, #0]
	break;
 8004e28:	e15f      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004e30:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	601a      	str	r2, [r3, #0]
	break;
 8004e36:	e158      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8004e3e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	601a      	str	r2, [r3, #0]
	break;
 8004e44:	e151      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_VERY_SHORT_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_very_short_mcps;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	f8b3 312c 	ldrh.w	r3, [r3, #300]	@ 0x12c
 8004e4c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	601a      	str	r2, [r3, #0]
	break;
 8004e52:	e14a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_phasecal_patch_power;
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8004e5a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	601a      	str	r2, [r3, #0]
	break;
 8004e60:	e143      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MERGE:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_hist_merge;
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8004e68:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	601a      	str	r2, [r3, #0]
	break;
 8004e6e:	e13c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_reset_merge_threshold;
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 8004e76:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	601a      	str	r2, [r3, #0]
	break;
 8004e7c:	e135      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_hist_merge_max_size;
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8004e84:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
	break;
 8004e8a:	e12e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_MAX_SMUDGE_FACTOR:
		*ptuning_parm_value =
		pdev->smudge_correct_config.max_smudge_factor;
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8004e96:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	601a      	str	r2, [r3, #0]
	break;
 8004e9c:	e125      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>

	case VL53LX_TUNINGPARM_UWR_ENABLE:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_enable;
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	f893 3185 	ldrb.w	r3, [r3, #389]	@ 0x185
 8004ea4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	601a      	str	r2, [r3, #0]
	break;
 8004eaa:	e11e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_1_min;
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	f9b3 3186 	ldrsh.w	r3, [r3, #390]	@ 0x186
 8004eb2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	601a      	str	r2, [r3, #0]
	break;
 8004eb8:	e117      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_1_max;
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	f9b3 3188 	ldrsh.w	r3, [r3, #392]	@ 0x188
 8004ec0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	601a      	str	r2, [r3, #0]
	break;
 8004ec6:	e110      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_2_min;
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	f9b3 318a 	ldrsh.w	r3, [r3, #394]	@ 0x18a
 8004ece:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	601a      	str	r2, [r3, #0]
	break;
 8004ed4:	e109      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_2_max;
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	f9b3 318c 	ldrsh.w	r3, [r3, #396]	@ 0x18c
 8004edc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	601a      	str	r2, [r3, #0]
	break;
 8004ee2:	e102      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_3_min;
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	f9b3 318e 	ldrsh.w	r3, [r3, #398]	@ 0x18e
 8004eea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	601a      	str	r2, [r3, #0]
	break;
 8004ef0:	e0fb      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_3_max;
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	f9b3 3190 	ldrsh.w	r3, [r3, #400]	@ 0x190
 8004ef8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	601a      	str	r2, [r3, #0]
	break;
 8004efe:	e0f4      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_4_min;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	f9b3 3192 	ldrsh.w	r3, [r3, #402]	@ 0x192
 8004f06:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	601a      	str	r2, [r3, #0]
	break;
 8004f0c:	e0ed      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_4_max;
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	f9b3 3194 	ldrsh.w	r3, [r3, #404]	@ 0x194
 8004f14:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	601a      	str	r2, [r3, #0]
	break;
 8004f1a:	e0e6      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_5_min;
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	f9b3 3196 	ldrsh.w	r3, [r3, #406]	@ 0x196
 8004f22:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	601a      	str	r2, [r3, #0]
	break;
 8004f28:	e0df      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_5_max;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	f9b3 3198 	ldrsh.w	r3, [r3, #408]	@ 0x198
 8004f30:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	601a      	str	r2, [r3, #0]
	break;
 8004f36:	e0d8      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_1_rangea;
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f9b3 319a 	ldrsh.w	r3, [r3, #410]	@ 0x19a
 8004f3e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	601a      	str	r2, [r3, #0]
	break;
 8004f44:	e0d1      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_1_rangeb;
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f9b3 319c 	ldrsh.w	r3, [r3, #412]	@ 0x19c
 8004f4c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	601a      	str	r2, [r3, #0]
	break;
 8004f52:	e0ca      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_2_rangea;
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	f9b3 319e 	ldrsh.w	r3, [r3, #414]	@ 0x19e
 8004f5a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	601a      	str	r2, [r3, #0]
	break;
 8004f60:	e0c3      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_2_rangeb;
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	f9b3 31a0 	ldrsh.w	r3, [r3, #416]	@ 0x1a0
 8004f68:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	601a      	str	r2, [r3, #0]
	break;
 8004f6e:	e0bc      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_3_rangea;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	f9b3 31a2 	ldrsh.w	r3, [r3, #418]	@ 0x1a2
 8004f76:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	601a      	str	r2, [r3, #0]
	break;
 8004f7c:	e0b5      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_3_rangeb;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	f9b3 31a4 	ldrsh.w	r3, [r3, #420]	@ 0x1a4
 8004f84:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	601a      	str	r2, [r3, #0]
	break;
 8004f8a:	e0ae      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_4_rangea;
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	f9b3 31a6 	ldrsh.w	r3, [r3, #422]	@ 0x1a6
 8004f92:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	601a      	str	r2, [r3, #0]
	break;
 8004f98:	e0a7      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_4_rangeb;
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	f9b3 31a8 	ldrsh.w	r3, [r3, #424]	@ 0x1a8
 8004fa0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	601a      	str	r2, [r3, #0]
	break;
 8004fa6:	e0a0      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_5_rangea;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	f9b3 31aa 	ldrsh.w	r3, [r3, #426]	@ 0x1aa
 8004fae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	601a      	str	r2, [r3, #0]
	break;
 8004fb4:	e099      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_5_rangeb;
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	f9b3 31ac 	ldrsh.w	r3, [r3, #428]	@ 0x1ac
 8004fbc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	601a      	str	r2, [r3, #0]
	break;
 8004fc2:	e092      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_1_min;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f9b3 31ae 	ldrsh.w	r3, [r3, #430]	@ 0x1ae
 8004fca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	601a      	str	r2, [r3, #0]
	break;
 8004fd0:	e08b      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_1_max;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	f9b3 31b0 	ldrsh.w	r3, [r3, #432]	@ 0x1b0
 8004fd8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	601a      	str	r2, [r3, #0]
	break;
 8004fde:	e084      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_2_min;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	f9b3 31b2 	ldrsh.w	r3, [r3, #434]	@ 0x1b2
 8004fe6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	601a      	str	r2, [r3, #0]
	break;
 8004fec:	e07d      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_2_max;
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	f9b3 31b4 	ldrsh.w	r3, [r3, #436]	@ 0x1b4
 8004ff4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
	break;
 8004ffa:	e076      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_3_min;
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	f9b3 31b6 	ldrsh.w	r3, [r3, #438]	@ 0x1b6
 8005002:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	601a      	str	r2, [r3, #0]
	break;
 8005008:	e06f      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_3_max;
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	f9b3 31b8 	ldrsh.w	r3, [r3, #440]	@ 0x1b8
 8005010:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	601a      	str	r2, [r3, #0]
	break;
 8005016:	e068      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_4_min;
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	f9b3 31ba 	ldrsh.w	r3, [r3, #442]	@ 0x1ba
 800501e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	601a      	str	r2, [r3, #0]
	break;
 8005024:	e061      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_4_max;
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f9b3 31bc 	ldrsh.w	r3, [r3, #444]	@ 0x1bc
 800502c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	601a      	str	r2, [r3, #0]
	break;
 8005032:	e05a      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_5_min;
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	f9b3 31be 	ldrsh.w	r3, [r3, #446]	@ 0x1be
 800503a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	601a      	str	r2, [r3, #0]
	break;
 8005040:	e053      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_5_max;
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	f9b3 31c0 	ldrsh.w	r3, [r3, #448]	@ 0x1c0
 8005048:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	601a      	str	r2, [r3, #0]
	break;
 800504e:	e04c      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_1_rangea;
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	f9b3 31c2 	ldrsh.w	r3, [r3, #450]	@ 0x1c2
 8005056:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	601a      	str	r2, [r3, #0]
	break;
 800505c:	e045      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_1_rangeb;
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f9b3 31c4 	ldrsh.w	r3, [r3, #452]	@ 0x1c4
 8005064:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]
	break;
 800506a:	e03e      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_2_rangea;
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	f9b3 31c6 	ldrsh.w	r3, [r3, #454]	@ 0x1c6
 8005072:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	601a      	str	r2, [r3, #0]
	break;
 8005078:	e037      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_2_rangeb;
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f9b3 31c8 	ldrsh.w	r3, [r3, #456]	@ 0x1c8
 8005080:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	601a      	str	r2, [r3, #0]
	break;
 8005086:	e030      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_3_rangea;
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f9b3 31ca 	ldrsh.w	r3, [r3, #458]	@ 0x1ca
 800508e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	601a      	str	r2, [r3, #0]
	break;
 8005094:	e029      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_3_rangeb;
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	f9b3 31cc 	ldrsh.w	r3, [r3, #460]	@ 0x1cc
 800509c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	601a      	str	r2, [r3, #0]
	break;
 80050a2:	e022      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_4_rangea;
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	f9b3 31ce 	ldrsh.w	r3, [r3, #462]	@ 0x1ce
 80050aa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	601a      	str	r2, [r3, #0]
	break;
 80050b0:	e01b      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_4_rangeb;
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	f9b3 31d0 	ldrsh.w	r3, [r3, #464]	@ 0x1d0
 80050b8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	601a      	str	r2, [r3, #0]
	break;
 80050be:	e014      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_5_rangea;
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f9b3 31d2 	ldrsh.w	r3, [r3, #466]	@ 0x1d2
 80050c6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	601a      	str	r2, [r3, #0]
	break;
 80050cc:	e00d      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_5_rangeb;
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	f9b3 31d4 	ldrsh.w	r3, [r3, #468]	@ 0x1d4
 80050d4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	601a      	str	r2, [r3, #0]
	break;
 80050da:	e006      	b.n	80050ea <VL53LX_get_tuning_parm+0xdd6>

	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80050e2:	601a      	str	r2, [r3, #0]
		status = VL53LX_ERROR_INVALID_PARAMS;
 80050e4:	23fc      	movs	r3, #252	@ 0xfc
 80050e6:	77fb      	strb	r3, [r7, #31]
	break;
 80050e8:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 80050ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3724      	adds	r7, #36	@ 0x24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop

080050fc <VL53LX_dynamic_xtalk_correction_enable>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_enable(
	VL53LX_DEV                          Dev
	)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005104:	2300      	movs	r3, #0
 8005106:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	3318      	adds	r3, #24
 800510c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_enabled = 1;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394

	LOG_FUNCTION_END(status);

	return status;
 800511a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <VL53LX_dynamic_xtalk_correction_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_disable(
	VL53LX_DEV                          Dev
	)
{
 800512a:	b480      	push	{r7}
 800512c:	b085      	sub	sp, #20
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	3318      	adds	r3, #24
 800513a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_enabled = 0;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005142:	2200      	movs	r2, #0
 8005144:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394

	LOG_FUNCTION_END(status);

	return status;
 8005148:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <VL53LX_dynamic_xtalk_correction_apply_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_apply_disable(
	VL53LX_DEV                          Dev
	)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005160:	2300      	movs	r3, #0
 8005162:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3318      	adds	r3, #24
 8005168:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_apply_enabled = 0;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395

	LOG_FUNCTION_END(status);

	return status;
 8005176:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3714      	adds	r7, #20
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <VL53LX_dynamic_xtalk_correction_single_apply_enable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_single_apply_enable(
	VL53LX_DEV                          Dev
	)
{
 8005186:	b480      	push	{r7}
 8005188:	b085      	sub	sp, #20
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800518e:	2300      	movs	r3, #0
 8005190:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3318      	adds	r3, #24
 8005196:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_single_apply = 1;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396

	LOG_FUNCTION_END(status);

	return status;
 80051a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <VL53LX_dynamic_xtalk_correction_single_apply_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_single_apply_disable(
	VL53LX_DEV                          Dev
	)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80051bc:	2300      	movs	r3, #0
 80051be:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	3318      	adds	r3, #24
 80051c4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_single_apply = 0;
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396

	LOG_FUNCTION_END(status);

	return status;
 80051d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <VL53LX_dynamic_xtalk_correction_apply_enable>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_apply_enable(
	VL53LX_DEV                          Dev
	)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b085      	sub	sp, #20
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	3318      	adds	r3, #24
 80051f2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_apply_enabled = 1;
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395

	LOG_FUNCTION_END(status);

	return status;
 8005200:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <VL53LX_init_refspadchar_config_struct>:
	status, fmt, ##__VA_ARGS__)


VL53LX_Error VL53LX_init_refspadchar_config_struct(
	VL53LX_refspadchar_config_t   *pdata)
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005218:	2300      	movs	r3, #0
 800521a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->device_test_mode =
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2208      	movs	r2, #8
 8005220:	701a      	strb	r2, [r3, #0]
		VL53LX_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->VL53LX_p_005              =
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	220b      	movs	r2, #11
 8005226:	705a      	strb	r2, [r3, #1]
		VL53LX_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800522e:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8005236:	811a      	strh	r2, [r3, #8]
		VL53LX_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 800523e:	815a      	strh	r2, [r3, #10]
		VL53LX_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8005246:	819a      	strh	r2, [r3, #12]
		VL53LX_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8005248:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800524c:	4618      	mov	r0, r3
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <VL53LX_init_ssc_config_struct>:


VL53LX_Error VL53LX_init_ssc_config_struct(
	VL53LX_ssc_config_t   *pdata)
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005260:	2300      	movs	r3, #0
 8005262:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");




	pdata->array_select = VL53LX_DEVICESSCARRAY_RTN;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	701a      	strb	r2, [r3, #0]


	pdata->VL53LX_p_005 =
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2212      	movs	r2, #18
 800526e:	705a      	strb	r2, [r3, #1]
			VL53LX_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;


	pdata->vcsel_start  =
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	220f      	movs	r2, #15
 8005274:	709a      	strb	r2, [r3, #2]
			VL53LX_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;


	pdata->vcsel_width = 0x02;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	70da      	strb	r2, [r3, #3]


	pdata->timeout_us   = 36000;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8005282:	605a      	str	r2, [r3, #4]


	pdata->rate_limit_mcps =
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	220c      	movs	r2, #12
 8005288:	811a      	strh	r2, [r3, #8]
			VL53LX_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800528a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <VL53LX_init_xtalk_config_struct>:


VL53LX_Error VL53LX_init_xtalk_config_struct(
	VL53LX_customer_nvm_managed_t *pnvm,
	VL53LX_xtalk_config_t   *pdata)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80052a4:	2300      	movs	r3, #0
 80052a6:	73fb      	strb	r3, [r7, #15]




	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	895b      	ldrh	r3, [r3, #10]
 80052ac:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	80da      	strh	r2, [r3, #6]



	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	895b      	ldrh	r3, [r3, #10]
 80052ca:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	81da      	strh	r2, [r3, #14]

	pdata->histogram_mode_crosstalk_margin_kcps                =
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2200      	movs	r2, #0
 80052e8:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_HIST_XTALK_MARGIN_KCPS_DEFAULT;
	pdata->lite_mode_crosstalk_margin_kcps                     =
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	2200      	movs	r2, #0
 80052ee:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;



	pdata->crosstalk_range_ignore_threshold_mult =
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	2240      	movs	r2, #64	@ 0x40
 80052f4:	759a      	strb	r2, [r3, #22]
			VL53LX_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10d      	bne.n	800531a <VL53LX_init_xtalk_config_struct+0x80>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d108      	bne.n	800531a <VL53LX_init_xtalk_config_struct+0x80>
				== 0x00)
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d103      	bne.n	800531a <VL53LX_init_xtalk_config_struct+0x80>
				== 0x00))
		pdata->global_crosstalk_compensation_enable = 0x00;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2200      	movs	r2, #0
 8005316:	741a      	strb	r2, [r3, #16]
 8005318:	e002      	b.n	8005320 <VL53LX_init_xtalk_config_struct+0x86>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2201      	movs	r2, #1
 800531e:	741a      	strb	r2, [r3, #16]


	if ((status == VL53LX_ERROR_NONE) &&
 8005320:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d114      	bne.n	8005352 <VL53LX_init_xtalk_config_struct+0xb8>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53LX_ERROR_NONE) &&
 800532c:	2b01      	cmp	r3, #1
 800532e:	d110      	bne.n	8005352 <VL53LX_init_xtalk_config_struct+0xb8>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
		VL53LX_calc_range_ignore_threshold(
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	7d9b      	ldrb	r3, [r3, #22]
 8005344:	f001 ff5e 	bl	8007204 <VL53LX_calc_range_ignore_threshold>
 8005348:	4603      	mov	r3, r0
 800534a:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	831a      	strh	r2, [r3, #24]
 8005350:	e002      	b.n	8005358 <VL53LX_init_xtalk_config_struct+0xbe>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2200      	movs	r2, #0
 8005356:	831a      	strh	r2, [r3, #24]
	}




	pdata->algo__crosstalk_detect_min_valid_range_mm  =
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	f64f 72ce 	movw	r2, #65486	@ 0xffce
 800535e:	835a      	strh	r2, [r3, #26]
		VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_range_mm  =
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2232      	movs	r2, #50	@ 0x32
 8005364:	839a      	strh	r2, [r3, #28]
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_rate_kcps =
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800536c:	83da      	strh	r2, [r3, #30]
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_detect_max_sigma_mm        =
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	228c      	movs	r2, #140	@ 0x8c
 8005372:	841a      	strh	r2, [r3, #32]
			VL53LX_TUNINGPARM_XTALK_DETECT_MAX_SIGMA_MM_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8005374:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <VL53LX_init_xtalk_extract_config_struct>:

VL53LX_Error VL53LX_init_xtalk_extract_config_struct(
	VL53LX_xtalkextract_config_t   *pdata)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005388:	2300      	movs	r3, #0
 800538a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8005392:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_RATE_MCPS_DEFAULT;

	pdata->mm_config_timeout_us                        =
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800539a:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_TIMEOUT_US_DEFAULT;

	pdata->num_of_samples                              =
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2207      	movs	r2, #7
 80053a0:	741a      	strb	r2, [r3, #16]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_NUM_OF_SAMPLES_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80053a8:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f242 7210 	movw	r2, #10000	@ 0x2710
 80053b0:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_BIN_TIMEOUT_US_DEFAULT;




	pdata->algo__crosstalk_extract_min_valid_range_mm  =
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f64f 72ba 	movw	r2, #65466	@ 0xffba
 80053b8:	825a      	strh	r2, [r3, #18]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MIN_FILTER_THRESH_MM_DEFAULT;
	pdata->algo__crosstalk_extract_max_valid_range_mm  =
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2246      	movs	r2, #70	@ 0x46
 80053be:	829a      	strh	r2, [r3, #20]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_FILTER_THRESH_MM_DEFAULT;
	pdata->algo__crosstalk_extract_max_valid_rate_kcps =
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80053c6:	82da      	strh	r2, [r3, #22]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_extract_max_sigma_mm        =
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	228c      	movs	r2, #140	@ 0x8c
 80053cc:	831a      	strh	r2, [r3, #24]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_SIGMA_THRESHOLD_MM_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 80053ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <VL53LX_init_offset_cal_config_struct>:


VL53LX_Error VL53LX_init_offset_cal_config_struct(
	VL53LX_offsetcal_config_t   *pdata)
{
 80053de:	b480      	push	{r7}
 80053e0:	b085      	sub	sp, #20
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80053e6:	2300      	movs	r3, #0
 80053e8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80053f0:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80053f8:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8005400:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;

	pdata->mm_config_timeout_us                        =
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8005408:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;




	pdata->pre_num_of_samples                          =
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2208      	movs	r2, #8
 800540e:	741a      	strb	r2, [r3, #16]
			VL53LX_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2228      	movs	r2, #40	@ 0x28
 8005414:	745a      	strb	r2, [r3, #17]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2209      	movs	r2, #9
 800541a:	749a      	strb	r2, [r3, #18]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800541c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <VL53LX_init_zone_cal_config_struct>:

VL53LX_Error VL53LX_init_zone_cal_config_struct(
	VL53LX_zonecal_config_t   *pdata)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005434:	2300      	movs	r3, #0
 8005436:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800543e:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_ZONE_CAL_DSS_RATE_MCPS_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8005446:	605a      	str	r2, [r3, #4]
			VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800544e:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_ZONE_CAL_RANGE_TIMEOUT_US_DEFAULT;

	pdata->mm_config_timeout_us                        =
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005456:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_ZONE_CAL_DSS_TIMEOUT_US_DEFAULT;




	pdata->phasecal_num_of_samples                     =
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2210      	movs	r2, #16
 800545c:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_NUM_SAMPLES_DEFAULT;
	pdata->zone_num_of_samples                         =
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2208      	movs	r2, #8
 8005462:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_ZONE_CAL_ZONE_NUM_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8005464:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005468:	4618      	mov	r0, r3
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <VL53LX_init_hist_post_process_config_struct>:


VL53LX_Error VL53LX_init_hist_post_process_config_struct(
	uint8_t                             xtalk_compensation_enable,
	VL53LX_hist_post_process_config_t   *pdata)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	4603      	mov	r3, r0
 800547c:	6039      	str	r1, [r7, #0]
 800547e:	71fb      	strb	r3, [r7, #7]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005480:	2300      	movs	r3, #0
 8005482:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->hist_algo_select =
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	2204      	movs	r2, #4
 8005488:	701a      	strb	r2, [r3, #0]
			VL53LX_TUNINGPARM_HIST_ALGO_SELECT_DEFAULT;



	pdata->hist_target_order =
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2201      	movs	r2, #1
 800548e:	705a      	strb	r2, [r3, #1]
			VL53LX_TUNINGPARM_HIST_TARGET_ORDER_DEFAULT;



	pdata->filter_woi0                   =
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2201      	movs	r2, #1
 8005494:	709a      	strb	r2, [r3, #2]
			VL53LX_TUNINGPARM_HIST_FILTER_WOI_0_DEFAULT;
	pdata->filter_woi1                   =
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2202      	movs	r2, #2
 800549a:	70da      	strb	r2, [r3, #3]
			VL53LX_TUNINGPARM_HIST_FILTER_WOI_1_DEFAULT;


	pdata->hist_amb_est_method =
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	2201      	movs	r2, #1
 80054a0:	711a      	strb	r2, [r3, #4]
			VL53LX_TUNINGPARM_HIST_AMB_EST_METHOD_DEFAULT;

	pdata->ambient_thresh_sigma0         =
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2250      	movs	r2, #80	@ 0x50
 80054a6:	715a      	strb	r2, [r3, #5]
			VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_0_DEFAULT;
	pdata->ambient_thresh_sigma1         =
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	2264      	movs	r2, #100	@ 0x64
 80054ac:	719a      	strb	r2, [r3, #6]
			VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_1_DEFAULT;


	pdata->ambient_thresh_events_scaler     =
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	f241 023d 	movw	r2, #4157	@ 0x103d
 80054b4:	811a      	strh	r2, [r3, #8]
			VL53LX_TUNINGPARM_HIST_AMB_EVENTS_SCALER_DEFAULT;


	pdata->min_ambient_thresh_events     =
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2210      	movs	r2, #16
 80054ba:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_HIST_MIN_AMB_THRESH_EVENTS_DEFAULT;

	pdata->noise_threshold               =
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2232      	movs	r2, #50	@ 0x32
 80054c0:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_HIST_NOISE_THRESHOLD_DEFAULT;

	pdata->signal_total_events_limit     =
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2264      	movs	r2, #100	@ 0x64
 80054c6:	615a      	str	r2, [r3, #20]
		VL53LX_TUNINGPARM_HIST_SIGNAL_TOTAL_EVENTS_LIMIT_DEFAULT;
	pdata->sigma_estimator__sigma_ref_mm =
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2201      	movs	r2, #1
 80054cc:	761a      	strb	r2, [r3, #24]
		VL53LX_TUNINGPARM_HIST_SIGMA_EST_REF_MM_DEFAULT;


	pdata->sigma_thresh                  =
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	22b4      	movs	r2, #180	@ 0xb4
 80054d2:	835a      	strh	r2, [r3, #26]
			VL53LX_TUNINGPARM_HIST_SIGMA_THRESH_MM_DEFAULT;

	pdata->range_offset_mm            =      0;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2200      	movs	r2, #0
 80054d8:	839a      	strh	r2, [r3, #28]

	pdata->gain_factor                =
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	f240 72e4 	movw	r2, #2020	@ 0x7e4
 80054e0:	83da      	strh	r2, [r3, #30]
			VL53LX_TUNINGPARM_HIST_GAIN_FACTOR_DEFAULT;



	pdata->valid_phase_low = 0x08;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2208      	movs	r2, #8
 80054e6:	f883 2020 	strb.w	r2, [r3, #32]
	pdata->valid_phase_high = 0x88;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2288      	movs	r2, #136	@ 0x88
 80054ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21



	pdata->algo__consistency_check__phase_tolerance =
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2208      	movs	r2, #8
 80054f6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_PHASE_TOLERANCE_DEFAULT;



	pdata->algo__consistency_check__event_sigma =
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_DEFAULT;


	pdata->algo__consistency_check__event_min_spad_count =
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005508:	849a      	strh	r2, [r3, #36]	@ 0x24
	VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_MIN_SPAD_LIMIT_DEFAULT;



	pdata->algo__consistency_check__min_max_tolerance =
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2200      	movs	r2, #0
 800550e:	84da      	strh	r2, [r3, #38]	@ 0x26
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_MIN_MAX_TOLERANCE_MM_DEFAULT;


	pdata->algo__crosstalk_compensation_enable = xtalk_compensation_enable;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	79fa      	ldrb	r2, [r7, #7]
 8005514:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28


	pdata->algo__crosstalk_detect_min_valid_range_mm  =
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	f64f 72ce 	movw	r2, #65486	@ 0xffce
 800551e:	869a      	strh	r2, [r3, #52]	@ 0x34
		VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_range_mm  =
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	2232      	movs	r2, #50	@ 0x32
 8005524:	86da      	strh	r2, [r3, #54]	@ 0x36
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_rate_kcps =
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800552c:	871a      	strh	r2, [r3, #56]	@ 0x38
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_detect_max_sigma_mm        =
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	228c      	movs	r2, #140	@ 0x8c
 8005532:	875a      	strh	r2, [r3, #58]	@ 0x3a





	pdata->algo__crosstalk_detect_event_sigma       =
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2250      	movs	r2, #80	@ 0x50
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		VL53LX_TUNINGPARM_XTALK_DETECT_EVENT_SIGMA_DEFAULT;



	pdata->algo__crosstalk_detect_min_max_tolerance   =
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	2232      	movs	r2, #50	@ 0x32
 8005540:	87da      	strh	r2, [r3, #62]	@ 0x3e



	LOG_FUNCTION_END(status);

	return status;
 8005542:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <VL53LX_init_tuning_parm_storage_struct>:
}


VL53LX_Error VL53LX_init_tuning_parm_storage_struct(
	VL53LX_tuning_parm_storage_t   *pdata)
{
 8005552:	b480      	push	{r7}
 8005554:	b085      	sub	sp, #20
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800555a:	2300      	movs	r3, #0
 800555c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->tp_tuning_parm_version              =
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	221e      	movs	r2, #30
 8005562:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	220e      	movs	r2, #14
 8005568:	805a      	strh	r2, [r3, #2]
			VL53LX_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f642 7294 	movw	r2, #12180	@ 0x2f94
 8005570:	809a      	strh	r2, [r3, #4]
			VL53LX_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	220e      	movs	r2, #14
 8005576:	719a      	strb	r2, [r3, #6]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	220a      	movs	r2, #10
 800557c:	71da      	strb	r2, [r3, #7]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2206      	movs	r2, #6
 8005582:	721a      	strb	r2, [r3, #8]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	220e      	movs	r2, #14
 8005588:	725a      	strb	r2, [r3, #9]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	220a      	movs	r2, #10
 800558e:	729a      	strb	r2, [r3, #10]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2206      	movs	r2, #6
 8005594:	72da      	strb	r2, [r3, #11]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_long         =
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2209      	movs	r2, #9
 800559a:	731a      	strb	r2, [r3, #12]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_med          =
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2205      	movs	r2, #5
 80055a0:	735a      	strb	r2, [r3, #13]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_short        =
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2203      	movs	r2, #3
 80055a6:	739a      	strb	r2, [r3, #14]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_long         =
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2206      	movs	r2, #6
 80055ac:	73da      	strb	r2, [r3, #15]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_med          =
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2206      	movs	r2, #6
 80055b2:	741a      	strb	r2, [r3, #16]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_short        =
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2206      	movs	r2, #6
 80055b8:	745a      	strb	r2, [r3, #17]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2202      	movs	r2, #2
 80055be:	749a      	strb	r2, [r3, #18]
		VL53LX_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2221      	movs	r2, #33	@ 0x21
 80055c4:	74da      	strb	r2, [r3, #19]
			VL53LX_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	759a      	strb	r2, [r3, #22]
			VL53LX_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	223c      	movs	r2, #60	@ 0x3c
 80055d6:	831a      	strh	r2, [r3, #24]
			VL53LX_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	223c      	movs	r2, #60	@ 0x3c
 80055dc:	835a      	strh	r2, [r3, #26]
			VL53LX_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	223c      	movs	r2, #60	@ 0x3c
 80055e2:	839a      	strh	r2, [r3, #28]
			VL53LX_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2280      	movs	r2, #128	@ 0x80
 80055e8:	83da      	strh	r2, [r3, #30]
		VL53LX_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2280      	movs	r2, #128	@ 0x80
 80055ee:	841a      	strh	r2, [r3, #32]
		VL53LX_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2280      	movs	r2, #128	@ 0x80
 80055f4:	845a      	strh	r2, [r3, #34]	@ 0x22
		VL53LX_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2208      	movs	r2, #8
 80055fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			VL53LX_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2210      	movs	r2, #16
 8005602:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
			VL53LX_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			VL53LX_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2202      	movs	r2, #2
 8005612:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
			VL53LX_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			VL53LX_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2202      	movs	r2, #2
 8005622:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			VL53LX_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
			VL53LX_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;
	pdata->tp_uwr_enable =
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		VL53LX_TUNINGPARM_UWR_ENABLE_DEFAULT;
	pdata->tp_uwr_med_z_1_min =
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800563c:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MIN_DEFAULT;
	pdata->tp_uwr_med_z_1_max =
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f640 22be 	movw	r2, #2750	@ 0xabe
 8005646:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MAX_DEFAULT;
	pdata->tp_uwr_med_z_2_min =
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	22fa      	movs	r2, #250	@ 0xfa
 800564e:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MIN_DEFAULT;
	pdata->tp_uwr_med_z_2_max =
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005658:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MAX_DEFAULT;
	pdata->tp_uwr_med_z_3_min =
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8005662:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MIN_DEFAULT;
	pdata->tp_uwr_med_z_3_max =
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800566c:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MAX_DEFAULT;
	pdata->tp_uwr_med_z_4_min =
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8005676:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MIN_DEFAULT;
	pdata->tp_uwr_med_z_4_max =
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8005680:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MAX_DEFAULT;
	pdata->tp_uwr_med_z_5_min =
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f64f 7238 	movw	r2, #65336	@ 0xff38
 800568a:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MIN_DEFAULT;
	pdata->tp_uwr_med_z_5_max =
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	22c8      	movs	r2, #200	@ 0xc8
 8005692:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MAX_DEFAULT;
	pdata->tp_uwr_med_corr_z_1_rangea =
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f640 1238 	movw	r2, #2360	@ 0x938
 800569c:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_1_rangeb =
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_2_rangea =
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f640 1247 	movw	r2, #2375	@ 0x947
 80056ae:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_2_rangeb =
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f640 4235 	movw	r2, #3125	@ 0xc35
 80056b8:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_3_rangea =
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f241 2270 	movw	r2, #4720	@ 0x1270
 80056c2:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_3_rangeb =
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f640 429e 	movw	r2, #3230	@ 0xc9e
 80056cc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_4_rangea =
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f241 228e 	movw	r2, #4750	@ 0x128e
 80056d6:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_4_rangeb =
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f641 02ce 	movw	r2, #6350	@ 0x18ce
 80056e0:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_5_rangea =
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_5_rangeb =
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_z_1_min =
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	22fa      	movs	r2, #250	@ 0xfa
 80056f8:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_1_max =
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8005702:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_2_min =
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f640 42b2 	movw	r2, #3250	@ 0xcb2
 800570c:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_2_max =
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f241 1294 	movw	r2, #4500	@ 0x1194
 8005716:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_3_min =
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f64f 7238 	movw	r2, #65336	@ 0xff38
 8005720:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_3_max =
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	22c8      	movs	r2, #200	@ 0xc8
 8005728:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_4_min =
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_4_max =
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_5_min =
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_5_max =
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MAX_DEFAULT;
	pdata->tp_uwr_lng_corr_z_1_rangea =
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f640 720a 	movw	r2, #3850	@ 0xf0a
 8005752:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_1_rangeb =
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 800575c:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_2_rangea =
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f640 720a 	movw	r2, #3850	@ 0xf0a
 8005766:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_2_rangeb =
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_3_rangea =
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_3_rangeb =
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_4_rangea =
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_4_rangeb =
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_5_rangea =
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f8a3 20da 	strh.w	r2, [r3, #218]	@ 0xda
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_5_rangeb =
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEB_DEFAULT;




	pdata->tp_dss_target_lite_mcps               =
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80057a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
	VL53LX_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_histo_mcps              =
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80057b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
	VL53LX_TUNINGPARM_RANGING_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_histo_mz_mcps           =
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80057b8:	861a      	strh	r2, [r3, #48]	@ 0x30
	VL53LX_TUNINGPARM_MZ_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80057c0:	865a      	strh	r2, [r3, #50]	@ 0x32
	VL53LX_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80057c8:	639a      	str	r2, [r3, #56]	@ 0x38
		VL53LX_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_long_us      =
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80057d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	VL53LX_TUNINGPARM_RANGING_LONG_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_med_us       =
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80057d8:	641a      	str	r2, [r3, #64]	@ 0x40
	VL53LX_TUNINGPARM_RANGING_MED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_short_us     =
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80057e0:	645a      	str	r2, [r3, #68]	@ 0x44
	VL53LX_TUNINGPARM_RANGING_SHORT_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_long_us        =
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80057e8:	649a      	str	r2, [r3, #72]	@ 0x48
	VL53LX_TUNINGPARM_MZ_LONG_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_med_us         =
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f242 3228 	movw	r2, #9000	@ 0x2328
 80057f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		VL53LX_TUNINGPARM_MZ_MED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_short_us       =
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f241 7270 	movw	r2, #6000	@ 0x1770
 80057f8:	651a      	str	r2, [r3, #80]	@ 0x50
		VL53LX_TUNINGPARM_MZ_SHORT_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_timed_us          =
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005800:	655a      	str	r2, [r3, #84]	@ 0x54
		VL53LX_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005808:	659a      	str	r2, [r3, #88]	@ 0x58
			VL53LX_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_histo_us                =
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005810:	65da      	str	r2, [r3, #92]	@ 0x5c
			VL53LX_TUNINGPARM_RANGING_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_mz_us                   =
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005818:	661a      	str	r2, [r3, #96]	@ 0x60
			VL53LX_TUNINGPARM_MZ_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005820:	665a      	str	r2, [r3, #100]	@ 0x64
			VL53LX_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8005828:	66da      	str	r2, [r3, #108]	@ 0x6c
			VL53LX_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_histo_us             =
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8005830:	671a      	str	r2, [r3, #112]	@ 0x70
		VL53LX_TUNINGPARM_RANGING_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_mz_us                =
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8005838:	675a      	str	r2, [r3, #116]	@ 0x74
			VL53LX_TUNINGPARM_MZ_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8005840:	679a      	str	r2, [r3, #120]	@ 0x78
		VL53LX_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;



	pdata->tp_mm_timeout_lpa_us =
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	669a      	str	r2, [r3, #104]	@ 0x68
		VL53LX_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800584e:	67da      	str	r2, [r3, #124]	@ 0x7c
		VL53LX_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	pdata->tp_dss_target_very_short_mcps =
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8005856:	869a      	strh	r2, [r3, #52]	@ 0x34
		VL53LX_TUNINGPARM_VERY_SHORT_DSS_RATE_MCPS_DEFAULT;

	pdata->tp_phasecal_patch_power =
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER_DEFAULT;

	pdata->tp_hist_merge =
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
		VL53LX_TUNINGPARM_HIST_MERGE_DEFAULT;

	pdata->tp_reset_merge_threshold =
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f643 2298 	movw	r2, #15000	@ 0x3a98
 800586e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD_DEFAULT;

	pdata->tp_hist_merge_max_size =
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2206      	movs	r2, #6
 8005876:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800587a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <VL53LX_init_hist_gen3_dmax_config_struct>:


VL53LX_Error VL53LX_init_hist_gen3_dmax_config_struct(
	VL53LX_hist_gen3_dmax_config_t   *pdata)
{
 800588a:	b480      	push	{r7}
 800588c:	b085      	sub	sp, #20
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005892:	2300      	movs	r3, #0
 8005894:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	pdata->dss_config__target_total_rate_mcps = 0x1400;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800589c:	831a      	strh	r2, [r3, #24]
	pdata->dss_config__aperture_attenuation = 0x38;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2238      	movs	r2, #56	@ 0x38
 80058a2:	769a      	strb	r2, [r3, #26]

	pdata->signal_thresh_sigma                 =
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	701a      	strb	r2, [r3, #0]
			VL53LX_TUNINGPARM_DMAX_CFG_SIGNAL_THRESH_SIGMA_DEFAULT;
	pdata->ambient_thresh_sigma = 0x70;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2270      	movs	r2, #112	@ 0x70
 80058ae:	705a      	strb	r2, [r3, #1]
	pdata->min_ambient_thresh_events           = 16;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2210      	movs	r2, #16
 80058b4:	605a      	str	r2, [r3, #4]
	pdata->signal_total_events_limit           = 100;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2264      	movs	r2, #100	@ 0x64
 80058ba:	609a      	str	r2, [r3, #8]
	pdata->max_effective_spads = 0xFFFF;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058c2:	82da      	strh	r2, [r3, #22]



	pdata->target_reflectance_for_dmax_calc[0] =
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	220f      	movs	r2, #15
 80058c8:	819a      	strh	r2, [r3, #12]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_0_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[1] =
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2234      	movs	r2, #52	@ 0x34
 80058ce:	81da      	strh	r2, [r3, #14]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_1_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[2] =
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	22c8      	movs	r2, #200	@ 0xc8
 80058d4:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_2_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[3] =
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80058dc:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_3_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[4] =
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80058e4:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_4_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 80058e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <VL53LX_preset_mode_standard_ranging>:
	VL53LX_timing_config_t    *ptiming,
	VL53LX_dynamic_config_t   *pdynamic,
	VL53LX_system_control_t   *psystem,
	VL53LX_tuning_parm_storage_t *ptuning_parms,
	VL53LX_zone_config_t      *pzone_cfg)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b087      	sub	sp, #28
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	607a      	str	r2, [r7, #4]
 8005902:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005904:	2300      	movs	r3, #0
 8005906:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");




	pstatic->dss_config__target_total_rate_mcps = 0x0A00;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800590e:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl = 0x00;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl = 0x00;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl = 0x00;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl = 0x00;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words = 0x00;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address = 0x00;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status = 0x00;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config = 0x00;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config = 0x00;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	729a      	strb	r2, [r3, #10]


	pstatic->gpio_hv_pad__ctrl = 0x00;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	72da      	strb	r2, [r3, #11]


	pstatic->gpio_hv_mux__ctrl  =
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2211      	movs	r2, #17
 8005950:	731a      	strb	r2, [r3, #12]
			VL53LX_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW |
			VL53LX_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status = 0x02;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2202      	movs	r2, #2
 8005956:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status = 0x00;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth = 0x02;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2202      	movs	r2, #2
 8005962:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset = 0x08;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2208      	movs	r2, #8
 8005968:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl = 0x00;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 8005970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005972:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800597a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597c:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 8005984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005986:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm = 0x01;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2201      	movs	r2, #1
 8005992:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0 = 0x00;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 = 0x00;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps = 0x0000;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	831a      	strh	r2, [r3, #24]


	pstatic->algo__range_ignore_valid_height_mm = 0xff;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	22ff      	movs	r2, #255	@ 0xff
 80059aa:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 80059ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ae:	7d9a      	ldrb	r2, [r3, #22]
	pstatic->algo__range_min_clip                             =
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	76da      	strb	r2, [r3, #27]

	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 80059b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b6:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__consistency_check__tolerance               =
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2 = 0x00;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb = 0x00;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb = 0x00;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value = 0x00;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider = 0x00;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	709a      	strb	r2, [r3, #2]
			VL53LX_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start = 0x0B;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	220b      	movs	r2, #11
 80059e4:	70da      	strb	r2, [r3, #3]


	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 80059e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e8:	8a9a      	ldrh	r2, [r3, #20]
	pgeneral->cal_config__repeat_rate                         =
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width = 0x02;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	719a      	strb	r2, [r3, #6]

	pgeneral->phasecal_config__timeout_macrop = 0x0D;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	220d      	movs	r2, #13
 80059f8:	71da      	strb	r2, [r3, #7]

	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 80059fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fc:	7cda      	ldrb	r2, [r3, #19]
	pgeneral->phasecal_config__target                         =
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override = 0x00;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	729a      	strb	r2, [r3, #10]
			VL53LX_DEVICEDSSMODE__TARGET_RATE;

	pgeneral->system__thresh_rate_high = 0x0000;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low = 0x0000;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	81da      	strh	r2, [r3, #14]

	pgeneral->dss_config__manual_effective_spads_select = 0x8C00;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f44f 420c 	mov.w	r2, #35840	@ 0x8c00
 8005a20:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select = 0x00;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	749a      	strb	r2, [r3, #18]


	pgeneral->dss_config__aperture_attenuation = 0x38;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2238      	movs	r2, #56	@ 0x38
 8005a2c:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit = 0xFF;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	22ff      	movs	r2, #255	@ 0xff
 8005a32:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit = 0x01;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	755a      	strb	r2, [r3, #21]




	ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo = 0x1a;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	221a      	movs	r2, #26
 8005a44:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo = 0x20;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	70da      	strb	r2, [r3, #3]

	ptiming->range_config__timeout_macrop_a_hi = 0x01;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2201      	movs	r2, #1
 8005a56:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo = 0xCC;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	22cc      	movs	r2, #204	@ 0xcc
 8005a5c:	715a      	strb	r2, [r3, #5]

	ptiming->range_config__vcsel_period_a = 0x0B;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	220b      	movs	r2, #11
 8005a62:	719a      	strb	r2, [r3, #6]

	ptiming->range_config__timeout_macrop_b_hi = 0x01;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2201      	movs	r2, #1
 8005a68:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo = 0xF5;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	22f5      	movs	r2, #245	@ 0xf5
 8005a6e:	721a      	strb	r2, [r3, #8]

	ptiming->range_config__vcsel_period_b = 0x09;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	2209      	movs	r2, #9
 8005a74:	725a      	strb	r2, [r3, #9]

	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__sigma_thresh                       =
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8005a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a80:	8c1a      	ldrh	r2, [r3, #32]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	819a      	strh	r2, [r3, #12]


	ptiming->range_config__valid_phase_low = 0x08;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high = 0x78;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	2278      	movs	r2, #120	@ 0x78
 8005a90:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period = 0x00000000;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2200      	movs	r2, #0
 8005a96:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable = 0x00;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	751a      	strb	r2, [r3, #20]



	phistogram->histogram_config__low_amb_even_bin_0_1 = 0x07;
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2207      	movs	r2, #7
 8005aa2:	705a      	strb	r2, [r3, #1]
	phistogram->histogram_config__low_amb_even_bin_2_3 = 0x21;
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2221      	movs	r2, #33	@ 0x21
 8005aa8:	709a      	strb	r2, [r3, #2]
	phistogram->histogram_config__low_amb_even_bin_4_5 = 0x43;
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2243      	movs	r2, #67	@ 0x43
 8005aae:	70da      	strb	r2, [r3, #3]

	phistogram->histogram_config__low_amb_odd_bin_0_1 = 0x10;
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2210      	movs	r2, #16
 8005ab4:	711a      	strb	r2, [r3, #4]
	phistogram->histogram_config__low_amb_odd_bin_2_3 = 0x32;
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2232      	movs	r2, #50	@ 0x32
 8005aba:	715a      	strb	r2, [r3, #5]
	phistogram->histogram_config__low_amb_odd_bin_4_5 = 0x54;
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2254      	movs	r2, #84	@ 0x54
 8005ac0:	719a      	strb	r2, [r3, #6]

	phistogram->histogram_config__mid_amb_even_bin_0_1 = 0x07;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2207      	movs	r2, #7
 8005ac6:	71da      	strb	r2, [r3, #7]
	phistogram->histogram_config__mid_amb_even_bin_2_3 = 0x21;
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2221      	movs	r2, #33	@ 0x21
 8005acc:	721a      	strb	r2, [r3, #8]
	phistogram->histogram_config__mid_amb_even_bin_4_5 = 0x43;
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2243      	movs	r2, #67	@ 0x43
 8005ad2:	725a      	strb	r2, [r3, #9]

	phistogram->histogram_config__mid_amb_odd_bin_0_1 = 0x10;
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	2210      	movs	r2, #16
 8005ad8:	729a      	strb	r2, [r3, #10]
	phistogram->histogram_config__mid_amb_odd_bin_2 = 0x02;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	2202      	movs	r2, #2
 8005ade:	72da      	strb	r2, [r3, #11]
	phistogram->histogram_config__mid_amb_odd_bin_3_4 = 0x43;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2243      	movs	r2, #67	@ 0x43
 8005ae4:	731a      	strb	r2, [r3, #12]
	phistogram->histogram_config__mid_amb_odd_bin_5 = 0x05;
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2205      	movs	r2, #5
 8005aea:	735a      	strb	r2, [r3, #13]

	phistogram->histogram_config__user_bin_offset = 0x00;
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2200      	movs	r2, #0
 8005af0:	739a      	strb	r2, [r3, #14]

	phistogram->histogram_config__high_amb_even_bin_0_1 = 0x07;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2207      	movs	r2, #7
 8005af6:	73da      	strb	r2, [r3, #15]
	phistogram->histogram_config__high_amb_even_bin_2_3 = 0x21;
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	2221      	movs	r2, #33	@ 0x21
 8005afc:	741a      	strb	r2, [r3, #16]
	phistogram->histogram_config__high_amb_even_bin_4_5 = 0x43;
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	2243      	movs	r2, #67	@ 0x43
 8005b02:	745a      	strb	r2, [r3, #17]

	phistogram->histogram_config__high_amb_odd_bin_0_1 = 0x10;
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2210      	movs	r2, #16
 8005b08:	749a      	strb	r2, [r3, #18]
	phistogram->histogram_config__high_amb_odd_bin_2_3 = 0x32;
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2232      	movs	r2, #50	@ 0x32
 8005b0e:	74da      	strb	r2, [r3, #19]
	phistogram->histogram_config__high_amb_odd_bin_4_5 = 0x54;
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2254      	movs	r2, #84	@ 0x54
 8005b14:	751a      	strb	r2, [r3, #20]

	phistogram->histogram_config__amb_thresh_low = 0xFFFF;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b1c:	82da      	strh	r2, [r3, #22]
	phistogram->histogram_config__amb_thresh_high = 0xFFFF;
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b24:	831a      	strh	r2, [r3, #24]

	phistogram->histogram_config__spad_array_selection = 0x00;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	701a      	strb	r2, [r3, #0]


	pzone_cfg->max_zones                     = VL53LX_MAX_USER_ZONES;
 8005b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2e:	2205      	movs	r2, #5
 8005b30:	701a      	strb	r2, [r3, #0]
	pzone_cfg->active_zones = 0x00;
 8005b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b34:	2200      	movs	r2, #0
 8005b36:	705a      	strb	r2, [r3, #1]
	pzone_cfg->user_zones[0].height = 0x0f;
 8005b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3a:	220f      	movs	r2, #15
 8005b3c:	77da      	strb	r2, [r3, #31]
	pzone_cfg->user_zones[0].width = 0x0f;
 8005b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b40:	220f      	movs	r2, #15
 8005b42:	779a      	strb	r2, [r3, #30]
	pzone_cfg->user_zones[0].x_centre = 0x08;
 8005b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b46:	2208      	movs	r2, #8
 8005b48:	771a      	strb	r2, [r3, #28]
	pzone_cfg->user_zones[0].y_centre = 0x08;
 8005b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4c:	2208      	movs	r2, #8
 8005b4e:	775a      	strb	r2, [r3, #29]



	pdynamic->system__grouped_parameter_hold_0 = 0x01;
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	2201      	movs	r2, #1
 8005b54:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high = 0x0000;
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low = 0x0000;
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant = 0x00;
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	2200      	movs	r2, #0
 8005b66:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 8005b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6a:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
	pdynamic->system__seed_config =
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	71da      	strb	r2, [r3, #7]


	pdynamic->sd_config__woi_sd0 = 0x0B;
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	220b      	movs	r2, #11
 8005b76:	721a      	strb	r2, [r3, #8]

	pdynamic->sd_config__woi_sd1 = 0x09;
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	2209      	movs	r2, #9
 8005b7c:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 8005b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b80:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 8005b82:	6a3b      	ldr	r3, [r7, #32]
 8005b84:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;
 8005b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b88:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1 = 0x01;
 8005b8e:	6a3b      	ldr	r3, [r7, #32]
 8005b90:	2201      	movs	r2, #1
 8005b92:	731a      	strb	r2, [r3, #12]



	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 8005b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b96:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
	pdynamic->sd_config__first_order_select =
 8005b9a:	6a3b      	ldr	r3, [r7, #32]
 8005b9c:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
	pdynamic->sd_config__quantifier         =
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	739a      	strb	r2, [r3, #14]


	pdynamic->roi_config__user_roi_centre_spad = 0xC7;
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	22c7      	movs	r2, #199	@ 0xc7
 8005bac:	73da      	strb	r2, [r3, #15]

	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	22ff      	movs	r2, #255	@ 0xff
 8005bb2:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          =
 8005bb4:	6a3b      	ldr	r3, [r7, #32]
 8005bb6:	22db      	movs	r2, #219	@ 0xdb
 8005bb8:	745a      	strb	r2, [r3, #17]
			VL53LX_SEQUENCE_DSS1_EN |
			VL53LX_SEQUENCE_DSS2_EN |
			VL53LX_SEQUENCE_MM2_EN |
			VL53LX_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold = 0x02;
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	2202      	movs	r2, #2
 8005bbe:	749a      	strb	r2, [r3, #18]




	psystem->system__stream_count_ctrl = 0x00;
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable = 0x01;
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc8:	2201      	movs	r2, #1
 8005bca:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           =
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bce:	2201      	movs	r2, #1
 8005bd0:	70da      	strb	r2, [r3, #3]
			VL53LX_CLEAR_RANGE_INT;

	psystem->system__mode_start                                =
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	2221      	movs	r2, #33	@ 0x21
 8005bd6:	711a      	strb	r2, [r3, #4]
			VL53LX_DEVICEREADOUTMODE_SINGLE_SD |
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 8005bd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	371c      	adds	r7, #28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <VL53LX_preset_mode_histogram_ranging>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b090      	sub	sp, #64	@ 0x40
 8005bec:	af0a      	add	r7, sp, #40	@ 0x28
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_standard_ranging(
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	9303      	str	r3, [sp, #12]
 8005bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c00:	9302      	str	r3, [sp, #8]
 8005c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c04:	9301      	str	r3, [sp, #4]
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	68b8      	ldr	r0, [r7, #8]
 8005c12:	f7ff fe70 	bl	80058f6 <VL53LX_preset_mode_standard_ranging>
 8005c16:	4603      	mov	r3, r0
 8005c18:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 8005c1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d171      	bne.n	8005d06 <VL53LX_preset_mode_histogram_ranging+0x11e>



		pstatic->dss_config__target_total_rate_mcps = 0x1400;
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8005c28:	801a      	strh	r2, [r3, #0]



		VL53LX_init_histogram_config_structure(
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	9308      	str	r3, [sp, #32]
 8005c2e:	2305      	movs	r3, #5
 8005c30:	9307      	str	r3, [sp, #28]
 8005c32:	2304      	movs	r3, #4
 8005c34:	9306      	str	r3, [sp, #24]
 8005c36:	2303      	movs	r3, #3
 8005c38:	9305      	str	r3, [sp, #20]
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	9304      	str	r3, [sp, #16]
 8005c3e:	2301      	movs	r3, #1
 8005c40:	9303      	str	r3, [sp, #12]
 8005c42:	2300      	movs	r3, #0
 8005c44:	9302      	str	r3, [sp, #8]
 8005c46:	2304      	movs	r3, #4
 8005c48:	9301      	str	r3, [sp, #4]
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	2302      	movs	r3, #2
 8005c50:	2201      	movs	r2, #1
 8005c52:	2100      	movs	r1, #0
 8005c54:	2007      	movs	r0, #7
 8005c56:	f000 ff6a 	bl	8006b2e <VL53LX_init_histogram_config_structure>
				7, 0, 1, 2, 3, 4,
				0, 1, 2, 3, 4, 5,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5c:	3302      	adds	r3, #2
 8005c5e:	9308      	str	r3, [sp, #32]
 8005c60:	2305      	movs	r3, #5
 8005c62:	9307      	str	r3, [sp, #28]
 8005c64:	2304      	movs	r3, #4
 8005c66:	9306      	str	r3, [sp, #24]
 8005c68:	2303      	movs	r3, #3
 8005c6a:	9305      	str	r3, [sp, #20]
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	9304      	str	r3, [sp, #16]
 8005c70:	2301      	movs	r3, #1
 8005c72:	9303      	str	r3, [sp, #12]
 8005c74:	2300      	movs	r3, #0
 8005c76:	9302      	str	r3, [sp, #8]
 8005c78:	2304      	movs	r3, #4
 8005c7a:	9301      	str	r3, [sp, #4]
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	2302      	movs	r3, #2
 8005c82:	2201      	movs	r2, #1
 8005c84:	2100      	movs	r1, #0
 8005c86:	2007      	movs	r0, #7
 8005c88:	f000 ffe1 	bl	8006c4e <VL53LX_init_histogram_multizone_config_structure>
				&(pzone_cfg->multizone_hist_cfg));




		ptiming->range_config__vcsel_period_a = 0x09;
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	2209      	movs	r2, #9
 8005c90:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x0B;
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	220b      	movs	r2, #11
 8005c96:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__woi_sd0 = 0x09;
 8005c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9a:	2209      	movs	r2, #9
 8005c9c:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x0B;
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	220b      	movs	r2, #11
 8005ca2:	725a      	strb	r2, [r3, #9]




		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8005ca4:	6a3b      	ldr	r3, [r7, #32]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x20;
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	2220      	movs	r2, #32
 8005cae:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x1A;
 8005cb6:	6a3b      	ldr	r3, [r7, #32]
 8005cb8:	221a      	movs	r2, #26
 8005cba:	70da      	strb	r2, [r3, #3]


		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x28;
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	2228      	movs	r2, #40	@ 0x28
 8005cc6:	715a      	strb	r2, [r3, #5]


		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005cc8:	6a3b      	ldr	r3, [r7, #32]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x21;
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	2221      	movs	r2, #33	@ 0x21
 8005cd2:	721a      	strb	r2, [r3, #8]


		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	22f5      	movs	r2, #245	@ 0xf5
 8005cd8:	71da      	strb	r2, [r3, #7]



		phistpostprocess->valid_phase_low = 0x08;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2208      	movs	r2, #8
 8005cde:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x88;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2288      	movs	r2, #136	@ 0x88
 8005ce6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21



		VL53LX_copy_hist_cfg_to_static_cfg(
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	68b9      	ldr	r1, [r7, #8]
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 f9e6 	bl	80060c6 <VL53LX_copy_hist_cfg_to_static_cfg>
				pdynamic);




		pdynamic->system__sequence_config =
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	229b      	movs	r2, #155	@ 0x9b
 8005cfe:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 8005d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d02:	2226      	movs	r2, #38	@ 0x26
 8005d04:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 8005d06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <VL53LX_preset_mode_histogram_long_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b090      	sub	sp, #64	@ 0x40
 8005d16:	af0a      	add	r7, sp, #40	@ 0x28
 8005d18:	60f8      	str	r0, [r7, #12]
 8005d1a:	60b9      	str	r1, [r7, #8]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005d20:	2300      	movs	r3, #0
 8005d22:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 8005d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d26:	9304      	str	r3, [sp, #16]
 8005d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2a:	9303      	str	r3, [sp, #12]
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	9302      	str	r3, [sp, #8]
 8005d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d32:	9301      	str	r3, [sp, #4]
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	68b9      	ldr	r1, [r7, #8]
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f7ff ff52 	bl	8005be8 <VL53LX_preset_mode_histogram_ranging>
 8005d44:	4603      	mov	r3, r0
 8005d46:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 8005d48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d178      	bne.n	8005e42 <VL53LX_preset_mode_histogram_long_range+0x130>





		VL53LX_init_histogram_config_structure(
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	9308      	str	r3, [sp, #32]
 8005d54:	2305      	movs	r3, #5
 8005d56:	9307      	str	r3, [sp, #28]
 8005d58:	2304      	movs	r3, #4
 8005d5a:	9306      	str	r3, [sp, #24]
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	9305      	str	r3, [sp, #20]
 8005d60:	2302      	movs	r3, #2
 8005d62:	9304      	str	r3, [sp, #16]
 8005d64:	2301      	movs	r3, #1
 8005d66:	9303      	str	r3, [sp, #12]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	9302      	str	r3, [sp, #8]
 8005d6c:	2304      	movs	r3, #4
 8005d6e:	9301      	str	r3, [sp, #4]
 8005d70:	2303      	movs	r3, #3
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	2302      	movs	r3, #2
 8005d76:	2201      	movs	r2, #1
 8005d78:	2100      	movs	r1, #0
 8005d7a:	2007      	movs	r0, #7
 8005d7c:	f000 fed7 	bl	8006b2e <VL53LX_init_histogram_config_structure>
			7, 0, 1, 2, 3, 4,
			0, 1, 2, 3, 4, 5,
			phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	3302      	adds	r3, #2
 8005d84:	9308      	str	r3, [sp, #32]
 8005d86:	2305      	movs	r3, #5
 8005d88:	9307      	str	r3, [sp, #28]
 8005d8a:	2304      	movs	r3, #4
 8005d8c:	9306      	str	r3, [sp, #24]
 8005d8e:	2303      	movs	r3, #3
 8005d90:	9305      	str	r3, [sp, #20]
 8005d92:	2302      	movs	r3, #2
 8005d94:	9304      	str	r3, [sp, #16]
 8005d96:	2301      	movs	r3, #1
 8005d98:	9303      	str	r3, [sp, #12]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	9302      	str	r3, [sp, #8]
 8005d9e:	2304      	movs	r3, #4
 8005da0:	9301      	str	r3, [sp, #4]
 8005da2:	2303      	movs	r3, #3
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	2302      	movs	r3, #2
 8005da8:	2201      	movs	r2, #1
 8005daa:	2100      	movs	r1, #0
 8005dac:	2007      	movs	r0, #7
 8005dae:	f000 ff4e 	bl	8006c4e <VL53LX_init_histogram_multizone_config_structure>
			0, 1, 2, 3, 4, 5,
			&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	6a3b      	ldr	r3, [r7, #32]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	68b9      	ldr	r1, [r7, #8]
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f982 	bl	80060c6 <VL53LX_copy_hist_cfg_to_static_cfg>
			ptiming,
			pdynamic);



		ptiming->range_config__vcsel_period_a = 0x09;
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	2209      	movs	r2, #9
 8005dc6:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x0b;
 8005dc8:	6a3b      	ldr	r3, [r7, #32]
 8005dca:	220b      	movs	r2, #11
 8005dcc:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x21;
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	2221      	movs	r2, #33	@ 0x21
 8005dd8:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x1b;
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	221b      	movs	r2, #27
 8005de4:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	2200      	movs	r2, #0
 8005dea:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x29;
 8005dec:	6a3b      	ldr	r3, [r7, #32]
 8005dee:	2229      	movs	r2, #41	@ 0x29
 8005df0:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	2200      	movs	r2, #0
 8005df6:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x22;
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	2222      	movs	r2, #34	@ 0x22
 8005dfc:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x09;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2209      	movs	r2, #9
 8005e02:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	22f5      	movs	r2, #245	@ 0xf5
 8005e08:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x09;
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	2209      	movs	r2, #9
 8005e0e:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x0B;
 8005e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e12:	220b      	movs	r2, #11
 8005e14:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
				ptuning_parms->tp_init_phase_rtn_hist_long;
 8005e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e18:	7b1a      	ldrb	r2, [r3, #12]
		pdynamic->sd_config__initial_phase_sd0            =
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
				ptuning_parms->tp_init_phase_ref_hist_long;
 8005e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e20:	7bda      	ldrb	r2, [r3, #15]
		pdynamic->sd_config__initial_phase_sd1            =
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	72da      	strb	r2, [r3, #11]



		phistpostprocess->valid_phase_low = 0x08;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2208      	movs	r2, #8
 8005e2a:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x88;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2288      	movs	r2, #136	@ 0x88
 8005e32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	229b      	movs	r2, #155	@ 0x9b
 8005e3a:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 8005e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e3e:	2226      	movs	r2, #38	@ 0x26
 8005e40:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 8005e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3718      	adds	r7, #24
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <VL53LX_preset_mode_histogram_medium_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b090      	sub	sp, #64	@ 0x40
 8005e52:	af0a      	add	r7, sp, #40	@ 0x28
 8005e54:	60f8      	str	r0, [r7, #12]
 8005e56:	60b9      	str	r1, [r7, #8]
 8005e58:	607a      	str	r2, [r7, #4]
 8005e5a:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 8005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e62:	9304      	str	r3, [sp, #16]
 8005e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e66:	9303      	str	r3, [sp, #12]
 8005e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6a:	9302      	str	r3, [sp, #8]
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6e:	9301      	str	r3, [sp, #4]
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	68b9      	ldr	r1, [r7, #8]
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f7ff feb4 	bl	8005be8 <VL53LX_preset_mode_histogram_ranging>
 8005e80:	4603      	mov	r3, r0
 8005e82:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 8005e84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d178      	bne.n	8005f7e <VL53LX_preset_mode_histogram_medium_range+0x130>





		VL53LX_init_histogram_config_structure(
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	9308      	str	r3, [sp, #32]
 8005e90:	2303      	movs	r3, #3
 8005e92:	9307      	str	r3, [sp, #28]
 8005e94:	2302      	movs	r3, #2
 8005e96:	9306      	str	r3, [sp, #24]
 8005e98:	2301      	movs	r3, #1
 8005e9a:	9305      	str	r3, [sp, #20]
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	9304      	str	r3, [sp, #16]
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	9303      	str	r3, [sp, #12]
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9302      	str	r3, [sp, #8]
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	9301      	str	r3, [sp, #4]
 8005eac:	2302      	movs	r3, #2
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	2007      	movs	r0, #7
 8005eb8:	f000 fe39 	bl	8006b2e <VL53LX_init_histogram_config_structure>
				7, 0, 1, 1, 2, 2,
				0, 1, 2, 1, 2, 3,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	3302      	adds	r3, #2
 8005ec0:	9308      	str	r3, [sp, #32]
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	9307      	str	r3, [sp, #28]
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	9306      	str	r3, [sp, #24]
 8005eca:	2301      	movs	r3, #1
 8005ecc:	9305      	str	r3, [sp, #20]
 8005ece:	2302      	movs	r3, #2
 8005ed0:	9304      	str	r3, [sp, #16]
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	9303      	str	r3, [sp, #12]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	9302      	str	r3, [sp, #8]
 8005eda:	2302      	movs	r3, #2
 8005edc:	9301      	str	r3, [sp, #4]
 8005ede:	2302      	movs	r3, #2
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	2007      	movs	r0, #7
 8005eea:	f000 feb0 	bl	8006c4e <VL53LX_init_histogram_multizone_config_structure>
				0, 1, 2, 1, 2, 3,
				&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	68b9      	ldr	r1, [r7, #8]
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f000 f8e4 	bl	80060c6 <VL53LX_copy_hist_cfg_to_static_cfg>
				ptiming,
				pdynamic);



		ptiming->range_config__vcsel_period_a = 0x05;
 8005efe:	6a3b      	ldr	r3, [r7, #32]
 8005f00:	2205      	movs	r2, #5
 8005f02:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x07;
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	2207      	movs	r2, #7
 8005f08:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x36;
 8005f10:	6a3b      	ldr	r3, [r7, #32]
 8005f12:	2236      	movs	r2, #54	@ 0x36
 8005f14:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x28;
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	2228      	movs	r2, #40	@ 0x28
 8005f20:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8005f22:	6a3b      	ldr	r3, [r7, #32]
 8005f24:	2200      	movs	r2, #0
 8005f26:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x44;
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	2244      	movs	r2, #68	@ 0x44
 8005f2c:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005f2e:	6a3b      	ldr	r3, [r7, #32]
 8005f30:	2200      	movs	r2, #0
 8005f32:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x33;
 8005f34:	6a3b      	ldr	r3, [r7, #32]
 8005f36:	2233      	movs	r2, #51	@ 0x33
 8005f38:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x05;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2205      	movs	r2, #5
 8005f3e:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	22f5      	movs	r2, #245	@ 0xf5
 8005f44:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x05;
 8005f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f48:	2205      	movs	r2, #5
 8005f4a:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x07;
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	2207      	movs	r2, #7
 8005f50:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
			ptuning_parms->tp_init_phase_rtn_hist_med;
 8005f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f54:	7b5a      	ldrb	r2, [r3, #13]
		pdynamic->sd_config__initial_phase_sd0            =
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
			ptuning_parms->tp_init_phase_ref_hist_med;
 8005f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5c:	7c1a      	ldrb	r2, [r3, #16]
		pdynamic->sd_config__initial_phase_sd1            =
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	72da      	strb	r2, [r3, #11]



		phistpostprocess->valid_phase_low = 0x08;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2208      	movs	r2, #8
 8005f66:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x48;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2248      	movs	r2, #72	@ 0x48
 8005f6e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	229b      	movs	r2, #155	@ 0x9b
 8005f76:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 8005f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7a:	2226      	movs	r2, #38	@ 0x26
 8005f7c:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 8005f7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <VL53LX_preset_mode_histogram_short_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b090      	sub	sp, #64	@ 0x40
 8005f8e:	af0a      	add	r7, sp, #40	@ 0x28
 8005f90:	60f8      	str	r0, [r7, #12]
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	607a      	str	r2, [r7, #4]
 8005f96:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9e:	9304      	str	r3, [sp, #16]
 8005fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa2:	9303      	str	r3, [sp, #12]
 8005fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa6:	9302      	str	r3, [sp, #8]
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	68b9      	ldr	r1, [r7, #8]
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f7ff fe16 	bl	8005be8 <VL53LX_preset_mode_histogram_ranging>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 8005fc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d178      	bne.n	80060ba <VL53LX_preset_mode_histogram_short_range+0x130>





		VL53LX_init_histogram_config_structure(
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	9308      	str	r3, [sp, #32]
 8005fcc:	2302      	movs	r3, #2
 8005fce:	9307      	str	r3, [sp, #28]
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	9306      	str	r3, [sp, #24]
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	9305      	str	r3, [sp, #20]
 8005fd8:	2301      	movs	r3, #1
 8005fda:	9304      	str	r3, [sp, #16]
 8005fdc:	2301      	movs	r3, #1
 8005fde:	9303      	str	r3, [sp, #12]
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	9302      	str	r3, [sp, #8]
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	9301      	str	r3, [sp, #4]
 8005fe8:	2301      	movs	r3, #1
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	2301      	movs	r3, #1
 8005fee:	2200      	movs	r2, #0
 8005ff0:	2107      	movs	r1, #7
 8005ff2:	2007      	movs	r0, #7
 8005ff4:	f000 fd9b 	bl	8006b2e <VL53LX_init_histogram_config_structure>
				7, 7, 0, 1, 1, 1,
				0, 1, 1, 1, 2, 2,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8005ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffa:	3302      	adds	r3, #2
 8005ffc:	9308      	str	r3, [sp, #32]
 8005ffe:	2302      	movs	r3, #2
 8006000:	9307      	str	r3, [sp, #28]
 8006002:	2302      	movs	r3, #2
 8006004:	9306      	str	r3, [sp, #24]
 8006006:	2301      	movs	r3, #1
 8006008:	9305      	str	r3, [sp, #20]
 800600a:	2301      	movs	r3, #1
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	2301      	movs	r3, #1
 8006010:	9303      	str	r3, [sp, #12]
 8006012:	2300      	movs	r3, #0
 8006014:	9302      	str	r3, [sp, #8]
 8006016:	2301      	movs	r3, #1
 8006018:	9301      	str	r3, [sp, #4]
 800601a:	2301      	movs	r3, #1
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	2301      	movs	r3, #1
 8006020:	2200      	movs	r2, #0
 8006022:	2107      	movs	r1, #7
 8006024:	2007      	movs	r0, #7
 8006026:	f000 fe12 	bl	8006c4e <VL53LX_init_histogram_multizone_config_structure>
				0, 1, 1, 1, 2, 2,
				&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 800602a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	68b9      	ldr	r1, [r7, #8]
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 f846 	bl	80060c6 <VL53LX_copy_hist_cfg_to_static_cfg>
				ptiming,
				pdynamic);



		ptiming->range_config__vcsel_period_a = 0x03;
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	2203      	movs	r2, #3
 800603e:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x05;
 8006040:	6a3b      	ldr	r3, [r7, #32]
 8006042:	2205      	movs	r2, #5
 8006044:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8006046:	6a3b      	ldr	r3, [r7, #32]
 8006048:	2200      	movs	r2, #0
 800604a:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x52;
 800604c:	6a3b      	ldr	r3, [r7, #32]
 800604e:	2252      	movs	r2, #82	@ 0x52
 8006050:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	2200      	movs	r2, #0
 8006056:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x37;
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	2237      	movs	r2, #55	@ 0x37
 800605c:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	2200      	movs	r2, #0
 8006062:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x66;
 8006064:	6a3b      	ldr	r3, [r7, #32]
 8006066:	2266      	movs	r2, #102	@ 0x66
 8006068:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	2200      	movs	r2, #0
 800606e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x44;
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	2244      	movs	r2, #68	@ 0x44
 8006074:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x03;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2203      	movs	r2, #3
 800607a:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	22f5      	movs	r2, #245	@ 0xf5
 8006080:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x03;
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	2203      	movs	r2, #3
 8006086:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x05;
 8006088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608a:	2205      	movs	r2, #5
 800608c:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
			ptuning_parms->tp_init_phase_rtn_hist_short;
 800608e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006090:	7b9a      	ldrb	r2, [r3, #14]
		pdynamic->sd_config__initial_phase_sd0            =
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
			ptuning_parms->tp_init_phase_ref_hist_short;
 8006096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006098:	7c5a      	ldrb	r2, [r3, #17]
		pdynamic->sd_config__initial_phase_sd1            =
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	72da      	strb	r2, [r3, #11]


		phistpostprocess->valid_phase_low = 0x08;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2208      	movs	r2, #8
 80060a2:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x28;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2228      	movs	r2, #40	@ 0x28
 80060aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b0:	22bb      	movs	r2, #187	@ 0xbb
 80060b2:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 80060b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b6:	2226      	movs	r2, #38	@ 0x26
 80060b8:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 80060ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3718      	adds	r7, #24
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <VL53LX_copy_hist_cfg_to_static_cfg>:
	VL53LX_histogram_config_t *phistogram,
	VL53LX_static_config_t    *pstatic,
	VL53LX_general_config_t   *pgeneral,
	VL53LX_timing_config_t    *ptiming,
	VL53LX_dynamic_config_t   *pdynamic)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b085      	sub	sp, #20
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	60f8      	str	r0, [r7, #12]
 80060ce:	60b9      	str	r1, [r7, #8]
 80060d0:	607a      	str	r2, [r7, #4]
 80060d2:	603b      	str	r3, [r7, #0]
	LOG_FUNCTION_START("");

	SUPPRESS_UNUSED_WARNING(pgeneral);

	pstatic->sigma_estimator__effective_pulse_width_ns =
			phistogram->histogram_config__high_amb_even_bin_0_1;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	7bda      	ldrb	r2, [r3, #15]
	pstatic->sigma_estimator__effective_pulse_width_ns =
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns =
			phistogram->histogram_config__high_amb_even_bin_2_3;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->sigma_estimator__effective_ambient_width_ns =
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm =
			phistogram->histogram_config__high_amb_even_bin_4_5;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	7c5a      	ldrb	r2, [r3, #17]
	pstatic->sigma_estimator__sigma_ref_mm =
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm =
			phistogram->histogram_config__high_amb_odd_bin_0_1;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__crosstalk_compensation_valid_height_mm =
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	755a      	strb	r2, [r3, #21]

	pstatic->spare_host_config__static_config_spare_0 =
			phistogram->histogram_config__high_amb_odd_bin_2_3;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	7cda      	ldrb	r2, [r3, #19]
	pstatic->spare_host_config__static_config_spare_0 =
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 =
			phistogram->histogram_config__high_amb_odd_bin_4_5;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	7d1a      	ldrb	r2, [r3, #20]
	pstatic->spare_host_config__static_config_spare_1 =
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps =
		(((uint16_t)phistogram->histogram_config__mid_amb_even_bin_0_1)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	79db      	ldrb	r3, [r3, #7]
				<< 8)
 8006108:	021b      	lsls	r3, r3, #8
 800610a:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__mid_amb_even_bin_2_3;
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	7a12      	ldrb	r2, [r2, #8]
 8006110:	4413      	add	r3, r2
 8006112:	b29a      	uxth	r2, r3
	pstatic->algo__range_ignore_threshold_mcps =
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	831a      	strh	r2, [r3, #24]

	pstatic->algo__range_ignore_valid_height_mm =
			phistogram->histogram_config__mid_amb_even_bin_4_5;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	7a5a      	ldrb	r2, [r3, #9]
	pstatic->algo__range_ignore_valid_height_mm =
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip =
			phistogram->histogram_config__mid_amb_odd_bin_0_1;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	7a9a      	ldrb	r2, [r3, #10]
	pstatic->algo__range_min_clip =
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	76da      	strb	r2, [r3, #27]
	pstatic->algo__consistency_check__tolerance =
			phistogram->histogram_config__mid_amb_odd_bin_2;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	7ada      	ldrb	r2, [r3, #11]
	pstatic->algo__consistency_check__tolerance =
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	771a      	strb	r2, [r3, #28]

	pstatic->spare_host_config__static_config_spare_2 =
			phistogram->histogram_config__mid_amb_odd_bin_3_4;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->spare_host_config__static_config_spare_2 =
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb =
			phistogram->histogram_config__mid_amb_odd_bin_5;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	7b5a      	ldrb	r2, [r3, #13]
	pstatic->sd_config__reset_stages_msb =
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	779a      	strb	r2, [r3, #30]

	pstatic->sd_config__reset_stages_lsb =
			phistogram->histogram_config__user_bin_offset;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	7b9a      	ldrb	r2, [r3, #14]
	pstatic->sd_config__reset_stages_lsb =
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	77da      	strb	r2, [r3, #31]

	ptiming->range_config__sigma_thresh =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_0_1)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	785b      	ldrb	r3, [r3, #1]
				<< 8)
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_even_bin_2_3;
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	7892      	ldrb	r2, [r2, #2]
 8006154:	4413      	add	r3, r2
 8006156:	b29a      	uxth	r2, r3
	ptiming->range_config__sigma_thresh =
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_4_5)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	78db      	ldrb	r3, [r3, #3]
				<< 8)
 8006160:	021b      	lsls	r3, r3, #8
 8006162:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_odd_bin_0_1;
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	7912      	ldrb	r2, [r2, #4]
 8006168:	4413      	add	r3, r2
 800616a:	b29a      	uxth	r2, r3
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	819a      	strh	r2, [r3, #12]

	ptiming->range_config__valid_phase_low =
			phistogram->histogram_config__low_amb_odd_bin_2_3;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	795a      	ldrb	r2, [r3, #5]
	ptiming->range_config__valid_phase_low =
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high =
			phistogram->histogram_config__low_amb_odd_bin_4_5;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	799a      	ldrb	r2, [r3, #6]
	ptiming->range_config__valid_phase_high =
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	73da      	strb	r2, [r3, #15]

	pdynamic->system__thresh_high =
			phistogram->histogram_config__amb_thresh_low;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8ada      	ldrh	r2, [r3, #22]
	pdynamic->system__thresh_high =
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	805a      	strh	r2, [r3, #2]

	pdynamic->system__thresh_low =
			phistogram->histogram_config__amb_thresh_high;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8b1a      	ldrh	r2, [r3, #24]
	pdynamic->system__thresh_low =
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	809a      	strh	r2, [r3, #4]

	pdynamic->system__enable_xtalk_per_quadrant =
			phistogram->histogram_config__spad_array_selection;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	781a      	ldrb	r2, [r3, #0]
	pdynamic->system__enable_xtalk_per_quadrant =
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	719a      	strb	r2, [r3, #6]

	LOG_FUNCTION_END(0);

}
 8006198:	bf00      	nop
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <VL53LX_copy_hist_bins_to_static_cfg>:

void VL53LX_copy_hist_bins_to_static_cfg(
	VL53LX_histogram_config_t *phistogram,
	VL53LX_static_config_t    *pstatic,
	VL53LX_timing_config_t    *ptiming)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]


	LOG_FUNCTION_START("");

	pstatic->sigma_estimator__effective_pulse_width_ns =
			phistogram->histogram_config__high_amb_even_bin_0_1;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	7bda      	ldrb	r2, [r3, #15]
	pstatic->sigma_estimator__effective_pulse_width_ns =
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns =
			phistogram->histogram_config__high_amb_even_bin_2_3;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->sigma_estimator__effective_ambient_width_ns =
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm =
			phistogram->histogram_config__high_amb_even_bin_4_5;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	7c5a      	ldrb	r2, [r3, #17]
	pstatic->sigma_estimator__sigma_ref_mm =
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm =
			phistogram->histogram_config__high_amb_odd_bin_0_1;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__crosstalk_compensation_valid_height_mm =
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	755a      	strb	r2, [r3, #21]

	pstatic->spare_host_config__static_config_spare_0 =
			phistogram->histogram_config__high_amb_odd_bin_2_3;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	7cda      	ldrb	r2, [r3, #19]
	pstatic->spare_host_config__static_config_spare_0 =
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 =
			phistogram->histogram_config__high_amb_odd_bin_4_5;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	7d1a      	ldrb	r2, [r3, #20]
	pstatic->spare_host_config__static_config_spare_1 =
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps =
		(((uint16_t)phistogram->histogram_config__mid_amb_even_bin_0_1)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	79db      	ldrb	r3, [r3, #7]
				<< 8)
 80061e4:	021b      	lsls	r3, r3, #8
 80061e6:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__mid_amb_even_bin_2_3;
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	7a12      	ldrb	r2, [r2, #8]
 80061ec:	4413      	add	r3, r2
 80061ee:	b29a      	uxth	r2, r3
	pstatic->algo__range_ignore_threshold_mcps =
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	831a      	strh	r2, [r3, #24]

	pstatic->algo__range_ignore_valid_height_mm =
			phistogram->histogram_config__mid_amb_even_bin_4_5;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	7a5a      	ldrb	r2, [r3, #9]
	pstatic->algo__range_ignore_valid_height_mm =
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip =
			phistogram->histogram_config__mid_amb_odd_bin_0_1;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	7a9a      	ldrb	r2, [r3, #10]
	pstatic->algo__range_min_clip =
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	76da      	strb	r2, [r3, #27]
	pstatic->algo__consistency_check__tolerance =
			phistogram->histogram_config__mid_amb_odd_bin_2;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	7ada      	ldrb	r2, [r3, #11]
	pstatic->algo__consistency_check__tolerance =
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	771a      	strb	r2, [r3, #28]

	pstatic->spare_host_config__static_config_spare_2 =
			phistogram->histogram_config__mid_amb_odd_bin_3_4;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->spare_host_config__static_config_spare_2 =
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb =
			phistogram->histogram_config__mid_amb_odd_bin_5;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	7b5a      	ldrb	r2, [r3, #13]
	pstatic->sd_config__reset_stages_msb =
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	779a      	strb	r2, [r3, #30]

	ptiming->range_config__sigma_thresh =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_0_1)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	785b      	ldrb	r3, [r3, #1]
				<< 8)
 8006220:	021b      	lsls	r3, r3, #8
 8006222:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_even_bin_2_3;
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	7892      	ldrb	r2, [r2, #2]
 8006228:	4413      	add	r3, r2
 800622a:	b29a      	uxth	r2, r3
	ptiming->range_config__sigma_thresh =
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_4_5)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	78db      	ldrb	r3, [r3, #3]
				<< 8)
 8006234:	021b      	lsls	r3, r3, #8
 8006236:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_odd_bin_0_1;
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	7912      	ldrb	r2, [r2, #4]
 800623c:	4413      	add	r3, r2
 800623e:	b29a      	uxth	r2, r3
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	819a      	strh	r2, [r3, #12]

	ptiming->range_config__valid_phase_low =
			phistogram->histogram_config__low_amb_odd_bin_2_3;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	795a      	ldrb	r2, [r3, #5]
	ptiming->range_config__valid_phase_low =
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high =
			phistogram->histogram_config__low_amb_odd_bin_4_5;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	799a      	ldrb	r2, [r3, #6]
	ptiming->range_config__valid_phase_high =
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	73da      	strb	r2, [r3, #15]

	LOG_FUNCTION_END(0);

}
 8006254:	bf00      	nop
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <VL53LX_init_version>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53LX_init_version(
	VL53LX_DEV        Dev)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3318      	adds	r3, #24
 800626c:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53LX_LL_API_IMPLEMENTATION_VER_MAJOR;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdev->version.ll_minor    = VL53LX_LL_API_IMPLEMENTATION_VER_MINOR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdev->version.ll_build    = VL53LX_LL_API_IMPLEMENTATION_VER_SUB;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdev->version.ll_revision = VL53LX_LL_API_IMPLEMENTATION_VER_REVISION;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800628c:	bf00      	nop
 800628e:	3714      	adds	r7, #20
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <VL53LX_init_ll_driver_state>:


void  VL53LX_init_ll_driver_state(
	VL53LX_DEV         Dev,
	VL53LX_DeviceState device_state)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	70fb      	strb	r3, [r7, #3]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3318      	adds	r3, #24
 80062a8:	60fb      	str	r3, [r7, #12]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	332c      	adds	r3, #44	@ 0x2c
 80062ae:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	78fa      	ldrb	r2, [r7, #3]
 80062b4:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2200      	movs	r2, #0
 80062ba:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	2202      	movs	r2, #2
 80062c0:	711a      	strb	r2, [r3, #4]
	pstate->cfg_timing_status = 0;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2200      	movs	r2, #0
 80062c6:	715a      	strb	r2, [r3, #5]
	pstate->cfg_zone_id       = 0;
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2200      	movs	r2, #0
 80062cc:	719a      	strb	r2, [r3, #6]

	pstate->rd_device_state   = device_state;
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	78fa      	ldrb	r2, [r7, #3]
 80062d2:	71da      	strb	r2, [r3, #7]
	pstate->rd_stream_count   = 0;
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	2200      	movs	r2, #0
 80062d8:	721a      	strb	r2, [r3, #8]
	pstate->rd_gph_id         = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	2202      	movs	r2, #2
 80062de:	72da      	strb	r2, [r3, #11]
	pstate->rd_timing_status  = 0;
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2200      	movs	r2, #0
 80062e4:	731a      	strb	r2, [r3, #12]
	pstate->rd_zone_id        = 0;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	2200      	movs	r2, #0
 80062ea:	735a      	strb	r2, [r3, #13]

}
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <VL53LX_update_ll_driver_rd_state>:


VL53LX_Error  VL53LX_update_ll_driver_rd_state(
	VL53LX_DEV         Dev)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]


	VL53LX_Error        status  = VL53LX_ERROR_NONE;
 8006300:	2300      	movs	r3, #0
 8006302:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	3318      	adds	r3, #24
 8006308:	613b      	str	r3, [r7, #16]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	332c      	adds	r3, #44	@ 0x2c
 800630e:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	if ((pdev->sys_ctrl.system__mode_start &
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8006316:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d115      	bne.n	800634a <VL53LX_update_ll_driver_rd_state+0x52>
		VL53LX_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2203      	movs	r2, #3
 8006322:	71da      	strb	r2, [r3, #7]
		pstate->rd_stream_count  = 0;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	721a      	strb	r2, [r3, #8]
		pstate->rd_internal_stream_count = 0;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	725a      	strb	r2, [r3, #9]
		pstate->rd_internal_stream_count_val = 0;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	729a      	strb	r2, [r3, #10]
		pstate->rd_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2202      	movs	r2, #2
 800633a:	72da      	strb	r2, [r3, #11]
		pstate->rd_timing_status = 0;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	731a      	strb	r2, [r3, #12]
		pstate->rd_zone_id       = 0;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	735a      	strb	r2, [r3, #13]
 8006348:	e0be      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>

	} else {



		if (pstate->rd_stream_count == 0xFF)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	7a1b      	ldrb	r3, [r3, #8]
 800634e:	2bff      	cmp	r3, #255	@ 0xff
 8006350:	d103      	bne.n	800635a <VL53LX_update_ll_driver_rd_state+0x62>
			pstate->rd_stream_count = 0x80;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2280      	movs	r2, #128	@ 0x80
 8006356:	721a      	strb	r2, [r3, #8]
 8006358:	e005      	b.n	8006366 <VL53LX_update_ll_driver_rd_state+0x6e>
		else
			pstate->rd_stream_count++;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	7a1b      	ldrb	r3, [r3, #8]
 800635e:	3301      	adds	r3, #1
 8006360:	b2da      	uxtb	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	721a      	strb	r2, [r3, #8]


		status = VL53LX_update_internal_stream_counters(Dev,
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	7a19      	ldrb	r1, [r3, #8]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f103 0209 	add.w	r2, r3, #9
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	330a      	adds	r3, #10
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f002 fd6d 	bl	8008e54 <VL53LX_update_internal_stream_counters>
 800637a:	4603      	mov	r3, r0
 800637c:	75fb      	strb	r3, [r7, #23]
			&(pstate->rd_internal_stream_count),
			&(pstate->rd_internal_stream_count_val));



		pstate->rd_gph_id ^= VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	7adb      	ldrb	r3, [r3, #11]
 8006382:	f083 0302 	eor.w	r3, r3, #2
 8006386:	b2da      	uxtb	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	72da      	strb	r2, [r3, #11]



		switch (pstate->rd_device_state) {
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	79db      	ldrb	r3, [r3, #7]
 8006390:	3b03      	subs	r3, #3
 8006392:	2b05      	cmp	r3, #5
 8006394:	f200 8082 	bhi.w	800649c <VL53LX_update_ll_driver_rd_state+0x1a4>
 8006398:	a201      	add	r2, pc, #4	@ (adr r2, 80063a0 <VL53LX_update_ll_driver_rd_state+0xa8>)
 800639a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639e:	bf00      	nop
 80063a0:	080063b9 	.word	0x080063b9
 80063a4:	0800649d 	.word	0x0800649d
 80063a8:	0800649d 	.word	0x0800649d
 80063ac:	0800640b 	.word	0x0800640b
 80063b0:	08006441 	.word	0x08006441
 80063b4:	0800646b 	.word	0x0800646b

		case VL53LX_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	f893 335e 	ldrb.w	r3, [r3, #862]	@ 0x35e
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	dd03      	ble.n	80063ce <VL53LX_update_ll_driver_rd_state+0xd6>
				VL53LX_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2206      	movs	r2, #6
 80063ca:	71da      	strb	r2, [r3, #7]
 80063cc:	e00d      	b.n	80063ea <VL53LX_update_ll_driver_rd_state+0xf2>
				VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				if (pstate->rd_zone_id >=
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	7b5a      	ldrb	r2, [r3, #13]
					pdev->zone_cfg.active_zones)
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
				if (pstate->rd_zone_id >=
 80063d8:	429a      	cmp	r2, r3
 80063da:	d303      	bcc.n	80063e4 <VL53LX_update_ll_driver_rd_state+0xec>
					pstate->rd_device_state =
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2208      	movs	r2, #8
 80063e0:	71da      	strb	r2, [r3, #7]
 80063e2:	e002      	b.n	80063ea <VL53LX_update_ll_driver_rd_state+0xf2>
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
				else
					pstate->rd_device_state =
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2207      	movs	r2, #7
 80063e8:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;
			}

			pstate->rd_stream_count  = 0;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	729a      	strb	r2, [r3, #10]
			pstate->rd_timing_status = 0;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	731a      	strb	r2, [r3, #12]
			pstate->rd_zone_id       = 0;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	735a      	strb	r2, [r3, #13]

			break;
 8006408:	e05e      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC:
			pstate->rd_stream_count = 0;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	729a      	strb	r2, [r3, #10]
			pstate->rd_zone_id      = 0;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	735a      	strb	r2, [r3, #13]
			if (pstate->rd_zone_id >=
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 800642c:	429a      	cmp	r2, r3
 800642e:	d303      	bcc.n	8006438 <VL53LX_update_ll_driver_rd_state+0x140>
				pstate->rd_device_state =
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2208      	movs	r2, #8
 8006434:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;

			break;
 8006436:	e047      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2207      	movs	r2, #7
 800643c:	71da      	strb	r2, [r3, #7]
			break;
 800643e:	e043      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_GATHER_DATA:
			pstate->rd_zone_id++;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	7b5b      	ldrb	r3, [r3, #13]
 8006444:	3301      	adds	r3, #1
 8006446:	b2da      	uxtb	r2, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	735a      	strb	r2, [r3, #13]
			if (pstate->rd_zone_id >=
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 8006456:	429a      	cmp	r2, r3
 8006458:	d303      	bcc.n	8006462 <VL53LX_update_ll_driver_rd_state+0x16a>
				pstate->rd_device_state =
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2208      	movs	r2, #8
 800645e:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;

			break;
 8006460:	e032      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2207      	movs	r2, #7
 8006466:	71da      	strb	r2, [r3, #7]
			break;
 8006468:	e02e      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA:
			pstate->rd_zone_id        = 0;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	735a      	strb	r2, [r3, #13]
			pstate->rd_timing_status ^= 0x01;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	7b1b      	ldrb	r3, [r3, #12]
 8006474:	f083 0301 	eor.w	r3, r3, #1
 8006478:	b2da      	uxtb	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	731a      	strb	r2, [r3, #12]

			if (pstate->rd_zone_id >=
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 8006488:	429a      	cmp	r2, r3
 800648a:	d303      	bcc.n	8006494 <VL53LX_update_ll_driver_rd_state+0x19c>
				pstate->rd_device_state =
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2208      	movs	r2, #8
 8006490:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;
			break;
 8006492:	e019      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2207      	movs	r2, #7
 8006498:	71da      	strb	r2, [r3, #7]
			break;
 800649a:	e015      	b.n	80064c8 <VL53LX_update_ll_driver_rd_state+0x1d0>

		default:
			pstate->rd_device_state  =
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2203      	movs	r2, #3
 80064a0:	71da      	strb	r2, [r3, #7]
				VL53LX_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	729a      	strb	r2, [r3, #10]
			pstate->rd_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2202      	movs	r2, #2
 80064b8:	72da      	strb	r2, [r3, #11]
			pstate->rd_timing_status = 0;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	731a      	strb	r2, [r3, #12]
			pstate->rd_zone_id       = 0;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	735a      	strb	r2, [r3, #13]
			break;
 80064c6:	bf00      	nop



	LOG_FUNCTION_END(status);

	return status;
 80064c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3718      	adds	r7, #24
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <VL53LX_check_ll_driver_rd_state>:


VL53LX_Error VL53LX_check_ll_driver_rd_state(
	VL53LX_DEV         Dev)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b08d      	sub	sp, #52	@ 0x34
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]


	VL53LX_Error         status = VL53LX_ERROR_NONE;
 80064dc:	2300      	movs	r3, #0
 80064de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	VL53LX_LLDriverData_t  *pdev =
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3318      	adds	r3, #24
 80064e6:	62bb      	str	r3, [r7, #40]	@ 0x28
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 80064f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f2:	332c      	adds	r3, #44	@ 0x2c
 80064f4:	623b      	str	r3, [r7, #32]
	VL53LX_system_results_t   *psys_results = &(pdev->sys_results);
 80064f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f8:	f203 3366 	addw	r3, r3, #870	@ 0x366
 80064fc:	61fb      	str	r3, [r7, #28]
	VL53LX_histogram_bin_data_t *phist_data = &(pdev->hist_data);
 80064fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006500:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8006504:	61bb      	str	r3, [r7, #24]
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 8006506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006508:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800650c:	617b      	str	r3, [r7, #20]

	uint8_t   device_range_status   = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	74fb      	strb	r3, [r7, #19]
	uint8_t   device_stream_count   = 0;
 8006512:	2300      	movs	r3, #0
 8006514:	74bb      	strb	r3, [r7, #18]
	uint8_t   device_gph_id         = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t   histogram_mode        = 0;
 800651c:	2300      	movs	r3, #0
 800651e:	747b      	strb	r3, [r7, #17]
	uint8_t   expected_stream_count = 0;
 8006520:	2300      	movs	r3, #0
 8006522:	743b      	strb	r3, [r7, #16]
	uint8_t   expected_gph_id       = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");



	device_range_status =
			psys_results->result__range_status &
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800652c:	f003 031f 	and.w	r3, r3, #31
 8006530:	74fb      	strb	r3, [r7, #19]
			VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	78db      	ldrb	r3, [r3, #3]
 8006536:	74bb      	strb	r3, [r7, #18]



	histogram_mode =
		(pdev->sys_ctrl.system__mode_start &
 8006538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653a:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 800653e:	f003 0302 	and.w	r3, r3, #2
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) ==
 8006542:	2b00      	cmp	r3, #0
 8006544:	bf14      	ite	ne
 8006546:	2301      	movne	r3, #1
 8006548:	2300      	moveq	r3, #0
 800654a:	b2db      	uxtb	r3, r3
	histogram_mode =
 800654c:	747b      	strb	r3, [r7, #17]
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM;


	device_gph_id = (psys_results->result__interrupt_status &
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	781b      	ldrb	r3, [r3, #0]
		VL53LX_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 8006552:	111b      	asrs	r3, r3, #4
 8006554:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 8006556:	f003 0302 	and.w	r3, r3, #2
 800655a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	if (histogram_mode)
 800655e:	7c7b      	ldrb	r3, [r7, #17]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d008      	beq.n	8006576 <VL53LX_check_ll_driver_rd_state+0xa2>
		device_gph_id = (phist_data->result__interrupt_status &
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
			VL53LX_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800656a:	111b      	asrs	r3, r3, #4
 800656c:	b2db      	uxtb	r3, r3
		device_gph_id = (phist_data->result__interrupt_status &
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e



	if (!((pdev->sys_ctrl.system__mode_start &
 8006576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006578:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 800657c:	f003 0320 	and.w	r3, r3, #32
 8006580:	2b00      	cmp	r3, #0
 8006582:	d04e      	beq.n	8006622 <VL53LX_check_ll_driver_rd_state+0x14e>
		VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK))
		goto ENDFUNC;



	if (pstate->rd_device_state ==
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	79db      	ldrb	r3, [r3, #7]
 8006588:	2b06      	cmp	r3, #6
 800658a:	d109      	bne.n	80065a0 <VL53LX_check_ll_driver_rd_state+0xcc>
		VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

		if (histogram_mode == 0) {
 800658c:	7c7b      	ldrb	r3, [r7, #17]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d14a      	bne.n	8006628 <VL53LX_check_ll_driver_rd_state+0x154>
			if (device_range_status !=
 8006592:	7cfb      	ldrb	r3, [r7, #19]
 8006594:	2b12      	cmp	r3, #18
 8006596:	d047      	beq.n	8006628 <VL53LX_check_ll_driver_rd_state+0x154>
			VL53LX_DEVICEERROR_GPHSTREAMCOUNT0READY)
				status =
 8006598:	23ef      	movs	r3, #239	@ 0xef
 800659a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800659e:	e043      	b.n	8006628 <VL53LX_check_ll_driver_rd_state+0x154>
				VL53LX_ERROR_GPH_SYNC_CHECK_FAIL;

		}
	} else {
		if (pstate->rd_stream_count != device_stream_count)
 80065a0:	6a3b      	ldr	r3, [r7, #32]
 80065a2:	7a1b      	ldrb	r3, [r3, #8]
 80065a4:	7cba      	ldrb	r2, [r7, #18]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d002      	beq.n	80065b0 <VL53LX_check_ll_driver_rd_state+0xdc>
			status = VL53LX_ERROR_STREAM_COUNT_CHECK_FAIL;
 80065aa:	23ee      	movs	r3, #238	@ 0xee
 80065ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


		if (pstate->rd_gph_id != device_gph_id)
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	7adb      	ldrb	r3, [r3, #11]
 80065b4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d002      	beq.n	80065c2 <VL53LX_check_ll_driver_rd_state+0xee>
			status = VL53LX_ERROR_GPH_ID_CHECK_FAIL;
 80065bc:	23ed      	movs	r3, #237	@ 0xed
 80065be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f




		expected_stream_count =
		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_stream_count;
 80065c2:	6a3b      	ldr	r3, [r7, #32]
 80065c4:	7b5b      	ldrb	r3, [r3, #13]
 80065c6:	4619      	mov	r1, r3
		expected_stream_count =
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	460b      	mov	r3, r1
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	440b      	add	r3, r1
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	4413      	add	r3, r2
 80065d4:	3302      	adds	r3, #2
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	743b      	strb	r3, [r7, #16]
		expected_gph_id =
		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_gph_id;
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	7b5b      	ldrb	r3, [r3, #13]
 80065de:	4619      	mov	r1, r3
		expected_gph_id =
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	460b      	mov	r3, r1
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	440b      	add	r3, r1
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	4413      	add	r3, r2
 80065ec:	3303      	adds	r3, #3
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	73fb      	strb	r3, [r7, #15]



		if (expected_stream_count != device_stream_count) {
 80065f2:	7c3a      	ldrb	r2, [r7, #16]
 80065f4:	7cbb      	ldrb	r3, [r7, #18]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d00a      	beq.n	8006610 <VL53LX_check_ll_driver_rd_state+0x13c>


			if (!((pdev->zone_cfg.active_zones == 0) &&
 80065fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fc:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d102      	bne.n	800660a <VL53LX_check_ll_driver_rd_state+0x136>
 8006604:	7cbb      	ldrb	r3, [r7, #18]
 8006606:	2bff      	cmp	r3, #255	@ 0xff
 8006608:	d002      	beq.n	8006610 <VL53LX_check_ll_driver_rd_state+0x13c>
				(device_stream_count == 255)))
				status =
 800660a:	23ec      	movs	r3, #236	@ 0xec
 800660c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		}



		if (expected_gph_id != device_gph_id)
 8006610:	7bfa      	ldrb	r2, [r7, #15]
 8006612:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006616:	429a      	cmp	r2, r3
 8006618:	d005      	beq.n	8006626 <VL53LX_check_ll_driver_rd_state+0x152>
			status = VL53LX_ERROR_ZONE_GPH_ID_CHECK_FAIL;
 800661a:	23eb      	movs	r3, #235	@ 0xeb
 800661c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006620:	e002      	b.n	8006628 <VL53LX_check_ll_driver_rd_state+0x154>
		goto ENDFUNC;
 8006622:	bf00      	nop
 8006624:	e000      	b.n	8006628 <VL53LX_check_ll_driver_rd_state+0x154>

	}



ENDFUNC:
 8006626:	bf00      	nop
	LOG_FUNCTION_END(status);
	return status;
 8006628:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800662c:	4618      	mov	r0, r3
 800662e:	3734      	adds	r7, #52	@ 0x34
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <VL53LX_update_ll_driver_cfg_state>:


VL53LX_Error  VL53LX_update_ll_driver_cfg_state(
	VL53LX_DEV         Dev)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b088      	sub	sp, #32
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]


	VL53LX_Error         status = VL53LX_ERROR_NONE;
 8006640:	2300      	movs	r3, #0
 8006642:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t  *pdev =
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	3318      	adds	r3, #24
 8006648:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8006650:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	332c      	adds	r3, #44	@ 0x2c
 8006656:	613b      	str	r3, [r7, #16]
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800665e:	60fb      	str	r3, [r7, #12]





	if ((pdev->sys_ctrl.system__mode_start &
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8006666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d11b      	bne.n	80066a6 <VL53LX_update_ll_driver_cfg_state+0x6e>
		VL53LX_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	2203      	movs	r2, #3
 8006672:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	2200      	movs	r2, #0
 8006678:	705a      	strb	r2, [r3, #1]
		pstate->cfg_internal_stream_count = 0;
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	2200      	movs	r2, #0
 800667e:	709a      	strb	r2, [r3, #2]
		pstate->cfg_internal_stream_count_val = 0;
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	2200      	movs	r2, #0
 8006684:	70da      	strb	r2, [r3, #3]
		pstate->cfg_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	2202      	movs	r2, #2
 800668a:	711a      	strb	r2, [r3, #4]
		pstate->cfg_timing_status = 0;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	2200      	movs	r2, #0
 8006690:	715a      	strb	r2, [r3, #5]
		pstate->cfg_zone_id       = 0;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	2200      	movs	r2, #0
 8006696:	719a      	strb	r2, [r3, #6]
		prev_cfg_zone_id          = 0;
 8006698:	2300      	movs	r3, #0
 800669a:	77bb      	strb	r3, [r7, #30]
		prev_cfg_gph_id           = 0;
 800669c:	2300      	movs	r3, #0
 800669e:	777b      	strb	r3, [r7, #29]
		prev_cfg_stream_count     = 0;
 80066a0:	2300      	movs	r3, #0
 80066a2:	773b      	strb	r3, [r7, #28]
 80066a4:	e0b1      	b.n	800680a <VL53LX_update_ll_driver_cfg_state+0x1d2>

	} else {

		prev_cfg_gph_id           = pstate->cfg_gph_id;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	791b      	ldrb	r3, [r3, #4]
 80066aa:	777b      	strb	r3, [r7, #29]
		prev_cfg_zone_id          = pstate->cfg_zone_id;
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	799b      	ldrb	r3, [r3, #6]
 80066b0:	77bb      	strb	r3, [r7, #30]
		prev_cfg_stream_count     = pstate->cfg_stream_count;
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	785b      	ldrb	r3, [r3, #1]
 80066b6:	773b      	strb	r3, [r7, #28]



		if (pstate->cfg_stream_count == 0xFF)
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	785b      	ldrb	r3, [r3, #1]
 80066bc:	2bff      	cmp	r3, #255	@ 0xff
 80066be:	d103      	bne.n	80066c8 <VL53LX_update_ll_driver_cfg_state+0x90>
			pstate->cfg_stream_count = 0x80;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	2280      	movs	r2, #128	@ 0x80
 80066c4:	705a      	strb	r2, [r3, #1]
 80066c6:	e005      	b.n	80066d4 <VL53LX_update_ll_driver_cfg_state+0x9c>
		else
			pstate->cfg_stream_count++;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	785b      	ldrb	r3, [r3, #1]
 80066cc:	3301      	adds	r3, #1
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	705a      	strb	r2, [r3, #1]


		status = VL53LX_update_internal_stream_counters(
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	7859      	ldrb	r1, [r3, #1]
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	1c9a      	adds	r2, r3, #2
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	3303      	adds	r3, #3
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f002 fbb7 	bl	8008e54 <VL53LX_update_internal_stream_counters>
 80066e6:	4603      	mov	r3, r0
 80066e8:	77fb      	strb	r3, [r7, #31]
			&(pstate->cfg_internal_stream_count),
			&(pstate->cfg_internal_stream_count_val));



		pstate->cfg_gph_id ^= VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	791b      	ldrb	r3, [r3, #4]
 80066ee:	f083 0302 	eor.w	r3, r3, #2
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	711a      	strb	r2, [r3, #4]



		switch (pstate->cfg_device_state) {
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	2b05      	cmp	r3, #5
 80066fe:	d053      	beq.n	80067a8 <VL53LX_update_ll_driver_cfg_state+0x170>
 8006700:	2b05      	cmp	r3, #5
 8006702:	dc69      	bgt.n	80067d8 <VL53LX_update_ll_driver_cfg_state+0x1a0>
 8006704:	2b03      	cmp	r3, #3
 8006706:	d002      	beq.n	800670e <VL53LX_update_ll_driver_cfg_state+0xd6>
 8006708:	2b04      	cmp	r3, #4
 800670a:	d02d      	beq.n	8006768 <VL53LX_update_ll_driver_cfg_state+0x130>
 800670c:	e064      	b.n	80067d8 <VL53LX_update_ll_driver_cfg_state+0x1a0>

		case VL53LX_DEVICESTATE_SW_STANDBY:
			pstate->cfg_zone_id = 1;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	2201      	movs	r2, #1
 8006712:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 800671e:	429a      	cmp	r2, r3
 8006720:	d909      	bls.n	8006736 <VL53LX_update_ll_driver_cfg_state+0xfe>
				pstate->cfg_zone_id = 0;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	2200      	movs	r2, #0
 8006726:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	795b      	ldrb	r3, [r3, #5]
 800672c:	f083 0301 	eor.w	r3, r3, #1
 8006730:	b2da      	uxtb	r2, r3
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	715a      	strb	r2, [r3, #5]
			}
			pstate->cfg_stream_count = 1;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	2201      	movs	r2, #1
 800673a:	705a      	strb	r2, [r3, #1]

			if (pdev->gen_cfg.global_config__stream_divider == 0) {
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006742:	2b00      	cmp	r3, #0
 8006744:	d106      	bne.n	8006754 <VL53LX_update_ll_driver_cfg_state+0x11c>
				pstate->cfg_internal_stream_count = 1;
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	2201      	movs	r2, #1
 800674a:	709a      	strb	r2, [r3, #2]
				pstate->cfg_internal_stream_count_val = 0;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	2200      	movs	r2, #0
 8006750:	70da      	strb	r2, [r3, #3]
 8006752:	e005      	b.n	8006760 <VL53LX_update_ll_driver_cfg_state+0x128>
			} else {
				pstate->cfg_internal_stream_count = 0;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	2200      	movs	r2, #0
 8006758:	709a      	strb	r2, [r3, #2]
				pstate->cfg_internal_stream_count_val = 1;
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	2201      	movs	r2, #1
 800675e:	70da      	strb	r2, [r3, #3]
			}
			pstate->cfg_device_state =
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	2204      	movs	r2, #4
 8006764:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_RANGING_DSS_AUTO;
			break;
 8006766:	e050      	b.n	800680a <VL53LX_update_ll_driver_cfg_state+0x1d2>

		case VL53LX_DEVICESTATE_RANGING_DSS_AUTO:
			pstate->cfg_zone_id++;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	799b      	ldrb	r3, [r3, #6]
 800676c:	3301      	adds	r3, #1
 800676e:	b2da      	uxtb	r2, r3
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 800677e:	429a      	cmp	r2, r3
 8006780:	d940      	bls.n	8006804 <VL53LX_update_ll_driver_cfg_state+0x1cc>

				pstate->cfg_zone_id = 0;
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2200      	movs	r2, #0
 8006786:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	795b      	ldrb	r3, [r3, #5]
 800678c:	f083 0301 	eor.w	r3, r3, #1
 8006790:	b2da      	uxtb	r2, r3
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	715a      	strb	r2, [r3, #5]




				if (pdev->zone_cfg.active_zones > 0) {
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d031      	beq.n	8006804 <VL53LX_update_ll_driver_cfg_state+0x1cc>
					pstate->cfg_device_state =
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	2205      	movs	r2, #5
 80067a4:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_RANGING_DSS_MANUAL;
				}
			}
			break;
 80067a6:	e02d      	b.n	8006804 <VL53LX_update_ll_driver_cfg_state+0x1cc>

		case VL53LX_DEVICESTATE_RANGING_DSS_MANUAL:
			pstate->cfg_zone_id++;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	799b      	ldrb	r3, [r3, #6]
 80067ac:	3301      	adds	r3, #1
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 80067be:	429a      	cmp	r2, r3
 80067c0:	d922      	bls.n	8006808 <VL53LX_update_ll_driver_cfg_state+0x1d0>
				pstate->cfg_zone_id = 0;
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	2200      	movs	r2, #0
 80067c6:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	795b      	ldrb	r3, [r3, #5]
 80067cc:	f083 0301 	eor.w	r3, r3, #1
 80067d0:	b2da      	uxtb	r2, r3
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	715a      	strb	r2, [r3, #5]
			}
			break;
 80067d6:	e017      	b.n	8006808 <VL53LX_update_ll_driver_cfg_state+0x1d0>

		default:
			pstate->cfg_device_state =
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	2203      	movs	r2, #3
 80067dc:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_SW_STANDBY;
			pstate->cfg_stream_count = 0;
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	2200      	movs	r2, #0
 80067e2:	705a      	strb	r2, [r3, #1]
			pstate->cfg_internal_stream_count = 0;
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	2200      	movs	r2, #0
 80067e8:	709a      	strb	r2, [r3, #2]
			pstate->cfg_internal_stream_count_val = 0;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	2200      	movs	r2, #0
 80067ee:	70da      	strb	r2, [r3, #3]
			pstate->cfg_gph_id =
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	2202      	movs	r2, #2
 80067f4:	711a      	strb	r2, [r3, #4]
					VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
			pstate->cfg_timing_status = 0;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	2200      	movs	r2, #0
 80067fa:	715a      	strb	r2, [r3, #5]
			pstate->cfg_zone_id       = 0;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	2200      	movs	r2, #0
 8006800:	719a      	strb	r2, [r3, #6]
			break;
 8006802:	e002      	b.n	800680a <VL53LX_update_ll_driver_cfg_state+0x1d2>
			break;
 8006804:	bf00      	nop
 8006806:	e000      	b.n	800680a <VL53LX_update_ll_driver_cfg_state+0x1d2>
			break;
 8006808:	bf00      	nop
		}
	}


	if (pdev->zone_cfg.active_zones == 0) {
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8006810:	2b00      	cmp	r3, #0
 8006812:	d11d      	bne.n	8006850 <VL53LX_update_ll_driver_cfg_state+0x218>

		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_stream_count
 8006814:	7fba      	ldrb	r2, [r7, #30]
			= prev_cfg_stream_count - 1;
 8006816:	7f3b      	ldrb	r3, [r7, #28]
 8006818:	3b01      	subs	r3, #1
 800681a:	b2d8      	uxtb	r0, r3
 800681c:	68f9      	ldr	r1, [r7, #12]
 800681e:	4613      	mov	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	005b      	lsls	r3, r3, #1
 8006826:	440b      	add	r3, r1
 8006828:	3302      	adds	r3, #2
 800682a:	4602      	mov	r2, r0
 800682c:	701a      	strb	r2, [r3, #0]

		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_gph_id =
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	7b5b      	ldrb	r3, [r3, #13]
 8006832:	4619      	mov	r1, r3
 8006834:	7f7b      	ldrb	r3, [r7, #29]
 8006836:	f083 0302 	eor.w	r3, r3, #2
 800683a:	b2d8      	uxtb	r0, r3
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	460b      	mov	r3, r1
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	440b      	add	r3, r1
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	4413      	add	r3, r2
 8006848:	3303      	adds	r3, #3
 800684a:	4602      	mov	r2, r0
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	e013      	b.n	8006878 <VL53LX_update_ll_driver_cfg_state+0x240>
			prev_cfg_gph_id ^ VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
	} else {
		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_stream_count
 8006850:	7fba      	ldrb	r2, [r7, #30]
			= prev_cfg_stream_count;
 8006852:	68f9      	ldr	r1, [r7, #12]
 8006854:	4613      	mov	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	440b      	add	r3, r1
 800685e:	3302      	adds	r3, #2
 8006860:	7f3a      	ldrb	r2, [r7, #28]
 8006862:	701a      	strb	r2, [r3, #0]
		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_gph_id =
 8006864:	7fba      	ldrb	r2, [r7, #30]
 8006866:	68f9      	ldr	r1, [r7, #12]
 8006868:	4613      	mov	r3, r2
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	005b      	lsls	r3, r3, #1
 8006870:	440b      	add	r3, r1
 8006872:	3303      	adds	r3, #3
 8006874:	7f7a      	ldrb	r2, [r7, #29]
 8006876:	701a      	strb	r2, [r3, #0]



	LOG_FUNCTION_END(status);

	return status;
 8006878:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3720      	adds	r7, #32
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <VL53LX_copy_rtn_good_spads_to_buffer>:


void VL53LX_copy_rtn_good_spads_to_buffer(
	VL53LX_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]


	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	7c1a      	ldrb	r2, [r3, #16]
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	3301      	adds	r3, #1
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	7c52      	ldrb	r2, [r2, #17]
 800689e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	3302      	adds	r3, #2
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	7c92      	ldrb	r2, [r2, #18]
 80068a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	3303      	adds	r3, #3
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	7cd2      	ldrb	r2, [r2, #19]
 80068b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	3304      	adds	r3, #4
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	7d12      	ldrb	r2, [r2, #20]
 80068bc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	3305      	adds	r3, #5
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	7d52      	ldrb	r2, [r2, #21]
 80068c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	3306      	adds	r3, #6
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	7d92      	ldrb	r2, [r2, #22]
 80068d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	3307      	adds	r3, #7
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	7dd2      	ldrb	r2, [r2, #23]
 80068da:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	3308      	adds	r3, #8
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	7e12      	ldrb	r2, [r2, #24]
 80068e4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	3309      	adds	r3, #9
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	7e52      	ldrb	r2, [r2, #25]
 80068ee:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	330a      	adds	r3, #10
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	7e92      	ldrb	r2, [r2, #26]
 80068f8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	330b      	adds	r3, #11
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	7ed2      	ldrb	r2, [r2, #27]
 8006902:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	330c      	adds	r3, #12
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	7f12      	ldrb	r2, [r2, #28]
 800690c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	330d      	adds	r3, #13
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	7f52      	ldrb	r2, [r2, #29]
 8006916:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	330e      	adds	r3, #14
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	7f92      	ldrb	r2, [r2, #30]
 8006920:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	330f      	adds	r3, #15
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	7fd2      	ldrb	r2, [r2, #31]
 800692a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	3310      	adds	r3, #16
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006936:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	3311      	adds	r3, #17
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	f892 2021 	ldrb.w	r2, [r2, #33]	@ 0x21
 8006942:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	3312      	adds	r3, #18
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 800694e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	3313      	adds	r3, #19
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 800695a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	3314      	adds	r3, #20
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8006966:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	3315      	adds	r3, #21
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8006972:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	3316      	adds	r3, #22
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 800697e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	3317      	adds	r3, #23
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	f892 2027 	ldrb.w	r2, [r2, #39]	@ 0x27
 800698a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	3318      	adds	r3, #24
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
 8006996:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	3319      	adds	r3, #25
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 80069a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	331a      	adds	r3, #26
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 80069ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	331b      	adds	r3, #27
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 80069ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	331c      	adds	r3, #28
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 80069c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	331d      	adds	r3, #29
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80069d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	331e      	adds	r3, #30
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80069de:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	331f      	adds	r3, #31
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 80069ea:	701a      	strb	r2, [r3, #0]
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <VL53LX_init_system_results>:


void VL53LX_init_system_results(
		VL53LX_system_results_t  *pdata)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]


	pdata->result__interrupt_status                       = 0xFF;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	22ff      	movs	r2, #255	@ 0xff
 8006a04:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status                           = 0xFF;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	22ff      	movs	r2, #255	@ 0xff
 8006a0a:	705a      	strb	r2, [r3, #1]
	pdata->result__report_status                          = 0xFF;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	22ff      	movs	r2, #255	@ 0xff
 8006a10:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count                           = 0xFF;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	22ff      	movs	r2, #255	@ 0xff
 8006a16:	70da      	strb	r2, [r3, #3]

	pdata->result__dss_actual_effective_spads_sd0         = 0xFFFF;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a1e:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0        = 0xFFFF;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a26:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0            = 0xFFFF;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a2e:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0                              = 0xFFFF;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a36:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0                              = 0xFFFF;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a3e:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 = 0xFFFF;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a46:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a4e:	821a      	strh	r2, [r3, #16]
			0xFFFF;
	pdata->result__mm_inner_actual_effective_spads_sd0    = 0xFFFF;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a56:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0    = 0xFFFF;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a5e:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0         = 0xFFFF;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a66:	82da      	strh	r2, [r3, #22]

	pdata->result__dss_actual_effective_spads_sd1         = 0xFFFF;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a6e:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1        = 0xFFFF;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a76:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1            = 0xFFFF;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a7e:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1                              = 0xFFFF;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a86:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1                              = 0xFFFF;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a8e:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 = 0xFFFF;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a96:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1                            = 0xFFFF;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a9e:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1                            = 0xFFFF;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006aa6:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1                            = 0xFFFF;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006aae:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1                            = 0xFF;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	22ff      	movs	r2, #255	@ 0xff
 8006ab4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <V53L1_init_zone_results_structure>:


void V53L1_init_zone_results_structure(
	uint8_t                 active_zones,
	VL53LX_zone_results_t  *pdata)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	6039      	str	r1, [r7, #0]
 8006ace:	71fb      	strb	r3, [r7, #7]



	uint8_t  z = 0;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	73fb      	strb	r3, [r7, #15]
	VL53LX_zone_objects_t *pobjects;

	pdata->max_zones    = VL53LX_MAX_USER_ZONES;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2205      	movs	r2, #5
 8006ad8:	701a      	strb	r2, [r3, #0]
	pdata->active_zones = active_zones;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	79fa      	ldrb	r2, [r7, #7]
 8006ade:	705a      	strb	r2, [r3, #1]

	for (z = 0; z < pdata->max_zones; z++) {
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	73fb      	strb	r3, [r7, #15]
 8006ae4:	e017      	b.n	8006b16 <V53L1_init_zone_results_structure+0x52>
		pobjects = &(pdata->VL53LX_p_003[z]);
 8006ae6:	7bfa      	ldrb	r2, [r7, #15]
 8006ae8:	4613      	mov	r3, r2
 8006aea:	011b      	lsls	r3, r3, #4
 8006aec:	4413      	add	r3, r2
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	4413      	add	r3, r2
 8006af4:	3304      	adds	r3, #4
 8006af6:	60bb      	str	r3, [r7, #8]
		pobjects->cfg_device_state = VL53LX_DEVICESTATE_SW_STANDBY;
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	2203      	movs	r2, #3
 8006afc:	701a      	strb	r2, [r3, #0]
		pobjects->rd_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	2203      	movs	r2, #3
 8006b02:	705a      	strb	r2, [r3, #1]
		pobjects->max_objects      = VL53LX_MAX_RANGE_RESULTS;
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2204      	movs	r2, #4
 8006b08:	711a      	strb	r2, [r3, #4]
		pobjects->active_objects   = 0;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	715a      	strb	r2, [r3, #5]
	for (z = 0; z < pdata->max_zones; z++) {
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
 8006b12:	3301      	adds	r3, #1
 8006b14:	73fb      	strb	r3, [r7, #15]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	7bfa      	ldrb	r2, [r7, #15]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d3e2      	bcc.n	8006ae6 <V53L1_init_zone_results_structure+0x22>
	}
}
 8006b20:	bf00      	nop
 8006b22:	bf00      	nop
 8006b24:	3714      	adds	r7, #20
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <VL53LX_init_histogram_config_structure>:
	uint8_t   odd_bin2,
	uint8_t   odd_bin3,
	uint8_t   odd_bin4,
	uint8_t   odd_bin5,
	VL53LX_histogram_config_t  *pdata)
{
 8006b2e:	b490      	push	{r4, r7}
 8006b30:	b082      	sub	sp, #8
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	4604      	mov	r4, r0
 8006b36:	4608      	mov	r0, r1
 8006b38:	4611      	mov	r1, r2
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	4623      	mov	r3, r4
 8006b3e:	71fb      	strb	r3, [r7, #7]
 8006b40:	4603      	mov	r3, r0
 8006b42:	71bb      	strb	r3, [r7, #6]
 8006b44:	460b      	mov	r3, r1
 8006b46:	717b      	strb	r3, [r7, #5]
 8006b48:	4613      	mov	r3, r2
 8006b4a:	713b      	strb	r3, [r7, #4]


	pdata->histogram_config__low_amb_even_bin_0_1  =
			(even_bin1 << 4) + even_bin0;
 8006b4c:	79bb      	ldrb	r3, [r7, #6]
 8006b4e:	011b      	lsls	r3, r3, #4
 8006b50:	b2da      	uxtb	r2, r3
 8006b52:	79fb      	ldrb	r3, [r7, #7]
 8006b54:	4413      	add	r3, r2
 8006b56:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_0_1  =
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	705a      	strb	r2, [r3, #1]
	pdata->histogram_config__low_amb_even_bin_2_3  =
			(even_bin3 << 4) + even_bin2;
 8006b5c:	793b      	ldrb	r3, [r7, #4]
 8006b5e:	011b      	lsls	r3, r3, #4
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	797b      	ldrb	r3, [r7, #5]
 8006b64:	4413      	add	r3, r2
 8006b66:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_2_3  =
 8006b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6a:	709a      	strb	r2, [r3, #2]
	pdata->histogram_config__low_amb_even_bin_4_5  =
			(even_bin5 << 4) + even_bin4;
 8006b6c:	7d3b      	ldrb	r3, [r7, #20]
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	b2da      	uxtb	r2, r3
 8006b72:	7c3b      	ldrb	r3, [r7, #16]
 8006b74:	4413      	add	r3, r2
 8006b76:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_4_5  =
 8006b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7a:	70da      	strb	r2, [r3, #3]

	pdata->histogram_config__low_amb_odd_bin_0_1   =
			(odd_bin1 << 4) + odd_bin0;
 8006b7c:	7f3b      	ldrb	r3, [r7, #28]
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	7e3b      	ldrb	r3, [r7, #24]
 8006b84:	4413      	add	r3, r2
 8006b86:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_0_1   =
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	711a      	strb	r2, [r3, #4]
	pdata->histogram_config__low_amb_odd_bin_2_3   =
			(odd_bin3 << 4) + odd_bin2;
 8006b8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	b2da      	uxtb	r2, r3
 8006b94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006b98:	4413      	add	r3, r2
 8006b9a:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_2_3   =
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	715a      	strb	r2, [r3, #5]
	pdata->histogram_config__low_amb_odd_bin_4_5   =
			(odd_bin5 << 4) + odd_bin4;
 8006ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006bac:	4413      	add	r3, r2
 8006bae:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_4_5   =
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb2:	719a      	strb	r2, [r3, #6]

	pdata->histogram_config__mid_amb_even_bin_0_1  =
			pdata->histogram_config__low_amb_even_bin_0_1;
 8006bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb6:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__mid_amb_even_bin_0_1  =
 8006bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bba:	71da      	strb	r2, [r3, #7]
	pdata->histogram_config__mid_amb_even_bin_2_3  =
			pdata->histogram_config__low_amb_even_bin_2_3;
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	789a      	ldrb	r2, [r3, #2]
	pdata->histogram_config__mid_amb_even_bin_2_3  =
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc2:	721a      	strb	r2, [r3, #8]
	pdata->histogram_config__mid_amb_even_bin_4_5  =
			pdata->histogram_config__low_amb_even_bin_4_5;
 8006bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc6:	78da      	ldrb	r2, [r3, #3]
	pdata->histogram_config__mid_amb_even_bin_4_5  =
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	725a      	strb	r2, [r3, #9]

	pdata->histogram_config__mid_amb_odd_bin_0_1   =
			pdata->histogram_config__low_amb_odd_bin_0_1;
 8006bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bce:	791a      	ldrb	r2, [r3, #4]
	pdata->histogram_config__mid_amb_odd_bin_0_1   =
 8006bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd2:	729a      	strb	r2, [r3, #10]
	pdata->histogram_config__mid_amb_odd_bin_2     = odd_bin2;
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006bda:	72da      	strb	r2, [r3, #11]
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
			(odd_bin4 << 4) + odd_bin3;
 8006bdc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006be0:	011b      	lsls	r3, r3, #4
 8006be2:	b2da      	uxtb	r2, r3
 8006be4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006be8:	4413      	add	r3, r2
 8006bea:	b2da      	uxtb	r2, r3
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	731a      	strb	r2, [r3, #12]
	pdata->histogram_config__mid_amb_odd_bin_5     = odd_bin5;
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8006bf6:	735a      	strb	r2, [r3, #13]

	pdata->histogram_config__user_bin_offset       = 0x00;
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	739a      	strb	r2, [r3, #14]

	pdata->histogram_config__high_amb_even_bin_0_1 =
			pdata->histogram_config__low_amb_even_bin_0_1;
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c00:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__high_amb_even_bin_0_1 =
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	73da      	strb	r2, [r3, #15]
	pdata->histogram_config__high_amb_even_bin_2_3 =
			pdata->histogram_config__low_amb_even_bin_2_3;
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	789a      	ldrb	r2, [r3, #2]
	pdata->histogram_config__high_amb_even_bin_2_3 =
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	741a      	strb	r2, [r3, #16]
	pdata->histogram_config__high_amb_even_bin_4_5 =
			pdata->histogram_config__low_amb_even_bin_4_5;
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	78da      	ldrb	r2, [r3, #3]
	pdata->histogram_config__high_amb_even_bin_4_5 =
 8006c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c14:	745a      	strb	r2, [r3, #17]

	pdata->histogram_config__high_amb_odd_bin_0_1  =
			pdata->histogram_config__low_amb_odd_bin_0_1;
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	791a      	ldrb	r2, [r3, #4]
	pdata->histogram_config__high_amb_odd_bin_0_1  =
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	749a      	strb	r2, [r3, #18]
	pdata->histogram_config__high_amb_odd_bin_2_3  =
			pdata->histogram_config__low_amb_odd_bin_2_3;
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	795a      	ldrb	r2, [r3, #5]
	pdata->histogram_config__high_amb_odd_bin_2_3  =
 8006c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c24:	74da      	strb	r2, [r3, #19]
	pdata->histogram_config__high_amb_odd_bin_4_5  =
			pdata->histogram_config__low_amb_odd_bin_4_5;
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	799a      	ldrb	r2, [r3, #6]
	pdata->histogram_config__high_amb_odd_bin_4_5  =
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	751a      	strb	r2, [r3, #20]



	pdata->histogram_config__amb_thresh_low        = 0xFFFF;
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006c34:	82da      	strh	r2, [r3, #22]
	pdata->histogram_config__amb_thresh_high       = 0xFFFF;
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006c3c:	831a      	strh	r2, [r3, #24]



	pdata->histogram_config__spad_array_selection  = 0x00;
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c40:	2200      	movs	r2, #0
 8006c42:	701a      	strb	r2, [r3, #0]

}
 8006c44:	bf00      	nop
 8006c46:	3708      	adds	r7, #8
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bc90      	pop	{r4, r7}
 8006c4c:	4770      	bx	lr

08006c4e <VL53LX_init_histogram_multizone_config_structure>:
	uint8_t   odd_bin2,
	uint8_t   odd_bin3,
	uint8_t   odd_bin4,
	uint8_t   odd_bin5,
	VL53LX_histogram_config_t  *pdata)
{
 8006c4e:	b490      	push	{r4, r7}
 8006c50:	b082      	sub	sp, #8
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	4604      	mov	r4, r0
 8006c56:	4608      	mov	r0, r1
 8006c58:	4611      	mov	r1, r2
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	4623      	mov	r3, r4
 8006c5e:	71fb      	strb	r3, [r7, #7]
 8006c60:	4603      	mov	r3, r0
 8006c62:	71bb      	strb	r3, [r7, #6]
 8006c64:	460b      	mov	r3, r1
 8006c66:	717b      	strb	r3, [r7, #5]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	713b      	strb	r3, [r7, #4]


	pdata->histogram_config__low_amb_even_bin_0_1  =
			(even_bin1 << 4) + even_bin0;
 8006c6c:	79bb      	ldrb	r3, [r7, #6]
 8006c6e:	011b      	lsls	r3, r3, #4
 8006c70:	b2da      	uxtb	r2, r3
 8006c72:	79fb      	ldrb	r3, [r7, #7]
 8006c74:	4413      	add	r3, r2
 8006c76:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_0_1  =
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	705a      	strb	r2, [r3, #1]
	pdata->histogram_config__low_amb_even_bin_2_3  =
			(even_bin3 << 4) + even_bin2;
 8006c7c:	793b      	ldrb	r3, [r7, #4]
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	797b      	ldrb	r3, [r7, #5]
 8006c84:	4413      	add	r3, r2
 8006c86:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_2_3  =
 8006c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8a:	709a      	strb	r2, [r3, #2]
	pdata->histogram_config__low_amb_even_bin_4_5  =
			(even_bin5 << 4) + even_bin4;
 8006c8c:	7d3b      	ldrb	r3, [r7, #20]
 8006c8e:	011b      	lsls	r3, r3, #4
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	7c3b      	ldrb	r3, [r7, #16]
 8006c94:	4413      	add	r3, r2
 8006c96:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_4_5  =
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	70da      	strb	r2, [r3, #3]

	pdata->histogram_config__low_amb_odd_bin_0_1   =
			pdata->histogram_config__low_amb_even_bin_0_1;
 8006c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9e:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__low_amb_odd_bin_0_1   =
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca2:	711a      	strb	r2, [r3, #4]
	pdata->histogram_config__low_amb_odd_bin_2_3
		= pdata->histogram_config__low_amb_even_bin_2_3;
 8006ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca6:	789a      	ldrb	r2, [r3, #2]
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006caa:	715a      	strb	r2, [r3, #5]
	pdata->histogram_config__low_amb_odd_bin_4_5
		= pdata->histogram_config__low_amb_even_bin_4_5;
 8006cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cae:	78da      	ldrb	r2, [r3, #3]
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb2:	719a      	strb	r2, [r3, #6]

	pdata->histogram_config__mid_amb_even_bin_0_1  =
		pdata->histogram_config__low_amb_even_bin_0_1;
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb6:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__mid_amb_even_bin_0_1  =
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cba:	71da      	strb	r2, [r3, #7]
	pdata->histogram_config__mid_amb_even_bin_2_3
		= pdata->histogram_config__low_amb_even_bin_2_3;
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbe:	789a      	ldrb	r2, [r3, #2]
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc2:	721a      	strb	r2, [r3, #8]
	pdata->histogram_config__mid_amb_even_bin_4_5
		= pdata->histogram_config__low_amb_even_bin_4_5;
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	78da      	ldrb	r2, [r3, #3]
 8006cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cca:	725a      	strb	r2, [r3, #9]

	pdata->histogram_config__mid_amb_odd_bin_0_1
		= pdata->histogram_config__low_amb_odd_bin_0_1;
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	791a      	ldrb	r2, [r3, #4]
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd2:	729a      	strb	r2, [r3, #10]
	pdata->histogram_config__mid_amb_odd_bin_2     = odd_bin2;
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006cda:	72da      	strb	r2, [r3, #11]
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
			(odd_bin4 << 4) + odd_bin3;
 8006cdc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ce0:	011b      	lsls	r3, r3, #4
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006ce8:	4413      	add	r3, r2
 8006cea:	b2da      	uxtb	r2, r3
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
 8006cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cee:	731a      	strb	r2, [r3, #12]
	pdata->histogram_config__mid_amb_odd_bin_5     = odd_bin5;
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8006cf6:	735a      	strb	r2, [r3, #13]

	pdata->histogram_config__user_bin_offset       = 0x00;
 8006cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	739a      	strb	r2, [r3, #14]

	pdata->histogram_config__high_amb_even_bin_0_1 =
			(odd_bin1 << 4) + odd_bin0;
 8006cfe:	7f3b      	ldrb	r3, [r7, #28]
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	7e3b      	ldrb	r3, [r7, #24]
 8006d06:	4413      	add	r3, r2
 8006d08:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_0_1 =
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	73da      	strb	r2, [r3, #15]
	pdata->histogram_config__high_amb_even_bin_2_3 =
			(odd_bin3 << 4) + odd_bin2;
 8006d0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d12:	011b      	lsls	r3, r3, #4
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_2_3 =
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	741a      	strb	r2, [r3, #16]
	pdata->histogram_config__high_amb_even_bin_4_5 =
			(odd_bin5 << 4) + odd_bin4;
 8006d22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006d26:	011b      	lsls	r3, r3, #4
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d2e:	4413      	add	r3, r2
 8006d30:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_4_5 =
 8006d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d34:	745a      	strb	r2, [r3, #17]

	pdata->histogram_config__high_amb_odd_bin_0_1
		= pdata->histogram_config__high_amb_even_bin_0_1;
 8006d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d38:	7bda      	ldrb	r2, [r3, #15]
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3c:	749a      	strb	r2, [r3, #18]
	pdata->histogram_config__high_amb_odd_bin_2_3
		= pdata->histogram_config__high_amb_even_bin_2_3;
 8006d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d40:	7c1a      	ldrb	r2, [r3, #16]
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	74da      	strb	r2, [r3, #19]
	pdata->histogram_config__high_amb_odd_bin_4_5
		= pdata->histogram_config__high_amb_even_bin_4_5;
 8006d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d48:	7c5a      	ldrb	r2, [r3, #17]
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	751a      	strb	r2, [r3, #20]



	pdata->histogram_config__amb_thresh_low        = 0xFFFF;
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d54:	82da      	strh	r2, [r3, #22]
	pdata->histogram_config__amb_thresh_high       = 0xFFFF;
 8006d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d5c:	831a      	strh	r2, [r3, #24]



	pdata->histogram_config__spad_array_selection  = 0x00;
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	2200      	movs	r2, #0
 8006d62:	701a      	strb	r2, [r3, #0]
}
 8006d64:	bf00      	nop
 8006d66:	3708      	adds	r7, #8
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc90      	pop	{r4, r7}
 8006d6c:	4770      	bx	lr

08006d6e <VL53LX_init_xtalk_bin_data_struct>:

void VL53LX_init_xtalk_bin_data_struct(
	uint32_t                        bin_value,
	uint16_t                        VL53LX_p_021,
	VL53LX_xtalk_histogram_shape_t *pdata)
{
 8006d6e:	b480      	push	{r7}
 8006d70:	b087      	sub	sp, #28
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	460b      	mov	r3, r1
 8006d78:	607a      	str	r2, [r7, #4]
 8006d7a:	817b      	strh	r3, [r7, #10]



	uint16_t          i = 0;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	82fb      	strh	r3, [r7, #22]

	pdata->zone_id                   = 0;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	701a      	strb	r2, [r3, #0]
	pdata->time_stamp                = 0;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_019                 = 0;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020               = VL53LX_XTALK_HISTO_BINS;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	220c      	movs	r2, #12
 8006d96:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021            = (uint8_t)VL53LX_p_021;
 8006d98:	897b      	ldrh	r3, [r7, #10]
 8006d9a:	b2da      	uxtb	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	729a      	strb	r2, [r3, #10]

	pdata->phasecal_result__reference_phase   = 0;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	879a      	strh	r2, [r3, #60]	@ 0x3c
	pdata->phasecal_result__vcsel_start       = 0;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	pdata->cal_config__vcsel_start            = 0;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	pdata->vcsel_width                        = 0;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	pdata->VL53LX_p_015                = 0;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

	pdata->zero_distance_phase                = 0;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

	for (i = 0; i < VL53LX_XTALK_HISTO_BINS; i++) {
 8006dce:	2300      	movs	r3, #0
 8006dd0:	82fb      	strh	r3, [r7, #22]
 8006dd2:	e015      	b.n	8006e00 <VL53LX_init_xtalk_bin_data_struct+0x92>
		if (i < VL53LX_p_021)
 8006dd4:	8afa      	ldrh	r2, [r7, #22]
 8006dd6:	897b      	ldrh	r3, [r7, #10]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d207      	bcs.n	8006dec <VL53LX_init_xtalk_bin_data_struct+0x7e>
			pdata->bin_data[i] = bin_value;
 8006ddc:	8afb      	ldrh	r3, [r7, #22]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	3302      	adds	r3, #2
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	4413      	add	r3, r2
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	605a      	str	r2, [r3, #4]
 8006dea:	e006      	b.n	8006dfa <VL53LX_init_xtalk_bin_data_struct+0x8c>
		else
			pdata->bin_data[i] = 0;
 8006dec:	8afb      	ldrh	r3, [r7, #22]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	3302      	adds	r3, #2
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4413      	add	r3, r2
 8006df6:	2200      	movs	r2, #0
 8006df8:	605a      	str	r2, [r3, #4]
	for (i = 0; i < VL53LX_XTALK_HISTO_BINS; i++) {
 8006dfa:	8afb      	ldrh	r3, [r7, #22]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	82fb      	strh	r3, [r7, #22]
 8006e00:	8afb      	ldrh	r3, [r7, #22]
 8006e02:	2b0b      	cmp	r3, #11
 8006e04:	d9e6      	bls.n	8006dd4 <VL53LX_init_xtalk_bin_data_struct+0x66>
	}
}
 8006e06:	bf00      	nop
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <VL53LX_i2c_encode_uint16_t>:

void VL53LX_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	603a      	str	r2, [r7, #0]
 8006e1e:	80fb      	strh	r3, [r7, #6]
 8006e20:	460b      	mov	r3, r1
 8006e22:	80bb      	strh	r3, [r7, #4]


	uint16_t   i    = 0;
 8006e24:	2300      	movs	r3, #0
 8006e26:	81fb      	strh	r3, [r7, #14]
	uint16_t   VL53LX_p_003 = 0;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	81bb      	strh	r3, [r7, #12]

	VL53LX_p_003 =  ip_value;
 8006e2c:	88fb      	ldrh	r3, [r7, #6]
 8006e2e:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count; i++) {
 8006e30:	2300      	movs	r3, #0
 8006e32:	81fb      	strh	r3, [r7, #14]
 8006e34:	e00e      	b.n	8006e54 <VL53LX_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 8006e36:	88ba      	ldrh	r2, [r7, #4]
 8006e38:	89fb      	ldrh	r3, [r7, #14]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	4413      	add	r3, r2
 8006e42:	89ba      	ldrh	r2, [r7, #12]
 8006e44:	b2d2      	uxtb	r2, r2
 8006e46:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 8006e48:	89bb      	ldrh	r3, [r7, #12]
 8006e4a:	0a1b      	lsrs	r3, r3, #8
 8006e4c:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count; i++) {
 8006e4e:	89fb      	ldrh	r3, [r7, #14]
 8006e50:	3301      	adds	r3, #1
 8006e52:	81fb      	strh	r3, [r7, #14]
 8006e54:	89fa      	ldrh	r2, [r7, #14]
 8006e56:	88bb      	ldrh	r3, [r7, #4]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d3ec      	bcc.n	8006e36 <VL53LX_i2c_encode_uint16_t+0x22>
	}
}
 8006e5c:	bf00      	nop
 8006e5e:	bf00      	nop
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <VL53LX_i2c_decode_uint16_t>:

uint16_t VL53LX_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	b085      	sub	sp, #20
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	4603      	mov	r3, r0
 8006e72:	6039      	str	r1, [r7, #0]
 8006e74:	80fb      	strh	r3, [r7, #6]


	uint16_t   value = 0x00;
 8006e76:	2300      	movs	r3, #0
 8006e78:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0)
 8006e7a:	e00b      	b.n	8006e94 <VL53LX_i2c_decode_uint16_t+0x2a>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8006e7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	b21a      	sxth	r2, r3
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	1c59      	adds	r1, r3, #1
 8006e88:	6039      	str	r1, [r7, #0]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	b21b      	sxth	r3, r3
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	b21b      	sxth	r3, r3
 8006e92:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0)
 8006e94:	88fb      	ldrh	r3, [r7, #6]
 8006e96:	1e5a      	subs	r2, r3, #1
 8006e98:	80fa      	strh	r2, [r7, #6]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1ee      	bne.n	8006e7c <VL53LX_i2c_decode_uint16_t+0x12>

	return value;
 8006e9e:	89fb      	ldrh	r3, [r7, #14]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3714      	adds	r7, #20
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <VL53LX_i2c_encode_int16_t>:

void VL53LX_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	603a      	str	r2, [r7, #0]
 8006eb6:	80fb      	strh	r3, [r7, #6]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	80bb      	strh	r3, [r7, #4]


	uint16_t   i    = 0;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	81fb      	strh	r3, [r7, #14]
	int16_t    VL53LX_p_003 = 0;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	81bb      	strh	r3, [r7, #12]

	VL53LX_p_003 =  ip_value;
 8006ec4:	88fb      	ldrh	r3, [r7, #6]
 8006ec6:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count; i++) {
 8006ec8:	2300      	movs	r3, #0
 8006eca:	81fb      	strh	r3, [r7, #14]
 8006ecc:	e00f      	b.n	8006eee <VL53LX_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 8006ece:	88ba      	ldrh	r2, [r7, #4]
 8006ed0:	89fb      	ldrh	r3, [r7, #14]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	683a      	ldr	r2, [r7, #0]
 8006ed8:	4413      	add	r3, r2
 8006eda:	89ba      	ldrh	r2, [r7, #12]
 8006edc:	b2d2      	uxtb	r2, r2
 8006ede:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 8006ee0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006ee4:	121b      	asrs	r3, r3, #8
 8006ee6:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count; i++) {
 8006ee8:	89fb      	ldrh	r3, [r7, #14]
 8006eea:	3301      	adds	r3, #1
 8006eec:	81fb      	strh	r3, [r7, #14]
 8006eee:	89fa      	ldrh	r2, [r7, #14]
 8006ef0:	88bb      	ldrh	r3, [r7, #4]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d3eb      	bcc.n	8006ece <VL53LX_i2c_encode_int16_t+0x22>
	}
}
 8006ef6:	bf00      	nop
 8006ef8:	bf00      	nop
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <VL53LX_i2c_decode_int16_t>:

int16_t VL53LX_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	6039      	str	r1, [r7, #0]
 8006f0e:	80fb      	strh	r3, [r7, #6]


	int16_t    value = 0x00;
 8006f10:	2300      	movs	r3, #0
 8006f12:	81fb      	strh	r3, [r7, #14]


	if (*pbuffer >= 0x80)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	b25b      	sxtb	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	da0d      	bge.n	8006f3a <VL53LX_i2c_decode_int16_t+0x36>
		value = 0xFFFF;
 8006f1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f22:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0)
 8006f24:	e009      	b.n	8006f3a <VL53LX_i2c_decode_int16_t+0x36>
		value = (value << 8) | (int16_t)*pbuffer++;
 8006f26:	89fb      	ldrh	r3, [r7, #14]
 8006f28:	021b      	lsls	r3, r3, #8
 8006f2a:	b21a      	sxth	r2, r3
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	1c59      	adds	r1, r3, #1
 8006f30:	6039      	str	r1, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	b21b      	sxth	r3, r3
 8006f36:	4313      	orrs	r3, r2
 8006f38:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0)
 8006f3a:	88fb      	ldrh	r3, [r7, #6]
 8006f3c:	1e5a      	subs	r2, r3, #1
 8006f3e:	80fa      	strh	r2, [r7, #6]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d1f0      	bne.n	8006f26 <VL53LX_i2c_decode_int16_t+0x22>

	return value;
 8006f44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <VL53LX_i2c_encode_uint32_t>:

void VL53LX_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b087      	sub	sp, #28
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	607a      	str	r2, [r7, #4]
 8006f60:	817b      	strh	r3, [r7, #10]


	uint16_t   i    = 0;
 8006f62:	2300      	movs	r3, #0
 8006f64:	82fb      	strh	r3, [r7, #22]
	uint32_t   VL53LX_p_003 = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	613b      	str	r3, [r7, #16]

	VL53LX_p_003 =  ip_value;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count; i++) {
 8006f6e:	2300      	movs	r3, #0
 8006f70:	82fb      	strh	r3, [r7, #22]
 8006f72:	e00e      	b.n	8006f92 <VL53LX_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 8006f74:	897a      	ldrh	r2, [r7, #10]
 8006f76:	8afb      	ldrh	r3, [r7, #22]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	4413      	add	r3, r2
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count; i++) {
 8006f8c:	8afb      	ldrh	r3, [r7, #22]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	82fb      	strh	r3, [r7, #22]
 8006f92:	8afa      	ldrh	r2, [r7, #22]
 8006f94:	897b      	ldrh	r3, [r7, #10]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d3ec      	bcc.n	8006f74 <VL53LX_i2c_encode_uint32_t+0x20>
	}
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	371c      	adds	r7, #28
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <VL53LX_i2c_decode_uint32_t>:

uint32_t VL53LX_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	4603      	mov	r3, r0
 8006fb0:	6039      	str	r1, [r7, #0]
 8006fb2:	80fb      	strh	r3, [r7, #6]


	uint32_t   value = 0x00;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	60fb      	str	r3, [r7, #12]

	while (count-- > 0)
 8006fb8:	e007      	b.n	8006fca <VL53LX_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	021a      	lsls	r2, r3, #8
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	6039      	str	r1, [r7, #0]
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	60fb      	str	r3, [r7, #12]
	while (count-- > 0)
 8006fca:	88fb      	ldrh	r3, [r7, #6]
 8006fcc:	1e5a      	subs	r2, r3, #1
 8006fce:	80fa      	strh	r2, [r7, #6]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1f2      	bne.n	8006fba <VL53LX_i2c_decode_uint32_t+0x12>

	return value;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <VL53LX_i2c_decode_int32_t>:
}

int32_t VL53LX_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b085      	sub	sp, #20
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	4603      	mov	r3, r0
 8006fea:	6039      	str	r1, [r7, #0]
 8006fec:	80fb      	strh	r3, [r7, #6]


	int32_t    value = 0x00;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]


	if (*pbuffer >= 0x80)
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	b25b      	sxtb	r3, r3
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	da0b      	bge.n	8007014 <VL53LX_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 8006ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8007000:	60fb      	str	r3, [r7, #12]

	while (count-- > 0)
 8007002:	e007      	b.n	8007014 <VL53LX_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	021a      	lsls	r2, r3, #8
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	1c59      	adds	r1, r3, #1
 800700c:	6039      	str	r1, [r7, #0]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
	while (count-- > 0)
 8007014:	88fb      	ldrh	r3, [r7, #6]
 8007016:	1e5a      	subs	r2, r3, #1
 8007018:	80fa      	strh	r2, [r7, #6]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1f2      	bne.n	8007004 <VL53LX_i2c_decode_int32_t+0x22>

	return value;
 800701e:	68fb      	ldr	r3, [r7, #12]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3714      	adds	r7, #20
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <VL53LX_start_test>:


VL53LX_Error VL53LX_start_test(
	VL53LX_DEV    Dev,
	uint8_t       test_mode__ctrl)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	460b      	mov	r3, r1
 8007036:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8007038:	2300      	movs	r3, #0
 800703a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE) {
 800703c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d107      	bne.n	8007054 <VL53LX_start_test+0x28>
		status = VL53LX_WrByte(
 8007044:	78fb      	ldrb	r3, [r7, #3]
 8007046:	461a      	mov	r2, r3
 8007048:	2127      	movs	r1, #39	@ 0x27
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f009 f81a 	bl	8010084 <VL53LX_WrByte>
 8007050:	4603      	mov	r3, r0
 8007052:	73fb      	strb	r3, [r7, #15]
					test_mode__ctrl);
	}

	LOG_FUNCTION_END(status);

	return status;
 8007054:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007058:	4618      	mov	r0, r3
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <VL53LX_set_firmware_enable_register>:


VL53LX_Error VL53LX_set_firmware_enable_register(
	VL53LX_DEV    Dev,
	uint8_t       value)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	460b      	mov	r3, r1
 800706a:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status         = VL53LX_ERROR_NONE;
 800706c:	2300      	movs	r3, #0
 800706e:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	3318      	adds	r3, #24
 8007074:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.firmware__enable = value;
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	78fa      	ldrb	r2, [r7, #3]
 800707a:	f883 2362 	strb.w	r2, [r3, #866]	@ 0x362

	status = VL53LX_WrByte(
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	f893 3362 	ldrb.w	r3, [r3, #866]	@ 0x362
 8007084:	461a      	mov	r2, r3
 8007086:	2185      	movs	r1, #133	@ 0x85
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f008 fffb 	bl	8010084 <VL53LX_WrByte>
 800708e:	4603      	mov	r3, r0
 8007090:	73fb      	strb	r3, [r7, #15]
				Dev,
				VL53LX_FIRMWARE__ENABLE,
				pdev->sys_ctrl.firmware__enable);

	return status;
 8007092:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <VL53LX_enable_firmware>:

VL53LX_Error VL53LX_enable_firmware(
	VL53LX_DEV    Dev)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b084      	sub	sp, #16
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 80070a6:	2300      	movs	r3, #0
 80070a8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_firmware_enable_register(Dev, 0x01);
 80070aa:	2101      	movs	r1, #1
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f7ff ffd7 	bl	8007060 <VL53LX_set_firmware_enable_register>
 80070b2:	4603      	mov	r3, r0
 80070b4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 80070b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <VL53LX_disable_firmware>:


VL53LX_Error VL53LX_disable_firmware(
	VL53LX_DEV    Dev)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b084      	sub	sp, #16
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 80070ca:	2300      	movs	r3, #0
 80070cc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_firmware_enable_register(Dev, 0x00);
 80070ce:	2100      	movs	r1, #0
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7ff ffc5 	bl	8007060 <VL53LX_set_firmware_enable_register>
 80070d6:	4603      	mov	r3, r0
 80070d8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 80070da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <VL53LX_set_powerforce_register>:


VL53LX_Error VL53LX_set_powerforce_register(
	VL53LX_DEV    Dev,
	uint8_t       value)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	460b      	mov	r3, r1
 80070f0:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 80070f2:	2300      	movs	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	3318      	adds	r3, #24
 80070fa:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	78fa      	ldrb	r2, [r7, #3]
 8007100:	f883 2360 	strb.w	r2, [r3, #864]	@ 0x360

	status = VL53LX_WrByte(
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	f893 3360 	ldrb.w	r3, [r3, #864]	@ 0x360
 800710a:	461a      	mov	r2, r3
 800710c:	2183      	movs	r1, #131	@ 0x83
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f008 ffb8 	bl	8010084 <VL53LX_WrByte>
 8007114:	4603      	mov	r3, r0
 8007116:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53LX_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 8007118:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}

08007124 <VL53LX_enable_powerforce>:


VL53LX_Error VL53LX_enable_powerforce(
	VL53LX_DEV    Dev)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800712c:	2300      	movs	r3, #0
 800712e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_powerforce_register(Dev, 0x01);
 8007130:	2101      	movs	r1, #1
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f7ff ffd7 	bl	80070e6 <VL53LX_set_powerforce_register>
 8007138:	4603      	mov	r3, r0
 800713a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800713c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <VL53LX_disable_powerforce>:


VL53LX_Error VL53LX_disable_powerforce(
	VL53LX_DEV    Dev)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 8007150:	2300      	movs	r3, #0
 8007152:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_powerforce_register(Dev, 0x00);
 8007154:	2100      	movs	r1, #0
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7ff ffc5 	bl	80070e6 <VL53LX_set_powerforce_register>
 800715c:	4603      	mov	r3, r0
 800715e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8007160:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <VL53LX_clear_interrupt>:


VL53LX_Error VL53LX_clear_interrupt(
	VL53LX_DEV    Dev)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 8007174:	2300      	movs	r3, #0
 8007176:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3318      	adds	r3, #24
 800717c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->sys_ctrl.system__interrupt_clear = VL53LX_CLEAR_RANGE_INT;
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 2363 	strb.w	r2, [r3, #867]	@ 0x363

	status = VL53LX_WrByte(
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	f893 3363 	ldrb.w	r3, [r3, #867]	@ 0x363
 800718c:	461a      	mov	r2, r3
 800718e:	2186      	movs	r1, #134	@ 0x86
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f008 ff77 	bl	8010084 <VL53LX_WrByte>
 8007196:	4603      	mov	r3, r0
 8007198:	73fb      	strb	r3, [r7, #15]
				VL53LX_SYSTEM__INTERRUPT_CLEAR,
				pdev->sys_ctrl.system__interrupt_clear);

	LOG_FUNCTION_END(status);

	return status;
 800719a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <VL53LX_calc_macro_period_us>:


uint32_t VL53LX_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   VL53LX_p_005)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b086      	sub	sp, #24
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	4603      	mov	r3, r0
 80071ae:	460a      	mov	r2, r1
 80071b0:	80fb      	strh	r3, [r7, #6]
 80071b2:	4613      	mov	r3, r2
 80071b4:	717b      	strb	r3, [r7, #5]


	uint32_t  pll_period_us        = 0;
 80071b6:	2300      	movs	r3, #0
 80071b8:	617b      	str	r3, [r7, #20]
	uint8_t   VL53LX_p_030   = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	pll_period_us = VL53LX_calc_pll_period_us(fast_osc_frequency);
 80071c2:	88fb      	ldrh	r3, [r7, #6]
 80071c4:	4618      	mov	r0, r3
 80071c6:	f002 ff77 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 80071ca:	6178      	str	r0, [r7, #20]



	VL53LX_p_030 = VL53LX_decode_vcsel_period(VL53LX_p_005);
 80071cc:	797b      	ldrb	r3, [r7, #5]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f003 fb64 	bl	800a89c <VL53LX_decode_vcsel_period>
 80071d4:	4603      	mov	r3, r0
 80071d6:	74fb      	strb	r3, [r7, #19]



	macro_period_us =
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	4613      	mov	r3, r2
 80071dc:	00db      	lsls	r3, r3, #3
 80071de:	4413      	add	r3, r2
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53LX_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	099b      	lsrs	r3, r3, #6
 80071e8:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)VL53LX_p_030;
 80071ea:	7cfa      	ldrb	r2, [r7, #19]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	fb02 f303 	mul.w	r3, r2, r3
 80071f2:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	099b      	lsrs	r3, r3, #6
 80071f8:	60fb      	str	r3, [r7, #12]



	LOG_FUNCTION_END(0);

	return macro_period_us;
 80071fa:	68fb      	ldr	r3, [r7, #12]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3718      	adds	r7, #24
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <VL53LX_calc_range_ignore_threshold>:
uint16_t VL53LX_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8007204:	b480      	push	{r7}
 8007206:	b089      	sub	sp, #36	@ 0x24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	4608      	mov	r0, r1
 800720e:	4611      	mov	r1, r2
 8007210:	461a      	mov	r2, r3
 8007212:	4603      	mov	r3, r0
 8007214:	817b      	strh	r3, [r7, #10]
 8007216:	460b      	mov	r3, r1
 8007218:	813b      	strh	r3, [r7, #8]
 800721a:	4613      	mov	r3, r2
 800721c:	71fb      	strb	r3, [r7, #7]


	int32_t    range_ignore_thresh_int  = 0;
 800721e:	2300      	movs	r3, #0
 8007220:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 8007222:	2300      	movs	r3, #0
 8007224:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 8007226:	2300      	movs	r3, #0
 8007228:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800722a:	2300      	movs	r3, #0
 800722c:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");



	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	4a23      	ldr	r2, [pc, #140]	@ (80072c4 <VL53LX_calc_range_ignore_threshold+0xc0>)
 8007238:	fb82 1203 	smull	r1, r2, r2, r3
 800723c:	1192      	asrs	r2, r2, #6
 800723e:	17db      	asrs	r3, r3, #31
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0)
 8007244:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007248:	2b00      	cmp	r3, #0
 800724a:	da03      	bge.n	8007254 <VL53LX_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800724c:	897b      	ldrh	r3, [r7, #10]
 800724e:	425b      	negs	r3, r3
 8007250:	b29b      	uxth	r3, r3
 8007252:	83bb      	strh	r3, [r7, #28]

	if (y_gradient < 0)
 8007254:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	da03      	bge.n	8007264 <VL53LX_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800725c:	893b      	ldrh	r3, [r7, #8]
 800725e:	425b      	negs	r3, r3
 8007260:	b29b      	uxth	r3, r3
 8007262:	837b      	strh	r3, [r7, #26]





	range_ignore_thresh_int = (8 * x_gradient_int * 4) +
 8007264:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8007268:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800726c:	4413      	add	r3, r2
 800726e:	015b      	lsls	r3, r3, #5
 8007270:	617b      	str	r3, [r7, #20]
			(8 * y_gradient_int * 4);



	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	4a13      	ldr	r2, [pc, #76]	@ (80072c4 <VL53LX_calc_range_ignore_threshold+0xc0>)
 8007276:	fb82 1203 	smull	r1, r2, r2, r3
 800727a:	1192      	asrs	r2, r2, #6
 800727c:	17db      	asrs	r3, r3, #31
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	617b      	str	r3, [r7, #20]



	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	4413      	add	r3, r2
 8007288:	617b      	str	r3, [r7, #20]



	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800728a:	79fa      	ldrb	r2, [r7, #7]
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	fb02 f303 	mul.w	r3, r2, r3
 8007292:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	3310      	adds	r3, #16
 8007298:	2b00      	cmp	r3, #0
 800729a:	da00      	bge.n	800729e <VL53LX_calc_range_ignore_threshold+0x9a>
 800729c:	331f      	adds	r3, #31
 800729e:	115b      	asrs	r3, r3, #5
 80072a0:	617b      	str	r3, [r7, #20]



	if (range_ignore_thresh_int > 0xFFFF)
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a8:	db03      	blt.n	80072b2 <VL53LX_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 80072aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80072ae:	83fb      	strh	r3, [r7, #30]
 80072b0:	e001      	b.n	80072b6 <VL53LX_calc_range_ignore_threshold+0xb2>
	else
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	83fb      	strh	r3, [r7, #30]



	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 80072b6:	8bfb      	ldrh	r3, [r7, #30]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3724      	adds	r7, #36	@ 0x24
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	10624dd3 	.word	0x10624dd3

080072c8 <VL53LX_calc_timeout_mclks>:


uint32_t VL53LX_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]


	uint32_t timeout_mclks   = 0;
 80072d2:	2300      	movs	r3, #0
 80072d4:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (macro_period_us == 0)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d102      	bne.n	80072e2 <VL53LX_calc_timeout_mclks+0x1a>
		timeout_mclks = 0;
 80072dc:	2300      	movs	r3, #0
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	e008      	b.n	80072f4 <VL53LX_calc_timeout_mclks+0x2c>
	else
		timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	031a      	lsls	r2, r3, #12
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	085b      	lsrs	r3, r3, #1
 80072ea:	441a      	add	r2, r3
		timeout_mclks   =
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f2:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 80072f4:	68fb      	ldr	r3, [r7, #12]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <VL53LX_calc_encoded_timeout>:


uint16_t VL53LX_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]


	uint32_t timeout_mclks   = 0;
 800730c:	2300      	movs	r3, #0
 800730e:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 8007310:	2300      	movs	r3, #0
 8007312:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53LX_calc_timeout_mclks(timeout_us, macro_period_us);
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7ff ffd6 	bl	80072c8 <VL53LX_calc_timeout_mclks>
 800731c:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53LX_encode_timeout(timeout_mclks);
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 f887 	bl	8007432 <VL53LX_encode_timeout>
 8007324:	4603      	mov	r3, r0
 8007326:	817b      	strh	r3, [r7, #10]



	LOG_FUNCTION_END(0);

	return timeout_encoded;
 8007328:	897b      	ldrh	r3, [r7, #10]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <VL53LX_calc_timeout_us>:


uint32_t VL53LX_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 8007332:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8007336:	b087      	sub	sp, #28
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]


	uint32_t timeout_us     = 0;
 800733e:	2100      	movs	r1, #0
 8007340:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 8007342:	f04f 0000 	mov.w	r0, #0
 8007346:	f04f 0100 	mov.w	r1, #0
 800734a:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	2000      	movs	r0, #0
 8007352:	4688      	mov	r8, r1
 8007354:	4681      	mov	r9, r0
 8007356:	6839      	ldr	r1, [r7, #0]
 8007358:	2000      	movs	r0, #0
 800735a:	460c      	mov	r4, r1
 800735c:	4605      	mov	r5, r0
 800735e:	fb04 f009 	mul.w	r0, r4, r9
 8007362:	fb08 f105 	mul.w	r1, r8, r5
 8007366:	4401      	add	r1, r0
 8007368:	fba8 2304 	umull	r2, r3, r8, r4
 800736c:	4419      	add	r1, r3
 800736e:	460b      	mov	r3, r1
 8007370:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007374:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 8007378:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800737c:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 8007380:	f143 0b00 	adc.w	fp, r3, #0
 8007384:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 8007388:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800738c:	f04f 0200 	mov.w	r2, #0
 8007390:	f04f 0300 	mov.w	r3, #0
 8007394:	0b02      	lsrs	r2, r0, #12
 8007396:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800739a:	0b0b      	lsrs	r3, r1, #12
 800739c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	617b      	str	r3, [r7, #20]



	LOG_FUNCTION_END(0);

	return timeout_us;
 80073a4:	697b      	ldr	r3, [r7, #20]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	371c      	adds	r7, #28
 80073aa:	46bd      	mov	sp, r7
 80073ac:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80073b0:	4770      	bx	lr
	...

080073b4 <VL53LX_calc_crosstalk_plane_offset_with_margin>:

uint32_t VL53LX_calc_crosstalk_plane_offset_with_margin(
		uint32_t     plane_offset_kcps,
		int16_t      margin_offset_kcps)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	460b      	mov	r3, r1
 80073be:	807b      	strh	r3, [r7, #2]
	uint32_t plane_offset_with_margin = 0;
 80073c0:	2300      	movs	r3, #0
 80073c2:	60bb      	str	r3, [r7, #8]
	int32_t  plane_offset_kcps_temp   = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	plane_offset_kcps_temp =
		(int32_t)plane_offset_kcps +
		(int32_t)margin_offset_kcps;
 80073c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
		(int32_t)plane_offset_kcps +
 80073cc:	687b      	ldr	r3, [r7, #4]
	plane_offset_kcps_temp =
 80073ce:	4413      	add	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]

	if (plane_offset_kcps_temp < 0)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	da02      	bge.n	80073de <VL53LX_calc_crosstalk_plane_offset_with_margin+0x2a>
		plane_offset_kcps_temp = 0;
 80073d8:	2300      	movs	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]
 80073dc:	e005      	b.n	80073ea <VL53LX_calc_crosstalk_plane_offset_with_margin+0x36>
	else
		if (plane_offset_kcps_temp > 0x3FFFF)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80073e4:	db01      	blt.n	80073ea <VL53LX_calc_crosstalk_plane_offset_with_margin+0x36>
			plane_offset_kcps_temp = 0x3FFFF;
 80073e6:	4b05      	ldr	r3, [pc, #20]	@ (80073fc <VL53LX_calc_crosstalk_plane_offset_with_margin+0x48>)
 80073e8:	60fb      	str	r3, [r7, #12]

	plane_offset_with_margin = (uint32_t) plane_offset_kcps_temp;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END(0);

	return plane_offset_with_margin;
 80073ee:	68bb      	ldr	r3, [r7, #8]

}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	0003ffff 	.word	0x0003ffff

08007400 <VL53LX_calc_decoded_timeout_us>:

uint32_t VL53LX_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	4603      	mov	r3, r0
 8007408:	6039      	str	r1, [r7, #0]
 800740a:	80fb      	strh	r3, [r7, #6]


	uint32_t timeout_mclks  = 0;
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 8007410:	2300      	movs	r3, #0
 8007412:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53LX_decode_timeout(timeout_encoded);
 8007414:	88fb      	ldrh	r3, [r7, #6]
 8007416:	4618      	mov	r0, r3
 8007418:	f000 f835 	bl	8007486 <VL53LX_decode_timeout>
 800741c:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53LX_calc_timeout_us(timeout_mclks, macro_period_us);
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f7ff ff86 	bl	8007332 <VL53LX_calc_timeout_us>
 8007426:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 8007428:	68bb      	ldr	r3, [r7, #8]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <VL53LX_encode_timeout>:


uint16_t VL53LX_encode_timeout(uint32_t timeout_mclks)
{
 8007432:	b480      	push	{r7}
 8007434:	b087      	sub	sp, #28
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]


	uint16_t encoded_timeout = 0;
 800743a:	2300      	movs	r3, #0
 800743c:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800743e:	2300      	movs	r3, #0
 8007440:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007442:	2300      	movs	r3, #0
 8007444:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d015      	beq.n	8007478 <VL53LX_encode_timeout+0x46>
		ls_byte = timeout_mclks - 1;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	3b01      	subs	r3, #1
 8007450:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007452:	e005      	b.n	8007460 <VL53LX_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	085b      	lsrs	r3, r3, #1
 8007458:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800745a:	89fb      	ldrh	r3, [r7, #14]
 800745c:	3301      	adds	r3, #1
 800745e:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	2bff      	cmp	r3, #255	@ 0xff
 8007464:	d8f6      	bhi.n	8007454 <VL53LX_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8007466:	89fb      	ldrh	r3, [r7, #14]
 8007468:	021b      	lsls	r3, r3, #8
 800746a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	b29b      	uxth	r3, r3
 8007470:	b2db      	uxtb	r3, r3
 8007472:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8007474:	4413      	add	r3, r2
 8007476:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007478:	8afb      	ldrh	r3, [r7, #22]
}
 800747a:	4618      	mov	r0, r3
 800747c:	371c      	adds	r7, #28
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr

08007486 <VL53LX_decode_timeout>:


uint32_t VL53LX_decode_timeout(uint16_t encoded_timeout)
{
 8007486:	b480      	push	{r7}
 8007488:	b085      	sub	sp, #20
 800748a:	af00      	add	r7, sp, #0
 800748c:	4603      	mov	r3, r0
 800748e:	80fb      	strh	r3, [r7, #6]


	uint32_t timeout_macro_clks = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007494:	88fb      	ldrh	r3, [r7, #6]
 8007496:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007498:	88fa      	ldrh	r2, [r7, #6]
 800749a:	0a12      	lsrs	r2, r2, #8
 800749c:	b292      	uxth	r2, r2
 800749e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80074a0:	3301      	adds	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80074a4:	68fb      	ldr	r3, [r7, #12]
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3714      	adds	r7, #20
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <VL53LX_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53LX_general_config_t *pgeneral,
	VL53LX_timing_config_t  *ptiming)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b088      	sub	sp, #32
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	60f8      	str	r0, [r7, #12]
 80074ba:	60b9      	str	r1, [r7, #8]
 80074bc:	607a      	str	r2, [r7, #4]
 80074be:	807b      	strh	r3, [r7, #2]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80074c0:	2300      	movs	r3, #0
 80074c2:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 80074c8:	2300      	movs	r3, #0
 80074ca:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 80074cc:	2300      	movs	r3, #0
 80074ce:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 80074d0:	887b      	ldrh	r3, [r7, #2]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d102      	bne.n	80074dc <VL53LX_calc_timeout_register_values+0x2a>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 80074d6:	23f1      	movs	r3, #241	@ 0xf1
 80074d8:	77fb      	strb	r3, [r7, #31]
 80074da:	e05d      	b.n	8007598 <VL53LX_calc_timeout_register_values+0xe6>
	} else {

		macro_period_us =
				VL53LX_calc_macro_period_us(
 80074dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074de:	799a      	ldrb	r2, [r3, #6]
 80074e0:	887b      	ldrh	r3, [r7, #2]
 80074e2:	4611      	mov	r1, r2
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff fe5e 	bl	80071a6 <VL53LX_calc_macro_period_us>
 80074ea:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);


		timeout_mclks =
			VL53LX_calc_timeout_mclks(
 80074ec:	6979      	ldr	r1, [r7, #20]
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7ff feea 	bl	80072c8 <VL53LX_calc_timeout_mclks>
 80074f4:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);


		if (timeout_mclks > 0xFF)
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	2bff      	cmp	r3, #255	@ 0xff
 80074fa:	d901      	bls.n	8007500 <VL53LX_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 80074fc:	23ff      	movs	r3, #255	@ 0xff
 80074fe:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 8007504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007506:	71da      	strb	r2, [r3, #7]


		timeout_encoded =
			VL53LX_calc_encoded_timeout(
 8007508:	6979      	ldr	r1, [r7, #20]
 800750a:	68b8      	ldr	r0, [r7, #8]
 800750c:	f7ff fef9 	bl	8007302 <VL53LX_calc_encoded_timeout>
 8007510:	4603      	mov	r3, r0
 8007512:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8007514:	8a7b      	ldrh	r3, [r7, #18]
 8007516:	0a1b      	lsrs	r3, r3, #8
 8007518:	b29b      	uxth	r3, r3
 800751a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800751c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751e:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8007520:	8a7b      	ldrh	r3, [r7, #18]
 8007522:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 8007524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007526:	705a      	strb	r2, [r3, #1]


		timeout_encoded =
			VL53LX_calc_encoded_timeout(
 8007528:	6979      	ldr	r1, [r7, #20]
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f7ff fee9 	bl	8007302 <VL53LX_calc_encoded_timeout>
 8007530:	4603      	mov	r3, r0
 8007532:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8007534:	8a7b      	ldrh	r3, [r7, #18]
 8007536:	0a1b      	lsrs	r3, r3, #8
 8007538:	b29b      	uxth	r3, r3
 800753a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800753c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753e:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8007540:	8a7b      	ldrh	r3, [r7, #18]
 8007542:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 8007544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007546:	715a      	strb	r2, [r3, #5]


		macro_period_us =
				VL53LX_calc_macro_period_us(
 8007548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754a:	7a5a      	ldrb	r2, [r3, #9]
 800754c:	887b      	ldrh	r3, [r7, #2]
 800754e:	4611      	mov	r1, r2
 8007550:	4618      	mov	r0, r3
 8007552:	f7ff fe28 	bl	80071a6 <VL53LX_calc_macro_period_us>
 8007556:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);


		timeout_encoded =
				VL53LX_calc_encoded_timeout(
 8007558:	6979      	ldr	r1, [r7, #20]
 800755a:	68b8      	ldr	r0, [r7, #8]
 800755c:	f7ff fed1 	bl	8007302 <VL53LX_calc_encoded_timeout>
 8007560:	4603      	mov	r3, r0
 8007562:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8007564:	8a7b      	ldrh	r3, [r7, #18]
 8007566:	0a1b      	lsrs	r3, r3, #8
 8007568:	b29b      	uxth	r3, r3
 800756a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800756c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756e:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8007570:	8a7b      	ldrh	r3, [r7, #18]
 8007572:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 8007574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007576:	70da      	strb	r2, [r3, #3]


		timeout_encoded = VL53LX_calc_encoded_timeout(
 8007578:	6979      	ldr	r1, [r7, #20]
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7ff fec1 	bl	8007302 <VL53LX_calc_encoded_timeout>
 8007580:	4603      	mov	r3, r0
 8007582:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8007584:	8a7b      	ldrh	r3, [r7, #18]
 8007586:	0a1b      	lsrs	r3, r3, #8
 8007588:	b29b      	uxth	r3, r3
 800758a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800758c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800758e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8007590:	8a7b      	ldrh	r3, [r7, #18]
 8007592:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 8007594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007596:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 8007598:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800759c:	4618      	mov	r0, r3
 800759e:	3720      	adds	r7, #32
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <VL53LX_hist_copy_and_scale_ambient_info>:


VL53LX_Error  VL53LX_hist_copy_and_scale_ambient_info(
	VL53LX_zone_hist_info_t       *pidata,
	VL53LX_histogram_bin_data_t   *podata)
{
 80075a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075a8:	b09c      	sub	sp, #112	@ 0x70
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80075ae:	64b9      	str	r1, [r7, #72]	@ 0x48


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80075b0:	2300      	movs	r3, #0
 80075b2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	int64_t  evts              = 0;
 80075b6:	f04f 0200 	mov.w	r2, #0
 80075ba:	f04f 0300 	mov.w	r3, #0
 80075be:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	int64_t  tmpi              = 0;
 80075c2:	f04f 0200 	mov.w	r2, #0
 80075c6:	f04f 0300 	mov.w	r3, #0
 80075ca:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	int64_t  tmpo              = 0;
 80075ce:	f04f 0200 	mov.w	r2, #0
 80075d2:	f04f 0300 	mov.w	r3, #0
 80075d6:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	LOG_FUNCTION_START("");


	if (pidata->result__dss_actual_effective_spads == 0) {
 80075da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075dc:	885b      	ldrh	r3, [r3, #2]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d103      	bne.n	80075ea <VL53LX_hist_copy_and_scale_ambient_info+0x46>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 80075e2:	23f1      	movs	r3, #241	@ 0xf1
 80075e4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80075e8:	e0ca      	b.n	8007780 <VL53LX_hist_copy_and_scale_ambient_info+0x1dc>
	} else {
		if (pidata->number_of_ambient_bins >  0 &&
 80075ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ec:	785b      	ldrb	r3, [r3, #1]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 80c6 	beq.w	8007780 <VL53LX_hist_copy_and_scale_ambient_info+0x1dc>
			podata->number_of_ambient_bins == 0) {
 80075f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075f6:	7adb      	ldrb	r3, [r3, #11]
		if (pidata->number_of_ambient_bins >  0 &&
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f040 80c1 	bne.w	8007780 <VL53LX_hist_copy_and_scale_ambient_info+0x1dc>



			tmpo    = 1 + (int64_t)podata->total_periods_elapsed;
 80075fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007604:	2200      	movs	r2, #0
 8007606:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007608:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800760a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800760e:	460b      	mov	r3, r1
 8007610:	3301      	adds	r3, #1
 8007612:	61bb      	str	r3, [r7, #24]
 8007614:	4613      	mov	r3, r2
 8007616:	f143 0300 	adc.w	r3, r3, #0
 800761a:	61fb      	str	r3, [r7, #28]
 800761c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007620:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
			tmpo   *=
			(int64_t)podata->result__dss_actual_effective_spads;
 8007624:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007626:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800762a:	b29b      	uxth	r3, r3
 800762c:	2200      	movs	r2, #0
 800762e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007630:	647a      	str	r2, [r7, #68]	@ 0x44
			tmpo   *=
 8007632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007634:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8007638:	4602      	mov	r2, r0
 800763a:	fb02 f203 	mul.w	r2, r2, r3
 800763e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007640:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8007644:	fb01 f303 	mul.w	r3, r1, r3
 8007648:	441a      	add	r2, r3
 800764a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800764c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800764e:	fba3 4501 	umull	r4, r5, r3, r1
 8007652:	1953      	adds	r3, r2, r5
 8007654:	461d      	mov	r5, r3
 8007656:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50
 800765a:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50

			tmpi    = 1 + (int64_t)pidata->total_periods_elapsed;
 800765e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	2200      	movs	r2, #0
 8007664:	633b      	str	r3, [r7, #48]	@ 0x30
 8007666:	637a      	str	r2, [r7, #52]	@ 0x34
 8007668:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800766c:	460b      	mov	r3, r1
 800766e:	3301      	adds	r3, #1
 8007670:	613b      	str	r3, [r7, #16]
 8007672:	4613      	mov	r3, r2
 8007674:	f143 0300 	adc.w	r3, r3, #0
 8007678:	617b      	str	r3, [r7, #20]
 800767a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800767e:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
			tmpi   *=
			(int64_t)pidata->result__dss_actual_effective_spads;
 8007682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007684:	885b      	ldrh	r3, [r3, #2]
 8007686:	b29b      	uxth	r3, r3
 8007688:	2200      	movs	r2, #0
 800768a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800768c:	62fa      	str	r2, [r7, #44]	@ 0x2c
			tmpi   *=
 800768e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007690:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8007694:	4622      	mov	r2, r4
 8007696:	fb02 f203 	mul.w	r2, r2, r3
 800769a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800769c:	4629      	mov	r1, r5
 800769e:	fb01 f303 	mul.w	r3, r1, r3
 80076a2:	4413      	add	r3, r2
 80076a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076a6:	4621      	mov	r1, r4
 80076a8:	fba2 ab01 	umull	sl, fp, r2, r1
 80076ac:	445b      	add	r3, fp
 80076ae:	469b      	mov	fp, r3
 80076b0:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58
 80076b4:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58

			evts  = tmpo *
				(int64_t)pidata->ambient_events_sum;
 80076b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	17da      	asrs	r2, r3, #31
 80076be:	623b      	str	r3, [r7, #32]
 80076c0:	627a      	str	r2, [r7, #36]	@ 0x24
			evts  = tmpo *
 80076c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80076c8:	4622      	mov	r2, r4
 80076ca:	fb02 f203 	mul.w	r2, r2, r3
 80076ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076d0:	4629      	mov	r1, r5
 80076d2:	fb01 f303 	mul.w	r3, r1, r3
 80076d6:	4413      	add	r3, r2
 80076d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076da:	4621      	mov	r1, r4
 80076dc:	fba2 8901 	umull	r8, r9, r2, r1
 80076e0:	444b      	add	r3, r9
 80076e2:	4699      	mov	r9, r3
 80076e4:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
 80076e8:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
			evts += (tmpi/2);
 80076ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	da06      	bge.n	8007702 <VL53LX_hist_copy_and_scale_ambient_info+0x15e>
 80076f4:	1c51      	adds	r1, r2, #1
 80076f6:	60b9      	str	r1, [r7, #8]
 80076f8:	f143 0300 	adc.w	r3, r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007702:	f04f 0000 	mov.w	r0, #0
 8007706:	f04f 0100 	mov.w	r1, #0
 800770a:	0850      	lsrs	r0, r2, #1
 800770c:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8007710:	1059      	asrs	r1, r3, #1
 8007712:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007716:	1814      	adds	r4, r2, r0
 8007718:	603c      	str	r4, [r7, #0]
 800771a:	414b      	adcs	r3, r1
 800771c:	607b      	str	r3, [r7, #4]
 800771e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8007722:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60


			if (tmpi != 0)
 8007726:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800772a:	4313      	orrs	r3, r2
 800772c:	d009      	beq.n	8007742 <VL53LX_hist_copy_and_scale_ambient_info+0x19e>
				evts = do_division_s(evts, tmpi);
 800772e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007732:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8007736:	f7f8 fe2b 	bl	8000390 <__aeabi_ldivmod>
 800773a:	4602      	mov	r2, r0
 800773c:	460b      	mov	r3, r1
 800773e:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

			podata->ambient_events_sum = (int32_t)evts;
 8007742:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007744:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007746:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0



			podata->VL53LX_p_028 =
				podata->ambient_events_sum;
 800774a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800774c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
			podata->VL53LX_p_028 =
 8007750:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007752:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
			podata->VL53LX_p_028 +=
 8007756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007758:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				((int32_t)pidata->number_of_ambient_bins / 2);
 800775c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800775e:	7852      	ldrb	r2, [r2, #1]
 8007760:	0852      	lsrs	r2, r2, #1
 8007762:	b2d2      	uxtb	r2, r2
			podata->VL53LX_p_028 +=
 8007764:	441a      	add	r2, r3
 8007766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007768:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
			podata->VL53LX_p_028 /=
 800776c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800776e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				(int32_t)pidata->number_of_ambient_bins;
 8007772:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007774:	7852      	ldrb	r2, [r2, #1]
			podata->VL53LX_p_028 /=
 8007776:	fb93 f2f2 	sdiv	r2, r3, r2
 800777a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800777c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		}
	}

	LOG_FUNCTION_END(0);

	return status;
 8007780:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8007784:	4618      	mov	r0, r3
 8007786:	3770      	adds	r7, #112	@ 0x70
 8007788:	46bd      	mov	sp, r7
 800778a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800778e <VL53LX_hist_get_bin_sequence_config>:


void  VL53LX_hist_get_bin_sequence_config(
	VL53LX_DEV                     Dev,
	VL53LX_histogram_bin_data_t   *pdata)
{
 800778e:	b480      	push	{r7}
 8007790:	b087      	sub	sp, #28
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
 8007796:	6039      	str	r1, [r7, #0]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	3318      	adds	r3, #24
 800779c:	613b      	str	r3, [r7, #16]

	int32_t amb_thresh_low   = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	60fb      	str	r3, [r7, #12]
	int32_t amb_thresh_high  = 0;
 80077a2:	2300      	movs	r3, #0
 80077a4:	60bb      	str	r3, [r7, #8]

	uint8_t i = 0;
 80077a6:	2300      	movs	r3, #0
 80077a8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	amb_thresh_low  = 1024 *
		(int32_t)pdev->hist_cfg.histogram_config__amb_thresh_low;
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	f8b3 32fa 	ldrh.w	r3, [r3, #762]	@ 0x2fa
	amb_thresh_low  = 1024 *
 80077b0:	029b      	lsls	r3, r3, #10
 80077b2:	60fb      	str	r3, [r7, #12]
	amb_thresh_high = 1024 *
		(int32_t)pdev->hist_cfg.histogram_config__amb_thresh_high;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f8b3 32fc 	ldrh.w	r3, [r3, #764]	@ 0x2fc
	amb_thresh_high = 1024 *
 80077ba:	029b      	lsls	r3, r3, #10
 80077bc:	60bb      	str	r3, [r7, #8]



	if ((pdev->ll_state.rd_stream_count & 0x01) == 0) {
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f040 8095 	bne.w	80078f8 <VL53LX_hist_get_bin_sequence_config+0x16a>

		pdata->bin_seq[5] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_4_5 >> 4;
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
		pdata->bin_seq[5] =
 80077d4:	091b      	lsrs	r3, r3, #4
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	745a      	strb	r2, [r3, #17]
		pdata->bin_seq[4] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_4_5 & 0x0F;
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
 80077e2:	f003 030f 	and.w	r3, r3, #15
 80077e6:	b2da      	uxtb	r2, r3
		pdata->bin_seq[4] =
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	741a      	strb	r2, [r3, #16]
		pdata->bin_seq[3] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_2_3 >> 4;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f893 32ec 	ldrb.w	r3, [r3, #748]	@ 0x2ec
		pdata->bin_seq[3] =
 80077f2:	091b      	lsrs	r3, r3, #4
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	73da      	strb	r2, [r3, #15]
		pdata->bin_seq[2] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_2_3 & 0x0F;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f893 32ec 	ldrb.w	r3, [r3, #748]	@ 0x2ec
 8007800:	f003 030f 	and.w	r3, r3, #15
 8007804:	b2da      	uxtb	r2, r3
		pdata->bin_seq[2] =
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	739a      	strb	r2, [r3, #14]
		pdata->bin_seq[1] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_0_1 >> 4;
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	f893 32eb 	ldrb.w	r3, [r3, #747]	@ 0x2eb
		pdata->bin_seq[1] =
 8007810:	091b      	lsrs	r3, r3, #4
 8007812:	b2da      	uxtb	r2, r3
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	735a      	strb	r2, [r3, #13]
		pdata->bin_seq[0] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_0_1 & 0x0F;
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f893 32eb 	ldrb.w	r3, [r3, #747]	@ 0x2eb
 800781e:	f003 030f 	and.w	r3, r3, #15
 8007822:	b2da      	uxtb	r2, r3
		pdata->bin_seq[0] =
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	731a      	strb	r2, [r3, #12]

		if (pdata->ambient_events_sum > amb_thresh_high) {
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	429a      	cmp	r2, r3
 8007832:	da2c      	bge.n	800788e <VL53LX_hist_get_bin_sequence_config+0x100>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_4_5
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	f893 32f5 	ldrb.w	r3, [r3, #757]	@ 0x2f5
			pdata->bin_seq[5] =
 800783a:	091b      	lsrs	r3, r3, #4
 800783c:	b2da      	uxtb	r2, r3
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_4_5
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	f893 32f5 	ldrb.w	r3, [r3, #757]	@ 0x2f5
			& 0x0F;
 8007848:	f003 030f 	and.w	r3, r3, #15
 800784c:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_2_3
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f893 32f4 	ldrb.w	r3, [r3, #756]	@ 0x2f4
			pdata->bin_seq[3] =
 8007858:	091b      	lsrs	r3, r3, #4
 800785a:	b2da      	uxtb	r2, r3
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_2_3
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	f893 32f4 	ldrb.w	r3, [r3, #756]	@ 0x2f4
			& 0x0F;
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_0_1
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	f893 32f3 	ldrb.w	r3, [r3, #755]	@ 0x2f3
			pdata->bin_seq[1] =
 8007876:	091b      	lsrs	r3, r3, #4
 8007878:	b2da      	uxtb	r2, r3
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_0_1
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	f893 32f3 	ldrb.w	r3, [r3, #755]	@ 0x2f3
			& 0x0F;
 8007884:	f003 030f 	and.w	r3, r3, #15
 8007888:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	731a      	strb	r2, [r3, #12]
		}

		if (pdata->ambient_events_sum < amb_thresh_low) {
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	429a      	cmp	r2, r3
 8007898:	f340 80c2 	ble.w	8007a20 <VL53LX_hist_get_bin_sequence_config+0x292>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_4_5
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
			pdata->bin_seq[5] =
 80078a2:	091b      	lsrs	r3, r3, #4
 80078a4:	b2da      	uxtb	r2, r3
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_4_5
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
			& 0x0F;
 80078b0:	f003 030f 	and.w	r3, r3, #15
 80078b4:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_2_3
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
			pdata->bin_seq[3] =
 80078c0:	091b      	lsrs	r3, r3, #4
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_2_3
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
			& 0x0F;
 80078ce:	f003 030f 	and.w	r3, r3, #15
 80078d2:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_0_1
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
			pdata->bin_seq[1] =
 80078de:	091b      	lsrs	r3, r3, #4
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_0_1
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
			& 0x0F;
 80078ec:	f003 030f 	and.w	r3, r3, #15
 80078f0:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	731a      	strb	r2, [r3, #12]
 80078f6:	e093      	b.n	8007a20 <VL53LX_hist_get_bin_sequence_config+0x292>
		}

	} else {
		pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_5
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f893 32f1 	ldrb.w	r3, [r3, #753]	@ 0x2f1
			& 0x0F;
 80078fe:	f003 030f 	and.w	r3, r3, #15
 8007902:	b2da      	uxtb	r2, r3
		pdata->bin_seq[5] =
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	745a      	strb	r2, [r3, #17]
		pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_3_4
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f893 32f0 	ldrb.w	r3, [r3, #752]	@ 0x2f0
			& 0x0F;
 800790e:	f003 030f 	and.w	r3, r3, #15
 8007912:	b2da      	uxtb	r2, r3
		pdata->bin_seq[4] =
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	741a      	strb	r2, [r3, #16]
		pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_3_4
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	f893 32f0 	ldrb.w	r3, [r3, #752]	@ 0x2f0
		pdata->bin_seq[3] =
 800791e:	091b      	lsrs	r3, r3, #4
 8007920:	b2da      	uxtb	r2, r3
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	73da      	strb	r2, [r3, #15]
			>> 4;
		pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_2 &
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f893 32ef 	ldrb.w	r3, [r3, #751]	@ 0x2ef
 800792c:	f003 030f 	and.w	r3, r3, #15
 8007930:	b2da      	uxtb	r2, r3
		pdata->bin_seq[2] =
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	739a      	strb	r2, [r3, #14]
			0x0F;
		pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_0_1
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	f893 32ee 	ldrb.w	r3, [r3, #750]	@ 0x2ee
		pdata->bin_seq[1] =
 800793c:	091b      	lsrs	r3, r3, #4
 800793e:	b2da      	uxtb	r2, r3
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	735a      	strb	r2, [r3, #13]
			>> 4;
		pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_0_1
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	f893 32ee 	ldrb.w	r3, [r3, #750]	@ 0x2ee
			& 0x0F;
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	b2da      	uxtb	r2, r3
		pdata->bin_seq[0] =
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	731a      	strb	r2, [r3, #12]

		if (pdata->ambient_events_sum > amb_thresh_high) {
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	429a      	cmp	r2, r3
 800795e:	da2c      	bge.n	80079ba <VL53LX_hist_get_bin_sequence_config+0x22c>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_4_5
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
			pdata->bin_seq[5] =
 8007966:	091b      	lsrs	r3, r3, #4
 8007968:	b2da      	uxtb	r2, r3
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_4_5
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
			& 0x0F;
 8007974:	f003 030f 	and.w	r3, r3, #15
 8007978:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_2_3
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	f893 32f7 	ldrb.w	r3, [r3, #759]	@ 0x2f7
			pdata->bin_seq[3] =
 8007984:	091b      	lsrs	r3, r3, #4
 8007986:	b2da      	uxtb	r2, r3
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_2_3
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	f893 32f7 	ldrb.w	r3, [r3, #759]	@ 0x2f7
			& 0x0F;
 8007992:	f003 030f 	and.w	r3, r3, #15
 8007996:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_0_1
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	f893 32f6 	ldrb.w	r3, [r3, #758]	@ 0x2f6
			pdata->bin_seq[1] =
 80079a2:	091b      	lsrs	r3, r3, #4
 80079a4:	b2da      	uxtb	r2, r3
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_0_1
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f893 32f6 	ldrb.w	r3, [r3, #758]	@ 0x2f6
			& 0x0F;
 80079b0:	f003 030f 	and.w	r3, r3, #15
 80079b4:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	731a      	strb	r2, [r3, #12]
		}

		if (pdata->ambient_events_sum < amb_thresh_low) {
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	dd2c      	ble.n	8007a20 <VL53LX_hist_get_bin_sequence_config+0x292>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_4_5
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
			pdata->bin_seq[5] =
 80079cc:	091b      	lsrs	r3, r3, #4
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_4_5
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
			& 0x0F;
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_2_3
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	f893 32e9 	ldrb.w	r3, [r3, #745]	@ 0x2e9
			pdata->bin_seq[3] =
 80079ea:	091b      	lsrs	r3, r3, #4
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_2_3
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f893 32e9 	ldrb.w	r3, [r3, #745]	@ 0x2e9
			& 0x0F;
 80079f8:	f003 030f 	and.w	r3, r3, #15
 80079fc:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_0_1
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	f893 32e8 	ldrb.w	r3, [r3, #744]	@ 0x2e8
			pdata->bin_seq[1] =
 8007a08:	091b      	lsrs	r3, r3, #4
 8007a0a:	b2da      	uxtb	r2, r3
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_0_1
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f893 32e8 	ldrb.w	r3, [r3, #744]	@ 0x2e8
			& 0x0F;
 8007a16:	f003 030f 	and.w	r3, r3, #15
 8007a1a:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	731a      	strb	r2, [r3, #12]
		}
	}



	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 8007a20:	2300      	movs	r3, #0
 8007a22:	75fb      	strb	r3, [r7, #23]
 8007a24:	e007      	b.n	8007a36 <VL53LX_hist_get_bin_sequence_config+0x2a8>
		pdata->bin_rep[i] = 1;
 8007a26:	7dfb      	ldrb	r3, [r7, #23]
 8007a28:	683a      	ldr	r2, [r7, #0]
 8007a2a:	4413      	add	r3, r2
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	749a      	strb	r2, [r3, #18]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 8007a30:	7dfb      	ldrb	r3, [r7, #23]
 8007a32:	3301      	adds	r3, #1
 8007a34:	75fb      	strb	r3, [r7, #23]
 8007a36:	7dfb      	ldrb	r3, [r7, #23]
 8007a38:	2b05      	cmp	r3, #5
 8007a3a:	d9f4      	bls.n	8007a26 <VL53LX_hist_get_bin_sequence_config+0x298>

	LOG_FUNCTION_END(0);

}
 8007a3c:	bf00      	nop
 8007a3e:	bf00      	nop
 8007a40:	371c      	adds	r7, #28
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr

08007a4a <VL53LX_hist_phase_consistency_check>:
VL53LX_Error  VL53LX_hist_phase_consistency_check(
	VL53LX_DEV                   Dev,
	VL53LX_zone_hist_info_t     *phist_prev,
	VL53LX_zone_objects_t       *prange_prev,
	VL53LX_range_results_t      *prange_curr)
{
 8007a4a:	b590      	push	{r4, r7, lr}
 8007a4c:	b093      	sub	sp, #76	@ 0x4c
 8007a4e:	af04      	add	r7, sp, #16
 8007a50:	60f8      	str	r0, [r7, #12]
 8007a52:	60b9      	str	r1, [r7, #8]
 8007a54:	607a      	str	r2, [r7, #4]
 8007a56:	603b      	str	r3, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53LX_LLDriverData_t *pdev =
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	3318      	adds	r3, #24
 8007a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
		VL53LXDevStructGetLLDriverHandle(Dev);

	uint8_t   lc = 0;
 8007a64:	2300      	movs	r3, #0
 8007a66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t   p = 0;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	uint16_t  phase_delta      = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t  phase_tolerance  = 0;
 8007a74:	2300      	movs	r3, #0
 8007a76:	857b      	strh	r3, [r7, #42]	@ 0x2a

	int32_t   events_delta     = 0;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	61fb      	str	r3, [r7, #28]
	int32_t   events_tolerance = 0;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	61bb      	str	r3, [r7, #24]
	uint8_t event_sigma;
	uint16_t event_min_spad_count;
	uint16_t min_max_tolerance;
	uint8_t pht;

	VL53LX_DeviceError  range_status = 0;
 8007a80:	2300      	movs	r3, #0
 8007a82:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	event_sigma =
 8007a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a86:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8007a8a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		pdev->histpostprocess.algo__consistency_check__event_sigma;
	event_min_spad_count =
 8007a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a90:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 8007a94:	84fb      	strh	r3, [r7, #38]	@ 0x26
	pdev->histpostprocess.algo__consistency_check__event_min_spad_count;
	min_max_tolerance =
 8007a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a98:	f8b3 323a 	ldrh.w	r3, [r3, #570]	@ 0x23a
 8007a9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	pdev->histpostprocess.algo__consistency_check__min_max_tolerance;


	pht = pdev->histpostprocess.algo__consistency_check__phase_tolerance;
 8007a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa0:	f893 3236 	ldrb.w	r3, [r3, #566]	@ 0x236
 8007aa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	phase_tolerance = (uint16_t)pht;
 8007aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007aac:	857b      	strh	r3, [r7, #42]	@ 0x2a
	phase_tolerance = phase_tolerance << 8;
 8007aae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007ab0:	021b      	lsls	r3, r3, #8
 8007ab2:	857b      	strh	r3, [r7, #42]	@ 0x2a



	if (prange_prev->rd_device_state !=
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	785b      	ldrb	r3, [r3, #1]
 8007ab8:	2b07      	cmp	r3, #7
 8007aba:	d006      	beq.n	8007aca <VL53LX_hist_phase_consistency_check+0x80>
			VL53LX_DEVICESTATE_RANGING_GATHER_DATA &&
		prange_prev->rd_device_state !=
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	785b      	ldrb	r3, [r3, #1]
			VL53LX_DEVICESTATE_RANGING_GATHER_DATA &&
 8007ac0:	2b08      	cmp	r3, #8
 8007ac2:	d002      	beq.n	8007aca <VL53LX_hist_phase_consistency_check+0x80>
				VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA)
		return status;
 8007ac4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007ac8:	e0ec      	b.n	8007ca4 <VL53LX_hist_phase_consistency_check+0x25a>



	if (phase_tolerance == 0)
 8007aca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <VL53LX_hist_phase_consistency_check+0x8c>
		return status;
 8007ad0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007ad4:	e0e6      	b.n	8007ca4 <VL53LX_hist_phase_consistency_check+0x25a>

	for (lc = 0; lc < prange_curr->active_results; lc++) {
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8007adc:	e0d9      	b.n	8007c92 <VL53LX_hist_phase_consistency_check+0x248>

		if (!((prange_curr->VL53LX_p_003[lc].range_status ==
 8007ade:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	214c      	movs	r1, #76	@ 0x4c
 8007ae6:	fb01 f303 	mul.w	r3, r1, r3
 8007aea:	4413      	add	r3, r2
 8007aec:	335e      	adds	r3, #94	@ 0x5e
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	2b09      	cmp	r3, #9
 8007af2:	d00b      	beq.n	8007b0c <VL53LX_hist_phase_consistency_check+0xc2>
			VL53LX_DEVICEERROR_RANGECOMPLETE) ||
			(prange_curr->VL53LX_p_003[lc].range_status ==
 8007af4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	214c      	movs	r1, #76	@ 0x4c
 8007afc:	fb01 f303 	mul.w	r3, r1, r3
 8007b00:	4413      	add	r3, r2
 8007b02:	335e      	adds	r3, #94	@ 0x5e
 8007b04:	781b      	ldrb	r3, [r3, #0]
		if (!((prange_curr->VL53LX_p_003[lc].range_status ==
 8007b06:	2b13      	cmp	r3, #19
 8007b08:	f040 80bd 	bne.w	8007c86 <VL53LX_hist_phase_consistency_check+0x23c>





		if (prange_prev->active_objects == 0)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	795b      	ldrb	r3, [r3, #5]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10a      	bne.n	8007b2a <VL53LX_hist_phase_consistency_check+0xe0>
			prange_curr->VL53LX_p_003[lc].range_status =
 8007b14:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	214c      	movs	r1, #76	@ 0x4c
 8007b1c:	fb01 f303 	mul.w	r3, r1, r3
 8007b20:	4413      	add	r3, r2
 8007b22:	335e      	adds	r3, #94	@ 0x5e
 8007b24:	2217      	movs	r2, #23
 8007b26:	701a      	strb	r2, [r3, #0]
 8007b28:	e009      	b.n	8007b3e <VL53LX_hist_phase_consistency_check+0xf4>
			VL53LX_DEVICEERROR_PREV_RANGE_NO_TARGETS;
		else
			prange_curr->VL53LX_p_003[lc].range_status =
 8007b2a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	214c      	movs	r1, #76	@ 0x4c
 8007b32:	fb01 f303 	mul.w	r3, r1, r3
 8007b36:	4413      	add	r3, r2
 8007b38:	335e      	adds	r3, #94	@ 0x5e
 8007b3a:	2207      	movs	r2, #7
 8007b3c:	701a      	strb	r2, [r3, #0]





		for (p = 0; p < prange_prev->active_objects; p++) {
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8007b44:	e097      	b.n	8007c76 <VL53LX_hist_phase_consistency_check+0x22c>

			if (prange_curr->VL53LX_p_003[lc].VL53LX_p_011 >
 8007b46:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b4a:	683a      	ldr	r2, [r7, #0]
 8007b4c:	214c      	movs	r1, #76	@ 0x4c
 8007b4e:	fb01 f303 	mul.w	r3, r1, r3
 8007b52:	4413      	add	r3, r2
 8007b54:	3354      	adds	r3, #84	@ 0x54
 8007b56:	8819      	ldrh	r1, [r3, #0]
				prange_prev->VL53LX_p_003[p].VL53LX_p_011) {
 8007b58:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	4413      	add	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4403      	add	r3, r0
 8007b68:	3310      	adds	r3, #16
 8007b6a:	881b      	ldrh	r3, [r3, #0]
			if (prange_curr->VL53LX_p_003[lc].VL53LX_p_011 >
 8007b6c:	4299      	cmp	r1, r3
 8007b6e:	d915      	bls.n	8007b9c <VL53LX_hist_phase_consistency_check+0x152>
				phase_delta =
				prange_curr->VL53LX_p_003[lc].VL53LX_p_011 -
 8007b70:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b74:	683a      	ldr	r2, [r7, #0]
 8007b76:	214c      	movs	r1, #76	@ 0x4c
 8007b78:	fb01 f303 	mul.w	r3, r1, r3
 8007b7c:	4413      	add	r3, r2
 8007b7e:	3354      	adds	r3, #84	@ 0x54
 8007b80:	8819      	ldrh	r1, [r3, #0]
				prange_prev->VL53LX_p_003[p].VL53LX_p_011;
 8007b82:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	005b      	lsls	r3, r3, #1
 8007b8c:	4413      	add	r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4403      	add	r3, r0
 8007b92:	3310      	adds	r3, #16
 8007b94:	881b      	ldrh	r3, [r3, #0]
				phase_delta =
 8007b96:	1acb      	subs	r3, r1, r3
 8007b98:	867b      	strh	r3, [r7, #50]	@ 0x32
 8007b9a:	e014      	b.n	8007bc6 <VL53LX_hist_phase_consistency_check+0x17c>
			} else {
				phase_delta =
				prange_prev->VL53LX_p_003[p].VL53LX_p_011 -
 8007b9c:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8007ba0:	6879      	ldr	r1, [r7, #4]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	005b      	lsls	r3, r3, #1
 8007ba6:	4413      	add	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	440b      	add	r3, r1
 8007bac:	3310      	adds	r3, #16
 8007bae:	881a      	ldrh	r2, [r3, #0]
				prange_curr->VL53LX_p_003[lc].VL53LX_p_011;
 8007bb0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007bb4:	6839      	ldr	r1, [r7, #0]
 8007bb6:	204c      	movs	r0, #76	@ 0x4c
 8007bb8:	fb00 f303 	mul.w	r3, r0, r3
 8007bbc:	440b      	add	r3, r1
 8007bbe:	3354      	adds	r3, #84	@ 0x54
 8007bc0:	881b      	ldrh	r3, [r3, #0]
				phase_delta =
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	867b      	strh	r3, [r7, #50]	@ 0x32
			}

			if (phase_delta < phase_tolerance) {
 8007bc6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007bc8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d24e      	bcs.n	8007c6c <VL53LX_hist_phase_consistency_check+0x222>





				if (status == VL53LX_ERROR_NONE)
 8007bce:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d125      	bne.n	8007c22 <VL53LX_hist_phase_consistency_check+0x1d8>
					status =
					VL53LX_hist_events_consistency_check(
					event_sigma,
					event_min_spad_count,
					phist_prev,
					&(prange_prev->VL53LX_p_003[p]),
 8007bd6:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
					VL53LX_hist_events_consistency_check(
 8007bda:	4613      	mov	r3, r2
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	4413      	add	r3, r2
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	3308      	adds	r3, #8
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	18d4      	adds	r4, r2, r3
					&(prange_curr->VL53LX_p_003[lc]),
 8007be8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
					VL53LX_hist_events_consistency_check(
 8007bec:	224c      	movs	r2, #76	@ 0x4c
 8007bee:	fb02 f303 	mul.w	r3, r2, r3
 8007bf2:	3310      	adds	r3, #16
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8007bfc:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 8007c00:	f107 0217 	add.w	r2, r7, #23
 8007c04:	9203      	str	r2, [sp, #12]
 8007c06:	f107 021c 	add.w	r2, r7, #28
 8007c0a:	9202      	str	r2, [sp, #8]
 8007c0c:	f107 0218 	add.w	r2, r7, #24
 8007c10:	9201      	str	r2, [sp, #4]
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	4623      	mov	r3, r4
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	f000 f848 	bl	8007cac <VL53LX_hist_events_consistency_check>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					&range_status);




				if (status == VL53LX_ERROR_NONE &&
 8007c22:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d115      	bne.n	8007c56 <VL53LX_hist_phase_consistency_check+0x20c>
					range_status ==
 8007c2a:	7dfb      	ldrb	r3, [r7, #23]
				if (status == VL53LX_ERROR_NONE &&
 8007c2c:	2b09      	cmp	r3, #9
 8007c2e:	d112      	bne.n	8007c56 <VL53LX_hist_phase_consistency_check+0x20c>
					VL53LX_DEVICEERROR_RANGECOMPLETE)
					status =
					VL53LX_hist_merged_pulse_check(
 8007c30:	f9b7 0024 	ldrsh.w	r0, [r7, #36]	@ 0x24
					min_max_tolerance,
					&(prange_curr->VL53LX_p_003[lc]),
 8007c34:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
					VL53LX_hist_merged_pulse_check(
 8007c38:	224c      	movs	r2, #76	@ 0x4c
 8007c3a:	fb02 f303 	mul.w	r3, r2, r3
 8007c3e:	3310      	adds	r3, #16
 8007c40:	683a      	ldr	r2, [r7, #0]
 8007c42:	4413      	add	r3, r2
 8007c44:	3304      	adds	r3, #4
 8007c46:	f107 0217 	add.w	r2, r7, #23
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	f000 fb37 	bl	80082be <VL53LX_hist_merged_pulse_check>
 8007c50:	4603      	mov	r3, r0
 8007c52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					&range_status);

				prange_curr->VL53LX_p_003[lc].range_status =
 8007c56:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007c5a:	7df8      	ldrb	r0, [r7, #23]
 8007c5c:	683a      	ldr	r2, [r7, #0]
 8007c5e:	214c      	movs	r1, #76	@ 0x4c
 8007c60:	fb01 f303 	mul.w	r3, r1, r3
 8007c64:	4413      	add	r3, r2
 8007c66:	335e      	adds	r3, #94	@ 0x5e
 8007c68:	4602      	mov	r2, r0
 8007c6a:	701a      	strb	r2, [r3, #0]
		for (p = 0; p < prange_prev->active_objects; p++) {
 8007c6c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007c70:	3301      	adds	r3, #1
 8007c72:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	795b      	ldrb	r3, [r3, #5]
 8007c7a:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	f4ff af61 	bcc.w	8007b46 <VL53LX_hist_phase_consistency_check+0xfc>
 8007c84:	e000      	b.n	8007c88 <VL53LX_hist_phase_consistency_check+0x23e>
			continue;
 8007c86:	bf00      	nop
	for (lc = 0; lc < prange_curr->active_results; lc++) {
 8007c88:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	7c9b      	ldrb	r3, [r3, #18]
 8007c96:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	f4ff af1f 	bcc.w	8007ade <VL53LX_hist_phase_consistency_check+0x94>

	}

	LOG_FUNCTION_END(status);

	return status;
 8007ca0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	373c      	adds	r7, #60	@ 0x3c
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd90      	pop	{r4, r7, pc}

08007cac <VL53LX_hist_events_consistency_check>:
	VL53LX_object_data_t        *prange_prev,
	VL53LX_range_data_t         *prange_curr,
	int32_t                     *pevents_tolerance,
	int32_t                     *pevents_delta,
	VL53LX_DeviceError          *prange_status)
{
 8007cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cb0:	b0d2      	sub	sp, #328	@ 0x148
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8007cb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	int64_t   tmpp                   = 0;
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f04f 0300 	mov.w	r3, #0
 8007cd6:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	int64_t   tmpc                   = 0;
 8007cda:	f04f 0200 	mov.w	r2, #0
 8007cde:	f04f 0300 	mov.w	r3, #0
 8007ce2:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	int64_t   events_scaler          = 0;
 8007ce6:	f04f 0200 	mov.w	r2, #0
 8007cea:	f04f 0300 	mov.w	r3, #0
 8007cee:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	int64_t   events_scaler_sq       = 0;
 8007cf2:	f04f 0200 	mov.w	r2, #0
 8007cf6:	f04f 0300 	mov.w	r3, #0
 8007cfa:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	int64_t   c_signal_events        = 0;
 8007cfe:	f04f 0200 	mov.w	r2, #0
 8007d02:	f04f 0300 	mov.w	r3, #0
 8007d06:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	int64_t   c_sig_noise_sq         = 0;
 8007d0a:	f04f 0200 	mov.w	r2, #0
 8007d0e:	f04f 0300 	mov.w	r3, #0
 8007d12:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	int64_t   c_amb_noise_sq         = 0;
 8007d16:	f04f 0200 	mov.w	r2, #0
 8007d1a:	f04f 0300 	mov.w	r3, #0
 8007d1e:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
	int64_t   p_amb_noise_sq         = 0;
 8007d22:	f04f 0200 	mov.w	r2, #0
 8007d26:	f04f 0300 	mov.w	r3, #0
 8007d2a:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100

	int32_t   p_signal_events        = 0;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	uint32_t  noise_sq_sum           = 0;
 8007d34:	2300      	movs	r3, #0
 8007d36:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8



	if (event_sigma == 0) {
 8007d3a:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d106      	bne.n	8007d50 <VL53LX_hist_events_consistency_check+0xa4>
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 8007d42:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8007d46:	2209      	movs	r2, #9
 8007d48:	701a      	strb	r2, [r3, #0]
		return status;
 8007d4a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8007d4e:	e2b0      	b.n	80082b2 <VL53LX_hist_events_consistency_check+0x606>
	}



	tmpp  = 1 + (int64_t)phist_prev->total_periods_elapsed;
 8007d50:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d5c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d64:	460b      	mov	r3, r1
 8007d66:	3301      	adds	r3, #1
 8007d68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	f143 0300 	adc.w	r3, r3, #0
 8007d72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d76:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8007d7a:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	tmpp *= (int64_t)phist_prev->result__dss_actual_effective_spads;
 8007d7e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007d82:	885b      	ldrh	r3, [r3, #2]
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	2200      	movs	r2, #0
 8007d88:	469a      	mov	sl, r3
 8007d8a:	4693      	mov	fp, r2
 8007d8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d90:	fb0a f203 	mul.w	r2, sl, r3
 8007d94:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007d98:	fb0b f303 	mul.w	r3, fp, r3
 8007d9c:	441a      	add	r2, r3
 8007d9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007da2:	fba3 450a 	umull	r4, r5, r3, sl
 8007da6:	1953      	adds	r3, r2, r5
 8007da8:	461d      	mov	r5, r3
 8007daa:	e9c7 454c 	strd	r4, r5, [r7, #304]	@ 0x130
 8007dae:	e9c7 454c 	strd	r4, r5, [r7, #304]	@ 0x130



	tmpc  = 1 + (int64_t)prange_curr->total_periods_elapsed;
 8007db2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8007db6:	699b      	ldr	r3, [r3, #24]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dbe:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007dc2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	3301      	adds	r3, #1
 8007dca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dce:	4613      	mov	r3, r2
 8007dd0:	f143 0300 	adc.w	r3, r3, #0
 8007dd4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007dd8:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 8007ddc:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	tmpc *= (int64_t)prange_curr->VL53LX_p_004;
 8007de0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8007de4:	8adb      	ldrh	r3, [r3, #22]
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	2200      	movs	r2, #0
 8007dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dee:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8007df2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007df6:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	fb02 f203 	mul.w	r2, r2, r3
 8007e00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007e04:	4629      	mov	r1, r5
 8007e06:	fb01 f303 	mul.w	r3, r1, r3
 8007e0a:	441a      	add	r2, r3
 8007e0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007e10:	4621      	mov	r1, r4
 8007e12:	fba3 8901 	umull	r8, r9, r3, r1
 8007e16:	eb02 0309 	add.w	r3, r2, r9
 8007e1a:	4699      	mov	r9, r3
 8007e1c:	e9c7 894a 	strd	r8, r9, [r7, #296]	@ 0x128
 8007e20:	e9c7 894a 	strd	r8, r9, [r7, #296]	@ 0x128



	events_scaler  = tmpp * 4096;
 8007e24:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8007e28:	f04f 0000 	mov.w	r0, #0
 8007e2c:	f04f 0100 	mov.w	r1, #0
 8007e30:	0319      	lsls	r1, r3, #12
 8007e32:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 8007e36:	0310      	lsls	r0, r2, #12
 8007e38:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140
	if (tmpc != 0) {
 8007e3c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8007e40:	4313      	orrs	r3, r2
 8007e42:	d028      	beq.n	8007e96 <VL53LX_hist_events_consistency_check+0x1ea>
		events_scaler += (tmpc/2);
 8007e44:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	da08      	bge.n	8007e5e <VL53LX_hist_events_consistency_check+0x1b2>
 8007e4c:	1c51      	adds	r1, r2, #1
 8007e4e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8007e52:	f143 0300 	adc.w	r3, r3, #0
 8007e56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e5a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8007e5e:	f04f 0000 	mov.w	r0, #0
 8007e62:	f04f 0100 	mov.w	r1, #0
 8007e66:	0850      	lsrs	r0, r2, #1
 8007e68:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8007e6c:	1059      	asrs	r1, r3, #1
 8007e6e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8007e72:	1814      	adds	r4, r2, r0
 8007e74:	67bc      	str	r4, [r7, #120]	@ 0x78
 8007e76:	414b      	adcs	r3, r1
 8007e78:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e7a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8007e7e:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		events_scaler  = do_division_s(events_scaler, tmpc);
 8007e82:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8007e86:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8007e8a:	f7f8 fa81 	bl	8000390 <__aeabi_ldivmod>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	}

	events_scaler_sq  = events_scaler * events_scaler;
 8007e96:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8007e9a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007e9e:	fb03 f102 	mul.w	r1, r3, r2
 8007ea2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8007ea6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007eaa:	fb02 f303 	mul.w	r3, r2, r3
 8007eae:	18ca      	adds	r2, r1, r3
 8007eb0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007eb4:	fba3 1303 	umull	r1, r3, r3, r3
 8007eb8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ec6:	18d3      	adds	r3, r2, r3
 8007ec8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ecc:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 8007ed0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8007ed4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	events_scaler_sq += 2048;
 8007ed8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8007edc:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 8007ee0:	6739      	str	r1, [r7, #112]	@ 0x70
 8007ee2:	f143 0300 	adc.w	r3, r3, #0
 8007ee6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ee8:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8007eec:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	events_scaler_sq /= 4096;
 8007ef0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	da08      	bge.n	8007f0a <VL53LX_hist_events_consistency_check+0x25e>
 8007ef8:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8007efc:	1851      	adds	r1, r2, r1
 8007efe:	66b9      	str	r1, [r7, #104]	@ 0x68
 8007f00:	f143 0300 	adc.w	r3, r3, #0
 8007f04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f06:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8007f0a:	f04f 0000 	mov.w	r0, #0
 8007f0e:	f04f 0100 	mov.w	r1, #0
 8007f12:	0b10      	lsrs	r0, r2, #12
 8007f14:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8007f18:	1319      	asrs	r1, r3, #12
 8007f1a:	e9c7 0148 	strd	r0, r1, [r7, #288]	@ 0x120



	c_signal_events  = (int64_t)prange_curr->VL53LX_p_017;
 8007f1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8007f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f24:	2200      	movs	r2, #0
 8007f26:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f28:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f2a:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 8007f2e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events -= (int64_t)prange_curr->VL53LX_p_016;
 8007f32:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8007f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f3e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007f42:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8007f46:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	1a51      	subs	r1, r2, r1
 8007f4e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007f50:	4629      	mov	r1, r5
 8007f52:	eb63 0301 	sbc.w	r3, r3, r1
 8007f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f58:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	@ 0x58
 8007f5c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events *= (int64_t)events_scaler;
 8007f60:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8007f64:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007f68:	fb03 f102 	mul.w	r1, r3, r2
 8007f6c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8007f70:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8007f74:	fb02 f303 	mul.w	r3, r2, r3
 8007f78:	4419      	add	r1, r3
 8007f7a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8007f7e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007f82:	fba2 2303 	umull	r2, r3, r2, r3
 8007f86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f8a:	4613      	mov	r3, r2
 8007f8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f94:	18cb      	adds	r3, r1, r3
 8007f96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f9a:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	@ 0xd8
 8007f9e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8007fa2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events += 2048;
 8007fa6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8007faa:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 8007fae:	6539      	str	r1, [r7, #80]	@ 0x50
 8007fb0:	f143 0300 	adc.w	r3, r3, #0
 8007fb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fb6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 8007fba:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events /= 4096;
 8007fbe:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	da08      	bge.n	8007fd8 <VL53LX_hist_events_consistency_check+0x32c>
 8007fc6:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8007fca:	1851      	adds	r1, r2, r1
 8007fcc:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007fce:	f143 0300 	adc.w	r3, r3, #0
 8007fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007fd8:	f04f 0000 	mov.w	r0, #0
 8007fdc:	f04f 0100 	mov.w	r1, #0
 8007fe0:	0b10      	lsrs	r0, r2, #12
 8007fe2:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8007fe6:	1319      	asrs	r1, r3, #12
 8007fe8:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118

	c_sig_noise_sq  = (int64_t)events_scaler_sq;
 8007fec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8007ff0:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	c_sig_noise_sq *= (int64_t)prange_curr->VL53LX_p_017;
 8007ff4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8007ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008000:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008008:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 800800c:	4622      	mov	r2, r4
 800800e:	fb02 f203 	mul.w	r2, r2, r3
 8008012:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008016:	4629      	mov	r1, r5
 8008018:	fb01 f303 	mul.w	r3, r1, r3
 800801c:	441a      	add	r2, r3
 800801e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008022:	4621      	mov	r1, r4
 8008024:	fba3 1301 	umull	r1, r3, r3, r1
 8008028:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800802c:	460b      	mov	r3, r1
 800802e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008032:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008036:	18d3      	adds	r3, r2, r3
 8008038:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800803c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8008040:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 8008044:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	c_sig_noise_sq += 2048;
 8008048:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800804c:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 8008050:	6439      	str	r1, [r7, #64]	@ 0x40
 8008052:	f143 0300 	adc.w	r3, r3, #0
 8008056:	647b      	str	r3, [r7, #68]	@ 0x44
 8008058:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800805c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	c_sig_noise_sq /= 4096;
 8008060:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8008064:	2b00      	cmp	r3, #0
 8008066:	da08      	bge.n	800807a <VL53LX_hist_events_consistency_check+0x3ce>
 8008068:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800806c:	1851      	adds	r1, r2, r1
 800806e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008070:	f143 0300 	adc.w	r3, r3, #0
 8008074:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008076:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800807a:	f04f 0000 	mov.w	r0, #0
 800807e:	f04f 0100 	mov.w	r1, #0
 8008082:	0b10      	lsrs	r0, r2, #12
 8008084:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8008088:	1319      	asrs	r1, r3, #12
 800808a:	e9c7 0144 	strd	r0, r1, [r7, #272]	@ 0x110

	c_amb_noise_sq  = (int64_t)events_scaler_sq;
 800808e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8008092:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
	c_amb_noise_sq *= (int64_t)prange_curr->VL53LX_p_016;
 8008096:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800809a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809c:	2200      	movs	r2, #0
 800809e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080a2:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80080a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80080aa:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80080ae:	4622      	mov	r2, r4
 80080b0:	fb02 f203 	mul.w	r2, r2, r3
 80080b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80080b8:	4629      	mov	r1, r5
 80080ba:	fb01 f303 	mul.w	r3, r1, r3
 80080be:	441a      	add	r2, r3
 80080c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80080c4:	4621      	mov	r1, r4
 80080c6:	fba3 1301 	umull	r1, r3, r3, r1
 80080ca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080ce:	460b      	mov	r3, r1
 80080d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080d8:	18d3      	adds	r3, r2, r3
 80080da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080de:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80080e2:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
 80080e6:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq += 2048;
 80080ea:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80080ee:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 80080f2:	6339      	str	r1, [r7, #48]	@ 0x30
 80080f4:	f143 0300 	adc.w	r3, r3, #0
 80080f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fa:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80080fe:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq /= 4096;
 8008102:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8008106:	4610      	mov	r0, r2
 8008108:	4619      	mov	r1, r3
 800810a:	2900      	cmp	r1, #0
 800810c:	da08      	bge.n	8008120 <VL53LX_hist_events_consistency_check+0x474>
 800810e:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8008112:	18c3      	adds	r3, r0, r3
 8008114:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008116:	f141 0300 	adc.w	r3, r1, #0
 800811a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800811c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008120:	f04f 0200 	mov.w	r2, #0
 8008124:	f04f 0300 	mov.w	r3, #0
 8008128:	0b02      	lsrs	r2, r0, #12
 800812a:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800812e:	130b      	asrs	r3, r1, #12
 8008130:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108


	c_amb_noise_sq += 2;
 8008134:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8008138:	1c91      	adds	r1, r2, #2
 800813a:	6239      	str	r1, [r7, #32]
 800813c:	f143 0300 	adc.w	r3, r3, #0
 8008140:	627b      	str	r3, [r7, #36]	@ 0x24
 8008142:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8008146:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq /= 4;
 800814a:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800814e:	2b00      	cmp	r3, #0
 8008150:	da06      	bge.n	8008160 <VL53LX_hist_events_consistency_check+0x4b4>
 8008152:	1cd1      	adds	r1, r2, #3
 8008154:	61b9      	str	r1, [r7, #24]
 8008156:	f143 0300 	adc.w	r3, r3, #0
 800815a:	61fb      	str	r3, [r7, #28]
 800815c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008160:	f04f 0000 	mov.w	r0, #0
 8008164:	f04f 0100 	mov.w	r1, #0
 8008168:	0890      	lsrs	r0, r2, #2
 800816a:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 800816e:	1099      	asrs	r1, r3, #2
 8008170:	e9c7 0142 	strd	r0, r1, [r7, #264]	@ 0x108



	p_amb_noise_sq  =
		(int64_t)prange_prev->VL53LX_p_016;
 8008174:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008178:	681b      	ldr	r3, [r3, #0]
	p_amb_noise_sq  =
 800817a:	2200      	movs	r2, #0
 800817c:	613b      	str	r3, [r7, #16]
 800817e:	617a      	str	r2, [r7, #20]
 8008180:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008184:	e9c7 3440 	strd	r3, r4, [r7, #256]	@ 0x100


	p_amb_noise_sq += 2;
 8008188:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 800818c:	1c91      	adds	r1, r2, #2
 800818e:	60b9      	str	r1, [r7, #8]
 8008190:	f143 0300 	adc.w	r3, r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
 8008196:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800819a:	e9c7 3440 	strd	r3, r4, [r7, #256]	@ 0x100
	p_amb_noise_sq /= 4;
 800819e:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	da06      	bge.n	80081b4 <VL53LX_hist_events_consistency_check+0x508>
 80081a6:	1cd1      	adds	r1, r2, #3
 80081a8:	6039      	str	r1, [r7, #0]
 80081aa:	f143 0300 	adc.w	r3, r3, #0
 80081ae:	607b      	str	r3, [r7, #4]
 80081b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081b4:	f04f 0000 	mov.w	r0, #0
 80081b8:	f04f 0100 	mov.w	r1, #0
 80081bc:	0890      	lsrs	r0, r2, #2
 80081be:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 80081c2:	1099      	asrs	r1, r3, #2
 80081c4:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100

	noise_sq_sum =
		(uint32_t)prange_prev->VL53LX_p_017 +
 80081c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80081cc:	685a      	ldr	r2, [r3, #4]
		(uint32_t)c_sig_noise_sq +
 80081ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
		(uint32_t)prange_prev->VL53LX_p_017 +
 80081d2:	441a      	add	r2, r3
		(uint32_t)p_amb_noise_sq +
 80081d4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
		(uint32_t)c_sig_noise_sq +
 80081d8:	441a      	add	r2, r3
		(uint32_t)c_amb_noise_sq;
 80081da:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
	noise_sq_sum =
 80081de:	4413      	add	r3, r2
 80081e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	*pevents_tolerance =
		(int32_t)VL53LX_isqrt(noise_sq_sum * 16);
 80081e4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081e8:	011b      	lsls	r3, r3, #4
 80081ea:	4618      	mov	r0, r3
 80081ec:	f002 f86d 	bl	800a2ca <VL53LX_isqrt>
 80081f0:	4603      	mov	r3, r0
 80081f2:	461a      	mov	r2, r3
	*pevents_tolerance =
 80081f4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80081f8:	601a      	str	r2, [r3, #0]

	*pevents_tolerance *= (int32_t)event_sigma;
 80081fa:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8008204:	fb03 f202 	mul.w	r2, r3, r2
 8008208:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800820c:	601a      	str	r2, [r3, #0]
	*pevents_tolerance += 32;
 800820e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f103 0220 	add.w	r2, r3, #32
 8008218:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800821c:	601a      	str	r2, [r3, #0]
	*pevents_tolerance /= 64;
 800821e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	da00      	bge.n	800822a <VL53LX_hist_events_consistency_check+0x57e>
 8008228:	333f      	adds	r3, #63	@ 0x3f
 800822a:	119b      	asrs	r3, r3, #6
 800822c:	461a      	mov	r2, r3
 800822e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8008232:	601a      	str	r2, [r3, #0]

	p_signal_events  = (int32_t)prange_prev->VL53LX_p_017;
 8008234:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	p_signal_events -= (int32_t)prange_prev->VL53LX_p_016;
 800823e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	461a      	mov	r2, r3
 8008246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800824a:	1a9b      	subs	r3, r3, r2
 800824c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

	if ((int32_t)c_signal_events > p_signal_events)
 8008250:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8008254:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8008258:	429a      	cmp	r2, r3
 800825a:	da08      	bge.n	800826e <VL53LX_hist_events_consistency_check+0x5c2>
		*pevents_delta =
			(int32_t)c_signal_events - p_signal_events;
 800825c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8008260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008264:	1ad2      	subs	r2, r2, r3
		*pevents_delta =
 8008266:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800826a:	601a      	str	r2, [r3, #0]
 800826c:	e007      	b.n	800827e <VL53LX_hist_events_consistency_check+0x5d2>
	else
		*pevents_delta =
			p_signal_events - (int32_t)c_signal_events;
 800826e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8008272:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8008276:	1ad2      	subs	r2, r2, r3
		*pevents_delta =
 8008278:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800827c:	601a      	str	r2, [r3, #0]

	if (*pevents_delta > *pevents_tolerance &&
 800827e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	429a      	cmp	r2, r3
 800828c:	dd0b      	ble.n	80082a6 <VL53LX_hist_events_consistency_check+0x5fa>
		prange_curr->VL53LX_p_004 > min_effective_spad_count)
 800828e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8008292:	8adb      	ldrh	r3, [r3, #22]
	if (*pevents_delta > *pevents_tolerance &&
 8008294:	f8b7 20f4 	ldrh.w	r2, [r7, #244]	@ 0xf4
 8008298:	429a      	cmp	r2, r3
 800829a:	d204      	bcs.n	80082a6 <VL53LX_hist_events_consistency_check+0x5fa>
		*prange_status = VL53LX_DEVICEERROR_EVENTCONSISTENCY;
 800829c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80082a0:	2214      	movs	r2, #20
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	e003      	b.n	80082ae <VL53LX_hist_events_consistency_check+0x602>
	else
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 80082a6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80082aa:	2209      	movs	r2, #9
 80082ac:	701a      	strb	r2, [r3, #0]





	return status;
 80082ae:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 80082b8:	46bd      	mov	sp, r7
 80082ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080082be <VL53LX_hist_merged_pulse_check>:

VL53LX_Error  VL53LX_hist_merged_pulse_check(
	int16_t                      min_max_tolerance_mm,
	VL53LX_range_data_t         *pdata,
	VL53LX_DeviceError          *prange_status)
{
 80082be:	b480      	push	{r7}
 80082c0:	b087      	sub	sp, #28
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	4603      	mov	r3, r0
 80082c6:	60b9      	str	r1, [r7, #8]
 80082c8:	607a      	str	r2, [r7, #4]
 80082ca:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error  status   = VL53LX_ERROR_NONE;
 80082cc:	2300      	movs	r3, #0
 80082ce:	757b      	strb	r3, [r7, #21]
	int16_t       delta_mm = 0;
 80082d0:	2300      	movs	r3, #0
 80082d2:	82fb      	strh	r3, [r7, #22]

	if (pdata->max_range_mm > pdata->min_range_mm)
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80082e0:	429a      	cmp	r2, r3
 80082e2:	dd0b      	ble.n	80082fc <VL53LX_hist_merged_pulse_check+0x3e>
		delta_mm =
			pdata->max_range_mm - pdata->min_range_mm;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	b29b      	uxth	r3, r3
		delta_mm =
 80082f8:	82fb      	strh	r3, [r7, #22]
 80082fa:	e00a      	b.n	8008312 <VL53LX_hist_merged_pulse_check+0x54>
	else
		delta_mm =
			pdata->min_range_mm - pdata->max_range_mm;
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8008302:	b29a      	uxth	r2, r3
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800830a:	b29b      	uxth	r3, r3
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	b29b      	uxth	r3, r3
		delta_mm =
 8008310:	82fb      	strh	r3, [r7, #22]

	if (min_max_tolerance_mm > 0 &&
 8008312:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008316:	2b00      	cmp	r3, #0
 8008318:	dd09      	ble.n	800832e <VL53LX_hist_merged_pulse_check+0x70>
 800831a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800831e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008322:	429a      	cmp	r2, r3
 8008324:	dd03      	ble.n	800832e <VL53LX_hist_merged_pulse_check+0x70>
		delta_mm > min_max_tolerance_mm)
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE_MERGED_PULSE;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2216      	movs	r2, #22
 800832a:	701a      	strb	r2, [r3, #0]
 800832c:	e002      	b.n	8008334 <VL53LX_hist_merged_pulse_check+0x76>
	else
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2209      	movs	r2, #9
 8008332:	701a      	strb	r2, [r3, #0]

	return status;
 8008334:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8008338:	4618      	mov	r0, r3
 800833a:	371c      	adds	r7, #28
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <VL53LX_hist_xmonitor_consistency_check>:
VL53LX_Error  VL53LX_hist_xmonitor_consistency_check(
	VL53LX_DEV                   Dev,
	VL53LX_zone_hist_info_t     *phist_prev,
	VL53LX_zone_objects_t       *prange_prev,
	VL53LX_range_data_t         *prange_curr)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b08e      	sub	sp, #56	@ 0x38
 8008348:	af04      	add	r7, sp, #16
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
 8008350:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008352:	2300      	movs	r3, #0
 8008354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_LLDriverData_t *pdev =
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	3318      	adds	r3, #24
 800835c:	623b      	str	r3, [r7, #32]
		VL53LXDevStructGetLLDriverHandle(Dev);

	int32_t   events_delta     = 0;
 800835e:	2300      	movs	r3, #0
 8008360:	61bb      	str	r3, [r7, #24]
	int32_t   events_tolerance = 0;
 8008362:	2300      	movs	r3, #0
 8008364:	617b      	str	r3, [r7, #20]
	uint8_t event_sigma;
	uint16_t min_spad_count;

	event_sigma = pdev->histpostprocess.algo__crosstalk_detect_event_sigma;
 8008366:	6a3b      	ldr	r3, [r7, #32]
 8008368:	f893 3250 	ldrb.w	r3, [r3, #592]	@ 0x250
 800836c:	77fb      	strb	r3, [r7, #31]
	min_spad_count =
 800836e:	6a3b      	ldr	r3, [r7, #32]
 8008370:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 8008374:	83bb      	strh	r3, [r7, #28]
	pdev->histpostprocess.algo__consistency_check__event_min_spad_count;

	if (prange_curr->range_status == VL53LX_DEVICEERROR_RANGECOMPLETE ||
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800837c:	2b09      	cmp	r3, #9
 800837e:	d009      	beq.n	8008394 <VL53LX_hist_xmonitor_consistency_check+0x50>
		prange_curr->range_status ==
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
	if (prange_curr->range_status == VL53LX_DEVICEERROR_RANGECOMPLETE ||
 8008386:	2b13      	cmp	r3, #19
 8008388:	d004      	beq.n	8008394 <VL53LX_hist_xmonitor_consistency_check+0x50>
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
		prange_curr->range_status ==
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
 8008390:	2b14      	cmp	r3, #20
 8008392:	d129      	bne.n	80083e8 <VL53LX_hist_xmonitor_consistency_check+0xa4>
				VL53LX_DEVICEERROR_EVENTCONSISTENCY) {

		if (prange_prev->xmonitor.range_status ==
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800839a:	2b09      	cmp	r3, #9
 800839c:	d009      	beq.n	80083b2 <VL53LX_hist_xmonitor_consistency_check+0x6e>
				VL53LX_DEVICEERROR_RANGECOMPLETE ||
			prange_prev->xmonitor.range_status ==
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
				VL53LX_DEVICEERROR_RANGECOMPLETE ||
 80083a4:	2b13      	cmp	r3, #19
 80083a6:	d004      	beq.n	80083b2 <VL53LX_hist_xmonitor_consistency_check+0x6e>
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
			prange_prev->xmonitor.range_status ==
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
 80083ae:	2b14      	cmp	r3, #20
 80083b0:	d11a      	bne.n	80083e8 <VL53LX_hist_xmonitor_consistency_check+0xa4>
				VL53LX_DEVICEERROR_EVENTCONSISTENCY) {

			prange_curr->range_status =
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2209      	movs	r2, #9
 80083b6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
					VL53LX_DEVICEERROR_RANGECOMPLETE;

			status =
				VL53LX_hist_events_consistency_check(
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
					phist_prev,
					&(prange_prev->xmonitor),
					prange_curr,
					&events_tolerance,
					&events_delta,
					&(prange_curr->range_status));
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	334a      	adds	r3, #74	@ 0x4a
				VL53LX_hist_events_consistency_check(
 80083c4:	8bb9      	ldrh	r1, [r7, #28]
 80083c6:	7ff8      	ldrb	r0, [r7, #31]
 80083c8:	9303      	str	r3, [sp, #12]
 80083ca:	f107 0318 	add.w	r3, r7, #24
 80083ce:	9302      	str	r3, [sp, #8]
 80083d0:	f107 0314 	add.w	r3, r7, #20
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	9300      	str	r3, [sp, #0]
 80083da:	4613      	mov	r3, r2
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	f7ff fc65 	bl	8007cac <VL53LX_hist_events_consistency_check>
 80083e2:	4603      	mov	r3, r0
 80083e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		}
	}

	return status;
 80083e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3728      	adds	r7, #40	@ 0x28
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <VL53LX_hist_wrap_dmax>:

VL53LX_Error  VL53LX_hist_wrap_dmax(
	VL53LX_hist_post_process_config_t  *phistpostprocess,
	VL53LX_histogram_bin_data_t        *pcurrent,
	int16_t                            *pwrap_dmax_mm)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b088      	sub	sp, #32
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008400:	2300      	movs	r3, #0
 8008402:	77fb      	strb	r3, [r7, #31]

	uint32_t  pll_period_mm        = 0;
 8008404:	2300      	movs	r3, #0
 8008406:	61bb      	str	r3, [r7, #24]
	uint32_t  wrap_dmax_phase      = 0;
 8008408:	2300      	movs	r3, #0
 800840a:	617b      	str	r3, [r7, #20]
	uint32_t  range_mm             = 0;
 800840c:	2300      	movs	r3, #0
 800840e:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	*pwrap_dmax_mm = 0;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	801a      	strh	r2, [r3, #0]


	if (pcurrent->VL53LX_p_015 != 0) {
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800841c:	2b00      	cmp	r3, #0
 800841e:	d019      	beq.n	8008454 <VL53LX_hist_wrap_dmax+0x60>



		pll_period_mm =
			VL53LX_calc_pll_period_mm(
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8008426:	4618      	mov	r0, r3
 8008428:	f002 f8b6 	bl	800a598 <VL53LX_calc_pll_period_mm>
 800842c:	61b8      	str	r0, [r7, #24]
				pcurrent->VL53LX_p_015);



		wrap_dmax_phase =
			(uint32_t)phistpostprocess->valid_phase_high << 8;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
		wrap_dmax_phase =
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	617b      	str	r3, [r7, #20]



		range_mm = wrap_dmax_phase * pll_period_mm;
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	69ba      	ldr	r2, [r7, #24]
 800843c:	fb02 f303 	mul.w	r3, r2, r3
 8008440:	613b      	str	r3, [r7, #16]
		range_mm = (range_mm + (1<<14)) >> 15;
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008448:	0bdb      	lsrs	r3, r3, #15
 800844a:	613b      	str	r3, [r7, #16]

		*pwrap_dmax_mm = (int16_t)range_mm;
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	b21a      	sxth	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	801a      	strh	r2, [r3, #0]
	}

	LOG_FUNCTION_END(status);

	return status;
 8008454:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3720      	adds	r7, #32
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <VL53LX_hist_combine_mm1_mm2_offsets>:
	uint8_t                               encoded_zone_size,
	VL53LX_additional_offset_cal_data_t  *pcal_data,
	uint8_t                              *pgood_spads,
	uint16_t                              aperture_attenuation,
	int16_t                               *prange_offset_mm)
{
 8008460:	b590      	push	{r4, r7, lr}
 8008462:	b08d      	sub	sp, #52	@ 0x34
 8008464:	af04      	add	r7, sp, #16
 8008466:	4604      	mov	r4, r0
 8008468:	4608      	mov	r0, r1
 800846a:	4611      	mov	r1, r2
 800846c:	461a      	mov	r2, r3
 800846e:	4623      	mov	r3, r4
 8008470:	80fb      	strh	r3, [r7, #6]
 8008472:	4603      	mov	r3, r0
 8008474:	80bb      	strh	r3, [r7, #4]
 8008476:	460b      	mov	r3, r1
 8008478:	70fb      	strb	r3, [r7, #3]
 800847a:	4613      	mov	r3, r2
 800847c:	70bb      	strb	r3, [r7, #2]



	uint16_t max_mm_inner_effective_spads = 0;
 800847e:	2300      	movs	r3, #0
 8008480:	81fb      	strh	r3, [r7, #14]
	uint16_t max_mm_outer_effective_spads = 0;
 8008482:	2300      	movs	r3, #0
 8008484:	81bb      	strh	r3, [r7, #12]
	uint16_t mm_inner_effective_spads     = 0;
 8008486:	2300      	movs	r3, #0
 8008488:	817b      	strh	r3, [r7, #10]
	uint16_t mm_outer_effective_spads     = 0;
 800848a:	2300      	movs	r3, #0
 800848c:	813b      	strh	r3, [r7, #8]

	uint32_t scaled_mm1_peak_rate_mcps    = 0;
 800848e:	2300      	movs	r3, #0
 8008490:	61bb      	str	r3, [r7, #24]
	uint32_t scaled_mm2_peak_rate_mcps    = 0;
 8008492:	2300      	movs	r3, #0
 8008494:	617b      	str	r3, [r7, #20]

	int32_t tmp0 = 0;
 8008496:	2300      	movs	r3, #0
 8008498:	61fb      	str	r3, [r7, #28]
	int32_t tmp1 = 0;
 800849a:	2300      	movs	r3, #0
 800849c:	613b      	str	r3, [r7, #16]



	VL53LX_calc_mm_effective_spads(
 800849e:	78b9      	ldrb	r1, [r7, #2]
 80084a0:	78f8      	ldrb	r0, [r7, #3]
 80084a2:	f107 030c 	add.w	r3, r7, #12
 80084a6:	9303      	str	r3, [sp, #12]
 80084a8:	f107 030e 	add.w	r3, r7, #14
 80084ac:	9302      	str	r3, [sp, #8]
 80084ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	23ff      	movs	r3, #255	@ 0xff
 80084ba:	22c7      	movs	r2, #199	@ 0xc7
 80084bc:	f000 fa03 	bl	80088c6 <VL53LX_calc_mm_effective_spads>
		pgood_spads,
		aperture_attenuation,
		&max_mm_inner_effective_spads,
		&max_mm_outer_effective_spads);

	if ((max_mm_inner_effective_spads == 0) ||
 80084c0:	89fb      	ldrh	r3, [r7, #14]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d050      	beq.n	8008568 <VL53LX_hist_combine_mm1_mm2_offsets+0x108>
		(max_mm_outer_effective_spads == 0))
 80084c6:	89bb      	ldrh	r3, [r7, #12]
	if ((max_mm_inner_effective_spads == 0) ||
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d04d      	beq.n	8008568 <VL53LX_hist_combine_mm1_mm2_offsets+0x108>
		goto FAIL;


	VL53LX_calc_mm_effective_spads(
 80084cc:	f897 4034 	ldrb.w	r4, [r7, #52]	@ 0x34
 80084d0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80084d4:	78b9      	ldrb	r1, [r7, #2]
 80084d6:	78f8      	ldrb	r0, [r7, #3]
 80084d8:	f107 0308 	add.w	r3, r7, #8
 80084dc:	9303      	str	r3, [sp, #12]
 80084de:	f107 030a 	add.w	r3, r7, #10
 80084e2:	9302      	str	r3, [sp, #8]
 80084e4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80084e8:	9301      	str	r3, [sp, #4]
 80084ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	4623      	mov	r3, r4
 80084f0:	f000 f9e9 	bl	80088c6 <VL53LX_calc_mm_effective_spads>
		&mm_outer_effective_spads);



	scaled_mm1_peak_rate_mcps  =
	(uint32_t)pcal_data->result__mm_inner_peak_signal_count_rtn_mcps;
 80084f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f6:	889b      	ldrh	r3, [r3, #4]
	scaled_mm1_peak_rate_mcps  =
 80084f8:	61bb      	str	r3, [r7, #24]
	scaled_mm1_peak_rate_mcps *= (uint32_t)mm_inner_effective_spads;
 80084fa:	897b      	ldrh	r3, [r7, #10]
 80084fc:	461a      	mov	r2, r3
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	fb02 f303 	mul.w	r3, r2, r3
 8008504:	61bb      	str	r3, [r7, #24]
	scaled_mm1_peak_rate_mcps /= (uint32_t)max_mm_inner_effective_spads;
 8008506:	89fb      	ldrh	r3, [r7, #14]
 8008508:	461a      	mov	r2, r3
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008510:	61bb      	str	r3, [r7, #24]

	scaled_mm2_peak_rate_mcps  =
	(uint32_t)pcal_data->result__mm_outer_peak_signal_count_rtn_mcps;
 8008512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008514:	88db      	ldrh	r3, [r3, #6]
	scaled_mm2_peak_rate_mcps  =
 8008516:	617b      	str	r3, [r7, #20]
	scaled_mm2_peak_rate_mcps *= (uint32_t)mm_outer_effective_spads;
 8008518:	893b      	ldrh	r3, [r7, #8]
 800851a:	461a      	mov	r2, r3
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	fb02 f303 	mul.w	r3, r2, r3
 8008522:	617b      	str	r3, [r7, #20]
	scaled_mm2_peak_rate_mcps /= (uint32_t)max_mm_outer_effective_spads;
 8008524:	89bb      	ldrh	r3, [r7, #12]
 8008526:	461a      	mov	r2, r3
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	fbb3 f3f2 	udiv	r3, r3, r2
 800852e:	617b      	str	r3, [r7, #20]



	tmp0  = ((int32_t)mm1_offset_mm * (int32_t)scaled_mm1_peak_rate_mcps);
 8008530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008534:	69ba      	ldr	r2, [r7, #24]
 8008536:	fb02 f303 	mul.w	r3, r2, r3
 800853a:	61fb      	str	r3, [r7, #28]
	tmp0 += ((int32_t)mm2_offset_mm * (int32_t)scaled_mm2_peak_rate_mcps);
 800853c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	fb02 f303 	mul.w	r3, r2, r3
 8008546:	69fa      	ldr	r2, [r7, #28]
 8008548:	4413      	add	r3, r2
 800854a:	61fb      	str	r3, [r7, #28]

	tmp1 =  (int32_t)scaled_mm1_peak_rate_mcps +
 800854c:	69ba      	ldr	r2, [r7, #24]
			(int32_t)scaled_mm2_peak_rate_mcps;
 800854e:	697b      	ldr	r3, [r7, #20]
	tmp1 =  (int32_t)scaled_mm1_peak_rate_mcps +
 8008550:	4413      	add	r3, r2
 8008552:	613b      	str	r3, [r7, #16]



	if (tmp1 != 0)
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d008      	beq.n	800856c <VL53LX_hist_combine_mm1_mm2_offsets+0x10c>
		tmp0 = (tmp0 * 4) / tmp1;
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	009a      	lsls	r2, r3, #2
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	fb92 f3f3 	sdiv	r3, r2, r3
 8008564:	61fb      	str	r3, [r7, #28]
 8008566:	e002      	b.n	800856e <VL53LX_hist_combine_mm1_mm2_offsets+0x10e>
		goto FAIL;
 8008568:	bf00      	nop
 800856a:	e000      	b.n	800856e <VL53LX_hist_combine_mm1_mm2_offsets+0x10e>
FAIL:
 800856c:	bf00      	nop
	*prange_offset_mm = (int16_t)tmp0;
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	b21a      	sxth	r2, r3
 8008572:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008574:	801a      	strh	r2, [r3, #0]

}
 8008576:	bf00      	nop
 8008578:	3724      	adds	r7, #36	@ 0x24
 800857a:	46bd      	mov	sp, r7
 800857c:	bd90      	pop	{r4, r7, pc}

0800857e <VL53LX_spad_number_to_byte_bit_index>:
void VL53LX_spad_number_to_byte_bit_index(
	uint8_t  spad_number,
	uint8_t *pbyte_index,
	uint8_t *pbit_index,
	uint8_t *pbit_mask)
{
 800857e:	b480      	push	{r7}
 8008580:	b085      	sub	sp, #20
 8008582:	af00      	add	r7, sp, #0
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
 8008588:	603b      	str	r3, [r7, #0]
 800858a:	4603      	mov	r3, r0
 800858c:	73fb      	strb	r3, [r7, #15]



	*pbyte_index  = spad_number >> 3;
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	08db      	lsrs	r3, r3, #3
 8008592:	b2da      	uxtb	r2, r3
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	701a      	strb	r2, [r3, #0]
	*pbit_index   = spad_number & 0x07;
 8008598:	7bfb      	ldrb	r3, [r7, #15]
 800859a:	f003 0307 	and.w	r3, r3, #7
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	701a      	strb	r2, [r3, #0]
	*pbit_mask    = 0x01 << *pbit_index;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	461a      	mov	r2, r3
 80085aa:	2301      	movs	r3, #1
 80085ac:	4093      	lsls	r3, r2
 80085ae:	b2da      	uxtb	r2, r3
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	701a      	strb	r2, [r3, #0]

}
 80085b4:	bf00      	nop
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <VL53LX_encode_row_col>:

void VL53LX_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	4603      	mov	r3, r0
 80085c8:	603a      	str	r2, [r7, #0]
 80085ca:	71fb      	strb	r3, [r7, #7]
 80085cc:	460b      	mov	r3, r1
 80085ce:	71bb      	strb	r3, [r7, #6]


	if (row > 7)
 80085d0:	79fb      	ldrb	r3, [r7, #7]
 80085d2:	2b07      	cmp	r3, #7
 80085d4:	d90a      	bls.n	80085ec <VL53LX_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 80085d6:	79bb      	ldrb	r3, [r7, #6]
 80085d8:	00db      	lsls	r3, r3, #3
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	79fb      	ldrb	r3, [r7, #7]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	3b71      	subs	r3, #113	@ 0x71
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	701a      	strb	r2, [r3, #0]
	else
		*pspad_number = ((15-col) << 3) + row;

}
 80085ea:	e00a      	b.n	8008602 <VL53LX_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 80085ec:	79bb      	ldrb	r3, [r7, #6]
 80085ee:	f1c3 030f 	rsb	r3, r3, #15
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	00db      	lsls	r3, r3, #3
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	79fb      	ldrb	r3, [r7, #7]
 80085fa:	4413      	add	r3, r2
 80085fc:	b2da      	uxtb	r2, r3
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	701a      	strb	r2, [r3, #0]
}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <VL53LX_decode_zone_size>:

void VL53LX_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800860e:	b480      	push	{r7}
 8008610:	b085      	sub	sp, #20
 8008612:	af00      	add	r7, sp, #0
 8008614:	4603      	mov	r3, r0
 8008616:	60b9      	str	r1, [r7, #8]
 8008618:	607a      	str	r2, [r7, #4]
 800861a:	73fb      	strb	r3, [r7, #15]



	*pheight = encoded_xy_size >> 4;
 800861c:	7bfb      	ldrb	r3, [r7, #15]
 800861e:	091b      	lsrs	r3, r3, #4
 8008620:	b2da      	uxtb	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 8008626:	7bfb      	ldrb	r3, [r7, #15]
 8008628:	f003 030f 	and.w	r3, r3, #15
 800862c:	b2da      	uxtb	r2, r3
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	701a      	strb	r2, [r3, #0]

}
 8008632:	bf00      	nop
 8008634:	3714      	adds	r7, #20
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <VL53LX_encode_zone_size>:

void VL53LX_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800863e:	b480      	push	{r7}
 8008640:	b083      	sub	sp, #12
 8008642:	af00      	add	r7, sp, #0
 8008644:	4603      	mov	r3, r0
 8008646:	603a      	str	r2, [r7, #0]
 8008648:	71fb      	strb	r3, [r7, #7]
 800864a:	460b      	mov	r3, r1
 800864c:	71bb      	strb	r3, [r7, #6]


	*pencoded_xy_size = (height << 4) + width;
 800864e:	79bb      	ldrb	r3, [r7, #6]
 8008650:	011b      	lsls	r3, r3, #4
 8008652:	b2da      	uxtb	r2, r3
 8008654:	79fb      	ldrb	r3, [r7, #7]
 8008656:	4413      	add	r3, r2
 8008658:	b2da      	uxtb	r2, r3
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	701a      	strb	r2, [r3, #0]

}
 800865e:	bf00      	nop
 8008660:	370c      	adds	r7, #12
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr

0800866a <VL53LX_decode_zone_limits>:
	uint8_t   encoded_xy_size,
	int16_t  *px_ll,
	int16_t  *py_ll,
	int16_t  *px_ur,
	int16_t  *py_ur)
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b086      	sub	sp, #24
 800866e:	af00      	add	r7, sp, #0
 8008670:	60ba      	str	r2, [r7, #8]
 8008672:	607b      	str	r3, [r7, #4]
 8008674:	4603      	mov	r3, r0
 8008676:	73fb      	strb	r3, [r7, #15]
 8008678:	460b      	mov	r3, r1
 800867a:	73bb      	strb	r3, [r7, #14]



	uint8_t x_centre = 0;
 800867c:	2300      	movs	r3, #0
 800867e:	75fb      	strb	r3, [r7, #23]
	uint8_t y_centre = 0;
 8008680:	2300      	movs	r3, #0
 8008682:	75bb      	strb	r3, [r7, #22]
	uint8_t width    = 0;
 8008684:	2300      	movs	r3, #0
 8008686:	757b      	strb	r3, [r7, #21]
	uint8_t height   = 0;
 8008688:	2300      	movs	r3, #0
 800868a:	753b      	strb	r3, [r7, #20]



	VL53LX_decode_row_col(
 800868c:	f107 0217 	add.w	r2, r7, #23
 8008690:	f107 0116 	add.w	r1, r7, #22
 8008694:	7bfb      	ldrb	r3, [r7, #15]
 8008696:	4618      	mov	r0, r3
 8008698:	f002 f9fa 	bl	800aa90 <VL53LX_decode_row_col>
		encoded_xy_centre,
		&y_centre,
		&x_centre);

	VL53LX_decode_zone_size(
 800869c:	f107 0214 	add.w	r2, r7, #20
 80086a0:	f107 0115 	add.w	r1, r7, #21
 80086a4:	7bbb      	ldrb	r3, [r7, #14]
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff ffb1 	bl	800860e <VL53LX_decode_zone_size>
		&width,
		&height);



	*px_ll = (int16_t)x_centre - ((int16_t)width + 1) / 2;
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
 80086ae:	461a      	mov	r2, r3
 80086b0:	7d7b      	ldrb	r3, [r7, #21]
 80086b2:	3301      	adds	r3, #1
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	da00      	bge.n	80086ba <VL53LX_decode_zone_limits+0x50>
 80086b8:	3301      	adds	r3, #1
 80086ba:	105b      	asrs	r3, r3, #1
 80086bc:	425b      	negs	r3, r3
 80086be:	b29b      	uxth	r3, r3
 80086c0:	4413      	add	r3, r2
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	b21a      	sxth	r2, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	801a      	strh	r2, [r3, #0]
	if (*px_ll < 0)
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	da02      	bge.n	80086da <VL53LX_decode_zone_limits+0x70>
		*px_ll = 0;
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	2200      	movs	r2, #0
 80086d8:	801a      	strh	r2, [r3, #0]

	*px_ur = *px_ll + (int16_t)width;
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	7d7a      	ldrb	r2, [r7, #21]
 80086e4:	4413      	add	r3, r2
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	b21a      	sxth	r2, r3
 80086ea:	6a3b      	ldr	r3, [r7, #32]
 80086ec:	801a      	strh	r2, [r3, #0]
	if (*px_ur > (VL53LX_SPAD_ARRAY_WIDTH-1))
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086f4:	2b0f      	cmp	r3, #15
 80086f6:	dd02      	ble.n	80086fe <VL53LX_decode_zone_limits+0x94>
		*px_ur = VL53LX_SPAD_ARRAY_WIDTH-1;
 80086f8:	6a3b      	ldr	r3, [r7, #32]
 80086fa:	220f      	movs	r2, #15
 80086fc:	801a      	strh	r2, [r3, #0]

	*py_ll = (int16_t)y_centre - ((int16_t)height + 1) / 2;
 80086fe:	7dbb      	ldrb	r3, [r7, #22]
 8008700:	461a      	mov	r2, r3
 8008702:	7d3b      	ldrb	r3, [r7, #20]
 8008704:	3301      	adds	r3, #1
 8008706:	2b00      	cmp	r3, #0
 8008708:	da00      	bge.n	800870c <VL53LX_decode_zone_limits+0xa2>
 800870a:	3301      	adds	r3, #1
 800870c:	105b      	asrs	r3, r3, #1
 800870e:	425b      	negs	r3, r3
 8008710:	b29b      	uxth	r3, r3
 8008712:	4413      	add	r3, r2
 8008714:	b29b      	uxth	r3, r3
 8008716:	b21a      	sxth	r2, r3
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	801a      	strh	r2, [r3, #0]
	if (*py_ll < 0)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008722:	2b00      	cmp	r3, #0
 8008724:	da02      	bge.n	800872c <VL53LX_decode_zone_limits+0xc2>
		*py_ll = 0;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	801a      	strh	r2, [r3, #0]

	*py_ur = *py_ll + (int16_t)height;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008732:	b29b      	uxth	r3, r3
 8008734:	7d3a      	ldrb	r2, [r7, #20]
 8008736:	4413      	add	r3, r2
 8008738:	b29b      	uxth	r3, r3
 800873a:	b21a      	sxth	r2, r3
 800873c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873e:	801a      	strh	r2, [r3, #0]
	if (*py_ur > (VL53LX_SPAD_ARRAY_HEIGHT-1))
 8008740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008742:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008746:	2b0f      	cmp	r3, #15
 8008748:	dd02      	ble.n	8008750 <VL53LX_decode_zone_limits+0xe6>
		*py_ur = VL53LX_SPAD_ARRAY_HEIGHT-1;
 800874a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874c:	220f      	movs	r2, #15
 800874e:	801a      	strh	r2, [r3, #0]
}
 8008750:	bf00      	nop
 8008752:	3718      	adds	r7, #24
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <VL53LX_is_aperture_location>:


uint8_t VL53LX_is_aperture_location(
	uint8_t row,
	uint8_t col)
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	4603      	mov	r3, r0
 8008760:	460a      	mov	r2, r1
 8008762:	71fb      	strb	r3, [r7, #7]
 8008764:	4613      	mov	r3, r2
 8008766:	71bb      	strb	r3, [r7, #6]


	uint8_t is_aperture = 0;
 8008768:	2300      	movs	r3, #0
 800876a:	73fb      	strb	r3, [r7, #15]
	uint8_t mod_row     = row % 4;
 800876c:	79fb      	ldrb	r3, [r7, #7]
 800876e:	f003 0303 	and.w	r3, r3, #3
 8008772:	73bb      	strb	r3, [r7, #14]
	uint8_t mod_col     = col % 4;
 8008774:	79bb      	ldrb	r3, [r7, #6]
 8008776:	f003 0303 	and.w	r3, r3, #3
 800877a:	737b      	strb	r3, [r7, #13]

	if (mod_row == 0 && mod_col == 2)
 800877c:	7bbb      	ldrb	r3, [r7, #14]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d104      	bne.n	800878c <VL53LX_is_aperture_location+0x34>
 8008782:	7b7b      	ldrb	r3, [r7, #13]
 8008784:	2b02      	cmp	r3, #2
 8008786:	d101      	bne.n	800878c <VL53LX_is_aperture_location+0x34>
		is_aperture = 1;
 8008788:	2301      	movs	r3, #1
 800878a:	73fb      	strb	r3, [r7, #15]

	if (mod_row == 2 && mod_col == 0)
 800878c:	7bbb      	ldrb	r3, [r7, #14]
 800878e:	2b02      	cmp	r3, #2
 8008790:	d104      	bne.n	800879c <VL53LX_is_aperture_location+0x44>
 8008792:	7b7b      	ldrb	r3, [r7, #13]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <VL53LX_is_aperture_location+0x44>
		is_aperture = 1;
 8008798:	2301      	movs	r3, #1
 800879a:	73fb      	strb	r3, [r7, #15]

	return is_aperture;
 800879c:	7bfb      	ldrb	r3, [r7, #15]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <VL53LX_calc_max_effective_spads>:
	uint8_t     encoded_zone_centre,
	uint8_t     encoded_zone_size,
	uint8_t    *pgood_spads,
	uint16_t    aperture_attenuation,
	uint16_t   *pmax_effective_spads)
{
 80087aa:	b590      	push	{r4, r7, lr}
 80087ac:	b08b      	sub	sp, #44	@ 0x2c
 80087ae:	af02      	add	r7, sp, #8
 80087b0:	603a      	str	r2, [r7, #0]
 80087b2:	461a      	mov	r2, r3
 80087b4:	4603      	mov	r3, r0
 80087b6:	71fb      	strb	r3, [r7, #7]
 80087b8:	460b      	mov	r3, r1
 80087ba:	71bb      	strb	r3, [r7, #6]
 80087bc:	4613      	mov	r3, r2
 80087be:	80bb      	strh	r3, [r7, #4]



	int16_t   x         = 0;
 80087c0:	2300      	movs	r3, #0
 80087c2:	83fb      	strh	r3, [r7, #30]
	int16_t   y         = 0;
 80087c4:	2300      	movs	r3, #0
 80087c6:	83bb      	strh	r3, [r7, #28]

	int16_t   zone_x_ll = 0;
 80087c8:	2300      	movs	r3, #0
 80087ca:	833b      	strh	r3, [r7, #24]
	int16_t   zone_y_ll = 0;
 80087cc:	2300      	movs	r3, #0
 80087ce:	82fb      	strh	r3, [r7, #22]
	int16_t   zone_x_ur = 0;
 80087d0:	2300      	movs	r3, #0
 80087d2:	82bb      	strh	r3, [r7, #20]
	int16_t   zone_y_ur = 0;
 80087d4:	2300      	movs	r3, #0
 80087d6:	827b      	strh	r3, [r7, #18]

	uint8_t   spad_number = 0;
 80087d8:	2300      	movs	r3, #0
 80087da:	747b      	strb	r3, [r7, #17]
	uint8_t   byte_index  = 0;
 80087dc:	2300      	movs	r3, #0
 80087de:	743b      	strb	r3, [r7, #16]
	uint8_t   bit_index   = 0;
 80087e0:	2300      	movs	r3, #0
 80087e2:	73fb      	strb	r3, [r7, #15]
	uint8_t   bit_mask    = 0;
 80087e4:	2300      	movs	r3, #0
 80087e6:	73bb      	strb	r3, [r7, #14]

	uint8_t   is_aperture = 0;
 80087e8:	2300      	movs	r3, #0
 80087ea:	76fb      	strb	r3, [r7, #27]



	VL53LX_decode_zone_limits(
 80087ec:	f107 0416 	add.w	r4, r7, #22
 80087f0:	f107 0218 	add.w	r2, r7, #24
 80087f4:	79b9      	ldrb	r1, [r7, #6]
 80087f6:	79f8      	ldrb	r0, [r7, #7]
 80087f8:	f107 0312 	add.w	r3, r7, #18
 80087fc:	9301      	str	r3, [sp, #4]
 80087fe:	f107 0314 	add.w	r3, r7, #20
 8008802:	9300      	str	r3, [sp, #0]
 8008804:	4623      	mov	r3, r4
 8008806:	f7ff ff30 	bl	800866a <VL53LX_decode_zone_limits>
		&zone_x_ur,
		&zone_y_ur);



	*pmax_effective_spads = 0;
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	2200      	movs	r2, #0
 800880e:	801a      	strh	r2, [r3, #0]

	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 8008810:	8afb      	ldrh	r3, [r7, #22]
 8008812:	83bb      	strh	r3, [r7, #28]
 8008814:	e04c      	b.n	80088b0 <VL53LX_calc_max_effective_spads+0x106>
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 8008816:	8b3b      	ldrh	r3, [r7, #24]
 8008818:	83fb      	strh	r3, [r7, #30]
 800881a:	e03d      	b.n	8008898 <VL53LX_calc_max_effective_spads+0xee>



			VL53LX_encode_row_col(
 800881c:	8bbb      	ldrh	r3, [r7, #28]
 800881e:	b2db      	uxtb	r3, r3
 8008820:	8bfa      	ldrh	r2, [r7, #30]
 8008822:	b2d1      	uxtb	r1, r2
 8008824:	f107 0211 	add.w	r2, r7, #17
 8008828:	4618      	mov	r0, r3
 800882a:	f7ff fec9 	bl	80085c0 <VL53LX_encode_row_col>
				(uint8_t)x,
				&spad_number);



			VL53LX_spad_number_to_byte_bit_index(
 800882e:	7c78      	ldrb	r0, [r7, #17]
 8008830:	f107 030e 	add.w	r3, r7, #14
 8008834:	f107 020f 	add.w	r2, r7, #15
 8008838:	f107 0110 	add.w	r1, r7, #16
 800883c:	f7ff fe9f 	bl	800857e <VL53LX_spad_number_to_byte_bit_index>
				&bit_index,
				&bit_mask);



			if ((pgood_spads[byte_index] & bit_mask) > 0) {
 8008840:	7c3b      	ldrb	r3, [r7, #16]
 8008842:	461a      	mov	r2, r3
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	4413      	add	r3, r2
 8008848:	781a      	ldrb	r2, [r3, #0]
 800884a:	7bbb      	ldrb	r3, [r7, #14]
 800884c:	4013      	ands	r3, r2
 800884e:	b2db      	uxtb	r3, r3
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01b      	beq.n	800888c <VL53LX_calc_max_effective_spads+0xe2>


				is_aperture = VL53LX_is_aperture_location(
 8008854:	8bbb      	ldrh	r3, [r7, #28]
 8008856:	b2db      	uxtb	r3, r3
 8008858:	8bfa      	ldrh	r2, [r7, #30]
 800885a:	b2d2      	uxtb	r2, r2
 800885c:	4611      	mov	r1, r2
 800885e:	4618      	mov	r0, r3
 8008860:	f7ff ff7a 	bl	8008758 <VL53LX_is_aperture_location>
 8008864:	4603      	mov	r3, r0
 8008866:	76fb      	strb	r3, [r7, #27]
					(uint8_t)y,
					(uint8_t)x);

				if (is_aperture > 0)
 8008868:	7efb      	ldrb	r3, [r7, #27]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d007      	beq.n	800887e <VL53LX_calc_max_effective_spads+0xd4>
					*pmax_effective_spads +=
 800886e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008870:	881a      	ldrh	r2, [r3, #0]
 8008872:	88bb      	ldrh	r3, [r7, #4]
 8008874:	4413      	add	r3, r2
 8008876:	b29a      	uxth	r2, r3
 8008878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887a:	801a      	strh	r2, [r3, #0]
 800887c:	e006      	b.n	800888c <VL53LX_calc_max_effective_spads+0xe2>
							aperture_attenuation;
				else
					*pmax_effective_spads += 0x0100;
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	881b      	ldrh	r3, [r3, #0]
 8008882:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008886:	b29a      	uxth	r2, r3
 8008888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888a:	801a      	strh	r2, [r3, #0]
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 800888c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8008890:	b29b      	uxth	r3, r3
 8008892:	3301      	adds	r3, #1
 8008894:	b29b      	uxth	r3, r3
 8008896:	83fb      	strh	r3, [r7, #30]
 8008898:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800889c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	ddbb      	ble.n	800881c <VL53LX_calc_max_effective_spads+0x72>
	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 80088a4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	3301      	adds	r3, #1
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	83bb      	strh	r3, [r7, #28]
 80088b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088b4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	ddac      	ble.n	8008816 <VL53LX_calc_max_effective_spads+0x6c>

			}
		}
	}
}
 80088bc:	bf00      	nop
 80088be:	bf00      	nop
 80088c0:	3724      	adds	r7, #36	@ 0x24
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd90      	pop	{r4, r7, pc}

080088c6 <VL53LX_calc_mm_effective_spads>:
	uint8_t     encoded_zone_size,
	uint8_t    *pgood_spads,
	uint16_t    aperture_attenuation,
	uint16_t   *pmm_inner_effective_spads,
	uint16_t   *pmm_outer_effective_spads)
{
 80088c6:	b590      	push	{r4, r7, lr}
 80088c8:	b08d      	sub	sp, #52	@ 0x34
 80088ca:	af02      	add	r7, sp, #8
 80088cc:	4604      	mov	r4, r0
 80088ce:	4608      	mov	r0, r1
 80088d0:	4611      	mov	r1, r2
 80088d2:	461a      	mov	r2, r3
 80088d4:	4623      	mov	r3, r4
 80088d6:	71fb      	strb	r3, [r7, #7]
 80088d8:	4603      	mov	r3, r0
 80088da:	71bb      	strb	r3, [r7, #6]
 80088dc:	460b      	mov	r3, r1
 80088de:	717b      	strb	r3, [r7, #5]
 80088e0:	4613      	mov	r3, r2
 80088e2:	713b      	strb	r3, [r7, #4]



	int16_t   x         = 0;
 80088e4:	2300      	movs	r3, #0
 80088e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t   y         = 0;
 80088e8:	2300      	movs	r3, #0
 80088ea:	84bb      	strh	r3, [r7, #36]	@ 0x24

	int16_t   mm_x_ll   = 0;
 80088ec:	2300      	movs	r3, #0
 80088ee:	83fb      	strh	r3, [r7, #30]
	int16_t   mm_y_ll   = 0;
 80088f0:	2300      	movs	r3, #0
 80088f2:	83bb      	strh	r3, [r7, #28]
	int16_t   mm_x_ur   = 0;
 80088f4:	2300      	movs	r3, #0
 80088f6:	837b      	strh	r3, [r7, #26]
	int16_t   mm_y_ur   = 0;
 80088f8:	2300      	movs	r3, #0
 80088fa:	833b      	strh	r3, [r7, #24]

	int16_t   zone_x_ll = 0;
 80088fc:	2300      	movs	r3, #0
 80088fe:	82fb      	strh	r3, [r7, #22]
	int16_t   zone_y_ll = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	82bb      	strh	r3, [r7, #20]
	int16_t   zone_x_ur = 0;
 8008904:	2300      	movs	r3, #0
 8008906:	827b      	strh	r3, [r7, #18]
	int16_t   zone_y_ur = 0;
 8008908:	2300      	movs	r3, #0
 800890a:	823b      	strh	r3, [r7, #16]

	uint8_t   spad_number = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	73fb      	strb	r3, [r7, #15]
	uint8_t   byte_index  = 0;
 8008910:	2300      	movs	r3, #0
 8008912:	73bb      	strb	r3, [r7, #14]
	uint8_t   bit_index   = 0;
 8008914:	2300      	movs	r3, #0
 8008916:	737b      	strb	r3, [r7, #13]
	uint8_t   bit_mask    = 0;
 8008918:	2300      	movs	r3, #0
 800891a:	733b      	strb	r3, [r7, #12]

	uint8_t   is_aperture = 0;
 800891c:	2300      	movs	r3, #0
 800891e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint16_t  spad_attenuation = 0;
 8008922:	2300      	movs	r3, #0
 8008924:	847b      	strh	r3, [r7, #34]	@ 0x22



	VL53LX_decode_zone_limits(
 8008926:	f107 041c 	add.w	r4, r7, #28
 800892a:	f107 021e 	add.w	r2, r7, #30
 800892e:	79b9      	ldrb	r1, [r7, #6]
 8008930:	79f8      	ldrb	r0, [r7, #7]
 8008932:	f107 0318 	add.w	r3, r7, #24
 8008936:	9301      	str	r3, [sp, #4]
 8008938:	f107 031a 	add.w	r3, r7, #26
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	4623      	mov	r3, r4
 8008940:	f7ff fe93 	bl	800866a <VL53LX_decode_zone_limits>
		&mm_x_ll,
		&mm_y_ll,
		&mm_x_ur,
		&mm_y_ur);

	VL53LX_decode_zone_limits(
 8008944:	f107 0414 	add.w	r4, r7, #20
 8008948:	f107 0216 	add.w	r2, r7, #22
 800894c:	7939      	ldrb	r1, [r7, #4]
 800894e:	7978      	ldrb	r0, [r7, #5]
 8008950:	f107 0310 	add.w	r3, r7, #16
 8008954:	9301      	str	r3, [sp, #4]
 8008956:	f107 0312 	add.w	r3, r7, #18
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	4623      	mov	r3, r4
 800895e:	f7ff fe84 	bl	800866a <VL53LX_decode_zone_limits>
		&zone_x_ur,
		&zone_y_ur);



	*pmm_inner_effective_spads = 0;
 8008962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008964:	2200      	movs	r2, #0
 8008966:	801a      	strh	r2, [r3, #0]
	*pmm_outer_effective_spads = 0;
 8008968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800896a:	2200      	movs	r2, #0
 800896c:	801a      	strh	r2, [r3, #0]

	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 800896e:	8abb      	ldrh	r3, [r7, #20]
 8008970:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008972:	e06c      	b.n	8008a4e <VL53LX_calc_mm_effective_spads+0x188>
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 8008974:	8afb      	ldrh	r3, [r7, #22]
 8008976:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008978:	e05d      	b.n	8008a36 <VL53LX_calc_mm_effective_spads+0x170>



			VL53LX_encode_row_col(
 800897a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800897c:	b2db      	uxtb	r3, r3
 800897e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008980:	b2d1      	uxtb	r1, r2
 8008982:	f107 020f 	add.w	r2, r7, #15
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff fe1a 	bl	80085c0 <VL53LX_encode_row_col>
				(uint8_t)x,
				&spad_number);



			VL53LX_spad_number_to_byte_bit_index(
 800898c:	7bf8      	ldrb	r0, [r7, #15]
 800898e:	f107 030c 	add.w	r3, r7, #12
 8008992:	f107 020d 	add.w	r2, r7, #13
 8008996:	f107 010e 	add.w	r1, r7, #14
 800899a:	f7ff fdf0 	bl	800857e <VL53LX_spad_number_to_byte_bit_index>
				&bit_index,
				&bit_mask);



			if ((pgood_spads[byte_index] & bit_mask) > 0) {
 800899e:	7bbb      	ldrb	r3, [r7, #14]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a4:	4413      	add	r3, r2
 80089a6:	781a      	ldrb	r2, [r3, #0]
 80089a8:	7b3b      	ldrb	r3, [r7, #12]
 80089aa:	4013      	ands	r3, r2
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d03b      	beq.n	8008a2a <VL53LX_calc_mm_effective_spads+0x164>


				is_aperture = VL53LX_is_aperture_location(
 80089b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80089b8:	b2d2      	uxtb	r2, r2
 80089ba:	4611      	mov	r1, r2
 80089bc:	4618      	mov	r0, r3
 80089be:	f7ff fecb 	bl	8008758 <VL53LX_is_aperture_location>
 80089c2:	4603      	mov	r3, r0
 80089c4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
					(uint8_t)y,
					(uint8_t)x);

				if (is_aperture > 0)
 80089c8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <VL53LX_calc_mm_effective_spads+0x110>
					spad_attenuation = aperture_attenuation;
 80089d0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80089d2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80089d4:	e002      	b.n	80089dc <VL53LX_calc_mm_effective_spads+0x116>
				else
					spad_attenuation = 0x0100;
 80089d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80089da:	847b      	strh	r3, [r7, #34]	@ 0x22



				if (x >= mm_x_ll && x <= mm_x_ur &&
 80089dc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80089e0:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 80089e4:	429a      	cmp	r2, r3
 80089e6:	db19      	blt.n	8008a1c <VL53LX_calc_mm_effective_spads+0x156>
 80089e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80089ec:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 80089f0:	429a      	cmp	r2, r3
 80089f2:	dc13      	bgt.n	8008a1c <VL53LX_calc_mm_effective_spads+0x156>
					y >= mm_y_ll && y <= mm_y_ur)
 80089f4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
				if (x >= mm_x_ll && x <= mm_x_ur &&
 80089f8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80089fc:	429a      	cmp	r2, r3
 80089fe:	db0d      	blt.n	8008a1c <VL53LX_calc_mm_effective_spads+0x156>
					y >= mm_y_ll && y <= mm_y_ur)
 8008a00:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8008a04:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	dc07      	bgt.n	8008a1c <VL53LX_calc_mm_effective_spads+0x156>
					*pmm_inner_effective_spads +=
 8008a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a0e:	881a      	ldrh	r2, [r3, #0]
 8008a10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008a12:	4413      	add	r3, r2
 8008a14:	b29a      	uxth	r2, r3
 8008a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a18:	801a      	strh	r2, [r3, #0]
 8008a1a:	e006      	b.n	8008a2a <VL53LX_calc_mm_effective_spads+0x164>
						spad_attenuation;
				else
					*pmm_outer_effective_spads +=
 8008a1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a1e:	881a      	ldrh	r2, [r3, #0]
 8008a20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008a22:	4413      	add	r3, r2
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a28:	801a      	strh	r2, [r3, #0]
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 8008a2a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	3301      	adds	r3, #1
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008a36:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a3a:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	dd9b      	ble.n	800897a <VL53LX_calc_mm_effective_spads+0xb4>
	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 8008a42:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	3301      	adds	r3, #1
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008a4e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008a52:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8008a56:	429a      	cmp	r2, r3
 8008a58:	dd8c      	ble.n	8008974 <VL53LX_calc_mm_effective_spads+0xae>
						spad_attenuation;
			}
		}
	}
}
 8008a5a:	bf00      	nop
 8008a5c:	bf00      	nop
 8008a5e:	372c      	adds	r7, #44	@ 0x2c
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd90      	pop	{r4, r7, pc}

08008a64 <VL53LX_hist_copy_results_to_sys_and_core>:
void VL53LX_hist_copy_results_to_sys_and_core(
	VL53LX_histogram_bin_data_t      *pbins,
	VL53LX_range_results_t           *phist,
	VL53LX_system_results_t          *psys,
	VL53LX_core_results_t            *pcore)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b086      	sub	sp, #24
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
 8008a70:	603b      	str	r3, [r7, #0]


	uint8_t  i = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");



	VL53LX_init_system_results(psys);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f7fd ffbe 	bl	80069f8 <VL53LX_init_system_results>



	psys->result__interrupt_status = pbins->result__interrupt_status;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f893 2078 	ldrb.w	r2, [r3, #120]	@ 0x78
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	701a      	strb	r2, [r3, #0]
	psys->result__range_status     = phist->active_results;
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	7c9a      	ldrb	r2, [r3, #18]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	705a      	strb	r2, [r3, #1]
	psys->result__report_status    = pbins->result__report_status;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f893 207a 	ldrb.w	r2, [r3, #122]	@ 0x7a
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	709a      	strb	r2, [r3, #2]
	psys->result__stream_count     = pbins->result__stream_count;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f893 207b 	ldrb.w	r2, [r3, #123]	@ 0x7b
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	70da      	strb	r2, [r3, #3]

	pdata = &(phist->VL53LX_p_003[0]);
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	613b      	str	r3, [r7, #16]

	for (i = 0; i < phist->active_results; i++) {
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	75fb      	strb	r3, [r7, #23]
 8008aac:	e06b      	b.n	8008b86 <VL53LX_hist_copy_results_to_sys_and_core+0x122>

		switch (i) {
 8008aae:	7dfb      	ldrb	r3, [r7, #23]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d002      	beq.n	8008aba <VL53LX_hist_copy_results_to_sys_and_core+0x56>
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d034      	beq.n	8008b22 <VL53LX_hist_copy_results_to_sys_and_core+0xbe>
 8008ab8:	e05f      	b.n	8008b7a <VL53LX_hist_copy_results_to_sys_and_core+0x116>
		case 0:
			psys->result__dss_actual_effective_spads_sd0 =
					pdata->VL53LX_p_004;
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	8ada      	ldrh	r2, [r3, #22]
			psys->result__dss_actual_effective_spads_sd0 =
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	809a      	strh	r2, [r3, #4]
			psys->result__peak_signal_count_rate_mcps_sd0 =
					pdata->peak_signal_count_rate_mcps;
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
			psys->result__peak_signal_count_rate_mcps_sd0 =
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	80da      	strh	r2, [r3, #6]
			psys->result__avg_signal_count_rate_mcps_sd0 =
					pdata->avg_signal_count_rate_mcps;
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
			psys->result__avg_signal_count_rate_mcps_sd0 =
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	82da      	strh	r2, [r3, #22]
			psys->result__ambient_count_rate_mcps_sd0 =
					pdata->ambient_count_rate_mcps;
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
			psys->result__ambient_count_rate_mcps_sd0 =
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	811a      	strh	r2, [r3, #8]

			psys->result__sigma_sd0 = pdata->VL53LX_p_002;
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	815a      	strh	r2, [r3, #10]
			psys->result__phase_sd0 = pdata->VL53LX_p_011;
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	819a      	strh	r2, [r3, #12]

			psys->result__final_crosstalk_corrected_range_mm_sd0 =
					(uint16_t)pdata->median_range_mm;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8008af2:	b29a      	uxth	r2, r3
			psys->result__final_crosstalk_corrected_range_mm_sd0 =
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	81da      	strh	r2, [r3, #14]

			psys->result__phase_sd1  = pdata->zero_distance_phase;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	8a9a      	ldrh	r2, [r3, #20]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	841a      	strh	r2, [r3, #32]

			pcore->result_core__ranging_total_events_sd0 =
					pdata->VL53LX_p_017;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
			pcore->result_core__ranging_total_events_sd0 =
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	605a      	str	r2, [r3, #4]
			pcore->result_core__signal_total_events_sd0 =
					pdata->VL53LX_p_010;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
			pcore->result_core__signal_total_events_sd0 =
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	609a      	str	r2, [r3, #8]
			pcore->result_core__total_periods_elapsed_sd0 =
					pdata->total_periods_elapsed;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	699a      	ldr	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd0 =
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	60da      	str	r2, [r3, #12]
			pcore->result_core__ambient_window_events_sd0 =
					pdata->VL53LX_p_016;
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
			pcore->result_core__ambient_window_events_sd0 =
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	601a      	str	r2, [r3, #0]

			break;
 8008b20:	e02b      	b.n	8008b7a <VL53LX_hist_copy_results_to_sys_and_core+0x116>
		case 1:
			psys->result__dss_actual_effective_spads_sd1 =
				pdata->VL53LX_p_004;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	8ada      	ldrh	r2, [r3, #22]
			psys->result__dss_actual_effective_spads_sd1 =
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	831a      	strh	r2, [r3, #24]
			psys->result__peak_signal_count_rate_mcps_sd1 =
				pdata->peak_signal_count_rate_mcps;
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
			psys->result__peak_signal_count_rate_mcps_sd1 =
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	835a      	strh	r2, [r3, #26]
			psys->result__ambient_count_rate_mcps_sd1 =
				pdata->ambient_count_rate_mcps;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
			psys->result__ambient_count_rate_mcps_sd1 =
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	839a      	strh	r2, [r3, #28]

			psys->result__sigma_sd1 = pdata->VL53LX_p_002;
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	83da      	strh	r2, [r3, #30]
			psys->result__phase_sd1 = pdata->VL53LX_p_011;
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	841a      	strh	r2, [r3, #32]

			psys->result__final_crosstalk_corrected_range_mm_sd1 =
				(uint16_t)pdata->median_range_mm;
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8008b52:	b29a      	uxth	r2, r3
			psys->result__final_crosstalk_corrected_range_mm_sd1 =
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	845a      	strh	r2, [r3, #34]	@ 0x22

			pcore->result_core__ranging_total_events_sd1 =
				pdata->VL53LX_p_017;
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
			pcore->result_core__ranging_total_events_sd1 =
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	615a      	str	r2, [r3, #20]
			pcore->result_core__signal_total_events_sd1 =
				pdata->VL53LX_p_010;
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
			pcore->result_core__signal_total_events_sd1 =
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	619a      	str	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd1 =
				pdata->total_periods_elapsed;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	699a      	ldr	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd1 =
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	61da      	str	r2, [r3, #28]
			pcore->result_core__ambient_window_events_sd1 =
				pdata->VL53LX_p_016;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
			pcore->result_core__ambient_window_events_sd1 =
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	611a      	str	r2, [r3, #16]
			break;
 8008b78:	bf00      	nop
		}

		pdata++;
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	334c      	adds	r3, #76	@ 0x4c
 8008b7e:	613b      	str	r3, [r7, #16]
	for (i = 0; i < phist->active_results; i++) {
 8008b80:	7dfb      	ldrb	r3, [r7, #23]
 8008b82:	3301      	adds	r3, #1
 8008b84:	75fb      	strb	r3, [r7, #23]
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	7c9b      	ldrb	r3, [r3, #18]
 8008b8a:	7dfa      	ldrb	r2, [r7, #23]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d38e      	bcc.n	8008aae <VL53LX_hist_copy_results_to_sys_and_core+0x4a>
	}

	LOG_FUNCTION_END(0);

}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	3718      	adds	r7, #24
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}

08008b9a <VL53LX_save_cfg_data>:
}


VL53LX_Error VL53LX_save_cfg_data(
	VL53LX_DEV  Dev)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b089      	sub	sp, #36	@ 0x24
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t  *pdev =
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	3318      	adds	r3, #24
 8008baa:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8008bb2:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_zone_private_dyn_cfg_t *pzone_dyn_cfg;
	VL53LX_dynamic_config_t       *pdynamic = &(pdev->dyn_cfg);
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8008bba:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	pzone_dyn_cfg =
		&(pres->zone_dyn_cfgs.VL53LX_p_003[pdev->ll_state.cfg_zone_id]);
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008bc2:	461a      	mov	r2, r3
	pzone_dyn_cfg =
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	005b      	lsls	r3, r3, #1
 8008bcc:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8008bd0:	697a      	ldr	r2, [r7, #20]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	3302      	adds	r3, #2
 8008bd6:	60fb      	str	r3, [r7, #12]

	pzone_dyn_cfg->expected_stream_count =
			pdev->ll_state.cfg_stream_count;
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
	pzone_dyn_cfg->expected_stream_count =
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	701a      	strb	r2, [r3, #0]

	pzone_dyn_cfg->expected_gph_id =
			pdev->ll_state.cfg_gph_id;
 8008be2:	69bb      	ldr	r3, [r7, #24]
 8008be4:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
	pzone_dyn_cfg->expected_gph_id =
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	705a      	strb	r2, [r3, #1]

	pzone_dyn_cfg->roi_config__user_roi_centre_spad =
		pdynamic->roi_config__user_roi_centre_spad;
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	7bda      	ldrb	r2, [r3, #15]
	pzone_dyn_cfg->roi_config__user_roi_centre_spad =
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	721a      	strb	r2, [r3, #8]

	pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size =
		pdynamic->roi_config__user_roi_requested_global_xy_size;
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	7c1a      	ldrb	r2, [r3, #16]
	pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size =
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	725a      	strb	r2, [r3, #9]

	LOG_FUNCTION_END(status);

	return status;
 8008bfc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3724      	adds	r7, #36	@ 0x24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <VL53LX_dynamic_zone_update>:


VL53LX_Error VL53LX_dynamic_zone_update(
	VL53LX_DEV  Dev,
	VL53LX_range_results_t *presults)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b08b      	sub	sp, #44	@ 0x2c
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8008c16:	2300      	movs	r3, #0
 8008c18:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t  *pdev =
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	3318      	adds	r3, #24
 8008c1e:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8008c26:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8008c2e:	613b      	str	r3, [r7, #16]

	uint8_t   zone_id = pdev->ll_state.rd_zone_id;
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008c36:	73fb      	strb	r3, [r7, #15]
	uint8_t   i;
	uint16_t  max_total_rate_per_spads;
	uint16_t  target_rate =
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	@ 0x2fe
 8008c3e:	81bb      	strh	r3, [r7, #12]
		pdev->stat_cfg.dss_config__target_total_rate_mcps;
	uint32_t  temp = 0xFFFF;
 8008c40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008c44:	623b      	str	r3, [r7, #32]
		pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count;
#endif

	LOG_FUNCTION_START("");

	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count = 0;
 8008c46:	7bfa      	ldrb	r2, [r7, #15]
 8008c48:	6939      	ldr	r1, [r7, #16]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4413      	add	r3, r2
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	440b      	add	r3, r1
 8008c54:	3306      	adds	r3, #6
 8008c56:	2200      	movs	r2, #0
 8008c58:	801a      	strh	r2, [r3, #0]

	trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"    DYNZONEUPDATE: active results: %u\n",
		presults->active_results);

	max_total_rate_per_spads =
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8008c60:	84bb      	strh	r3, [r7, #36]	@ 0x24

	trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"    DYNZONEUPDATE: max total rate per spad at start: %u\n",
		max_total_rate_per_spads);

	for (i = 1; i < presults->active_results; i++) {
 8008c62:	2301      	movs	r3, #1
 8008c64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008c68:	e01a      	b.n	8008ca0 <VL53LX_dynamic_zone_update+0x94>

		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"total rate per spad: %u\n",
		presults->VL53LX_p_003[i].total_rate_per_spad_mcps);

		if (presults->VL53LX_p_003[i].total_rate_per_spad_mcps >
 8008c6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c6e:	683a      	ldr	r2, [r7, #0]
 8008c70:	214c      	movs	r1, #76	@ 0x4c
 8008c72:	fb01 f303 	mul.w	r3, r1, r3
 8008c76:	4413      	add	r3, r2
 8008c78:	334a      	adds	r3, #74	@ 0x4a
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d209      	bcs.n	8008c96 <VL53LX_dynamic_zone_update+0x8a>
			max_total_rate_per_spads)
			max_total_rate_per_spads =
			presults->VL53LX_p_003[i].total_rate_per_spad_mcps;
 8008c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			max_total_rate_per_spads =
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	214c      	movs	r1, #76	@ 0x4c
 8008c8a:	fb01 f303 	mul.w	r3, r1, r3
 8008c8e:	4413      	add	r3, r2
 8008c90:	334a      	adds	r3, #74	@ 0x4a
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (i = 1; i < presults->active_results; i++) {
 8008c96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	7c9b      	ldrb	r3, [r3, #18]
 8008ca4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d3de      	bcc.n	8008c6a <VL53LX_dynamic_zone_update+0x5e>

	}

	if (max_total_rate_per_spads == 0) {
 8008cac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d103      	bne.n	8008cba <VL53LX_dynamic_zone_update+0xae>

		temp = 0xFFFF;
 8008cb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008cb6:	623b      	str	r3, [r7, #32]
 8008cb8:	e00e      	b.n	8008cd8 <VL53LX_dynamic_zone_update+0xcc>
	} else {

		temp = target_rate << 14;
 8008cba:	89bb      	ldrh	r3, [r7, #12]
 8008cbc:	039b      	lsls	r3, r3, #14
 8008cbe:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 1: temp: %u\n",
			temp);


		temp = temp / max_total_rate_per_spads;
 8008cc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cc2:	6a3a      	ldr	r2, [r7, #32]
 8008cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc8:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 2: temp: %u\n",
			temp);


		if (temp > 0xFFFF)
 8008cca:	6a3b      	ldr	r3, [r7, #32]
 8008ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cd0:	d302      	bcc.n	8008cd8 <VL53LX_dynamic_zone_update+0xcc>
			temp = 0xFFFF;
 8008cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008cd6:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 3: temp: %u\n",
			temp);
	}

	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count =
 8008cd8:	7bfa      	ldrb	r2, [r7, #15]
			(uint16_t)temp;
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	b298      	uxth	r0, r3
	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count =
 8008cde:	6939      	ldr	r1, [r7, #16]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	4413      	add	r3, r2
 8008ce6:	005b      	lsls	r3, r3, #1
 8008ce8:	440b      	add	r3, r1
 8008cea:	3306      	adds	r3, #6
 8008cec:	4602      	mov	r2, r0
 8008cee:	801a      	strh	r2, [r3, #0]
		max_total_rate_per_spads,
		eff_spad_cnt);

	LOG_FUNCTION_END(status);

	return status;
 8008cf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	372c      	adds	r7, #44	@ 0x2c
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr

08008d00 <VL53LX_multizone_hist_bins_update>:

VL53LX_Error VL53LX_multizone_hist_bins_update(
	VL53LX_DEV  Dev)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b08a      	sub	sp, #40	@ 0x28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	3318      	adds	r3, #24
 8008d12:	623b      	str	r3, [r7, #32]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	332c      	adds	r3, #44	@ 0x2c
 8008d18:	61fb      	str	r3, [r7, #28]
	VL53LX_zone_config_t *pzone_cfg = &(pdev->zone_cfg);
 8008d1a:	6a3b      	ldr	r3, [r7, #32]
 8008d1c:	33c2      	adds	r3, #194	@ 0xc2
 8008d1e:	61bb      	str	r3, [r7, #24]
	VL53LX_histogram_config_t *phist_cfg = &(pdev->hist_cfg);
 8008d20:	6a3b      	ldr	r3, [r7, #32]
 8008d22:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 8008d26:	617b      	str	r3, [r7, #20]
	VL53LX_histogram_config_t *pmulti_hist =
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	3302      	adds	r3, #2
 8008d2c:	613b      	str	r3, [r7, #16]
			&(pzone_cfg->multizone_hist_cfg);

	uint8_t   next_range_is_odd_timing = (pstate->cfg_stream_count) % 2;
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	785b      	ldrb	r3, [r3, #1]
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 8008d38:	6a3b      	ldr	r3, [r7, #32]
 8008d3a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008d3e:	461a      	mov	r2, r3
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	4413      	add	r3, r2
 8008d44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d11e      	bne.n	8008d8a <VL53LX_multizone_hist_bins_update+0x8a>
		VL53LX_ZONECONFIG_BINCONFIG__LOWAMB) {
		if (!next_range_is_odd_timing) {
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10b      	bne.n	8008d6a <VL53LX_multizone_hist_bins_update+0x6a>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting LOWAMB EVEN timing\n");
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__low_amb_even_bin_0_1;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	785a      	ldrb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__low_amb_even_bin_2_3;
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	789a      	ldrb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__low_amb_even_bin_4_5;
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	78da      	ldrb	r2, [r3, #3]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 8008d6a:	7bfb      	ldrb	r3, [r7, #15]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d05d      	beq.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting LOWAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__low_amb_even_bin_0_1;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	785a      	ldrb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__low_amb_even_bin_2_3;
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	789a      	ldrb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__low_amb_even_bin_4_5;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	78da      	ldrb	r2, [r3, #3]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	719a      	strb	r2, [r3, #6]
 8008d88:	e050      	b.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
		}
	} else if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008d90:	461a      	mov	r2, r3
 8008d92:	69bb      	ldr	r3, [r7, #24]
 8008d94:	4413      	add	r3, r2
 8008d96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008d9a:	2b02      	cmp	r3, #2
 8008d9c:	d11e      	bne.n	8008ddc <VL53LX_multizone_hist_bins_update+0xdc>
		VL53LX_ZONECONFIG_BINCONFIG__MIDAMB) {
		trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting MIDAMB timing\n");
		if (!next_range_is_odd_timing) {
 8008d9e:	7bfb      	ldrb	r3, [r7, #15]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10b      	bne.n	8008dbc <VL53LX_multizone_hist_bins_update+0xbc>
			trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting MIDAMB EVEN timing\n");
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__mid_amb_even_bin_0_1;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	79da      	ldrb	r2, [r3, #7]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__mid_amb_even_bin_2_3;
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	7a1a      	ldrb	r2, [r3, #8]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__mid_amb_even_bin_4_5;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	7a5a      	ldrb	r2, [r3, #9]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d034      	beq.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting MIDAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__mid_amb_even_bin_0_1;
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	79da      	ldrb	r2, [r3, #7]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__mid_amb_even_bin_2_3;
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	7a1a      	ldrb	r2, [r3, #8]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__mid_amb_even_bin_4_5;
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	7a5a      	ldrb	r2, [r3, #9]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	719a      	strb	r2, [r3, #6]
 8008dda:	e027      	b.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
		}
	} else if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008de2:	461a      	mov	r2, r3
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	4413      	add	r3, r2
 8008de8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008dec:	2b03      	cmp	r3, #3
 8008dee:	d11d      	bne.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
			VL53LX_ZONECONFIG_BINCONFIG__HIGHAMB) {
		if (!next_range_is_odd_timing) {
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10b      	bne.n	8008e0e <VL53LX_multizone_hist_bins_update+0x10e>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting HIGHAMB EVEN timing\n"
					);
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__high_amb_even_bin_0_1;
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	7bda      	ldrb	r2, [r3, #15]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__high_amb_even_bin_2_3;
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	7c1a      	ldrb	r2, [r3, #16]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__high_amb_even_bin_4_5;
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	7c5a      	ldrb	r2, [r3, #17]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 8008e0e:	7bfb      	ldrb	r3, [r7, #15]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00b      	beq.n	8008e2c <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting HIGHAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__high_amb_even_bin_0_1;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	7bda      	ldrb	r2, [r3, #15]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__high_amb_even_bin_2_3;
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	7c1a      	ldrb	r2, [r3, #16]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__high_amb_even_bin_4_5;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	7c5a      	ldrb	r2, [r3, #17]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	719a      	strb	r2, [r3, #6]
		}
	}



	if (status == VL53LX_ERROR_NONE) {
 8008e2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d109      	bne.n	8008e48 <VL53LX_multizone_hist_bins_update+0x148>
		VL53LX_copy_hist_bins_to_static_cfg(
 8008e34:	6a3b      	ldr	r3, [r7, #32]
 8008e36:	f203 21fe 	addw	r1, r3, #766	@ 0x2fe
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8008e40:	461a      	mov	r2, r3
 8008e42:	6978      	ldr	r0, [r7, #20]
 8008e44:	f7fd f9ae 	bl	80061a4 <VL53LX_copy_hist_bins_to_static_cfg>
			&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8008e48:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3728      	adds	r7, #40	@ 0x28
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <VL53LX_update_internal_stream_counters>:
VL53LX_Error VL53LX_update_internal_stream_counters(
	VL53LX_DEV  Dev,
	uint8_t     external_stream_count,
	uint8_t    *pinternal_stream_count,
	uint8_t    *pinternal_stream_count_val)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b089      	sub	sp, #36	@ 0x24
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	607a      	str	r2, [r7, #4]
 8008e5e:	603b      	str	r3, [r7, #0]
 8008e60:	460b      	mov	r3, r1
 8008e62:	72fb      	strb	r3, [r7, #11]

	VL53LX_Error status = VL53LX_ERROR_NONE;
 8008e64:	2300      	movs	r3, #0
 8008e66:	77fb      	strb	r3, [r7, #31]
	uint8_t stream_divider;

	VL53LX_LLDriverData_t  *pdev =
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	3318      	adds	r3, #24
 8008e6c:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	stream_divider = pdev->gen_cfg.global_config__stream_divider;
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008e74:	75fb      	strb	r3, [r7, #23]

	if (stream_divider == 0) {
 8008e76:	7dfb      	ldrb	r3, [r7, #23]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d103      	bne.n	8008e84 <VL53LX_update_internal_stream_counters+0x30>


		*pinternal_stream_count = external_stream_count;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	7afa      	ldrb	r2, [r7, #11]
 8008e80:	701a      	strb	r2, [r3, #0]
 8008e82:	e01e      	b.n	8008ec2 <VL53LX_update_internal_stream_counters+0x6e>

	} else if (*pinternal_stream_count_val == (stream_divider-1)) {
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	461a      	mov	r2, r3
 8008e8a:	7dfb      	ldrb	r3, [r7, #23]
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d111      	bne.n	8008eb6 <VL53LX_update_internal_stream_counters+0x62>


		if (*pinternal_stream_count == 0xFF)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	2bff      	cmp	r3, #255	@ 0xff
 8008e98:	d103      	bne.n	8008ea2 <VL53LX_update_internal_stream_counters+0x4e>
			*pinternal_stream_count = 0x80;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2280      	movs	r2, #128	@ 0x80
 8008e9e:	701a      	strb	r2, [r3, #0]
 8008ea0:	e005      	b.n	8008eae <VL53LX_update_internal_stream_counters+0x5a>
		else
			*pinternal_stream_count = *pinternal_stream_count + 1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	701a      	strb	r2, [r3, #0]


		*pinternal_stream_count_val = 0;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	701a      	strb	r2, [r3, #0]
 8008eb4:	e005      	b.n	8008ec2 <VL53LX_update_internal_stream_counters+0x6e>

	} else {


		*pinternal_stream_count_val = *pinternal_stream_count_val + 1;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	b2da      	uxtb	r2, r3
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	701a      	strb	r2, [r3, #0]
		*pinternal_stream_count_val,
		stream_divider);

	LOG_FUNCTION_END(status);

	return status;
 8008ec2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3724      	adds	r7, #36	@ 0x24
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <VL53LX_set_ref_spad_char_config>:
	uint32_t      phasecal_timeout_us,
	uint16_t      total_rate_target_mcps,
	uint16_t      max_count_rate_rtn_limit_mcps,
	uint16_t      min_count_rate_rtn_limit_mcps,
	uint16_t      fast_osc_frequency)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b08a      	sub	sp, #40	@ 0x28
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	607a      	str	r2, [r7, #4]
 8008edc:	461a      	mov	r2, r3
 8008ede:	460b      	mov	r3, r1
 8008ee0:	72fb      	strb	r3, [r7, #11]
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	813b      	strh	r3, [r7, #8]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	3318      	adds	r3, #24
 8008ef0:	61fb      	str	r3, [r7, #28]

	uint8_t buffer[2];

	uint32_t macro_period_us = 0;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	623b      	str	r3, [r7, #32]
	uint32_t timeout_mclks   = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");


	macro_period_us =
		VL53LX_calc_macro_period_us(
 8008efa:	7afa      	ldrb	r2, [r7, #11]
 8008efc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008efe:	4611      	mov	r1, r2
 8008f00:	4618      	mov	r0, r3
 8008f02:	f7fe f950 	bl	80071a6 <VL53LX_calc_macro_period_us>
 8008f06:	6238      	str	r0, [r7, #32]
			fast_osc_frequency,
			vcsel_period_a);
	if (macro_period_us == 0)
 8008f08:	6a3b      	ldr	r3, [r7, #32]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d101      	bne.n	8008f12 <VL53LX_set_ref_spad_char_config+0x40>
		macro_period_us = 1;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	623b      	str	r3, [r7, #32]


	timeout_mclks = phasecal_timeout_us << 12;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	031b      	lsls	r3, r3, #12
 8008f16:	61bb      	str	r3, [r7, #24]
	timeout_mclks = timeout_mclks + (macro_period_us>>1);
 8008f18:	6a3b      	ldr	r3, [r7, #32]
 8008f1a:	085b      	lsrs	r3, r3, #1
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	4413      	add	r3, r2
 8008f20:	61bb      	str	r3, [r7, #24]
	timeout_mclks = timeout_mclks / macro_period_us;
 8008f22:	69ba      	ldr	r2, [r7, #24]
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f2a:	61bb      	str	r3, [r7, #24]

	if (timeout_mclks > 0xFF)
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	2bff      	cmp	r3, #255	@ 0xff
 8008f30:	d904      	bls.n	8008f3c <VL53LX_set_ref_spad_char_config+0x6a>
		pdev->gen_cfg.phasecal_config__timeout_macrop = 0xFF;
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	22ff      	movs	r2, #255	@ 0xff
 8008f36:	f883 2325 	strb.w	r2, [r3, #805]	@ 0x325
 8008f3a:	e004      	b.n	8008f46 <VL53LX_set_ref_spad_char_config+0x74>
	else
		pdev->gen_cfg.phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	b2da      	uxtb	r2, r3
		pdev->gen_cfg.phasecal_config__timeout_macrop =
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	f883 2325 	strb.w	r2, [r3, #805]	@ 0x325

	pdev->tim_cfg.range_config__vcsel_period_a = vcsel_period_a;
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	7afa      	ldrb	r2, [r7, #11]
 8008f4a:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a



	if (status == VL53LX_ERROR_NONE)
 8008f4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10a      	bne.n	8008f6c <VL53LX_set_ref_spad_char_config+0x9a>
		status =
			VL53LX_WrByte(
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	f893 3325 	ldrb.w	r3, [r3, #805]	@ 0x325
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	214b      	movs	r1, #75	@ 0x4b
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f007 f88f 	bl	8010084 <VL53LX_WrByte>
 8008f66:	4603      	mov	r3, r0
 8008f68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_PHASECAL_CONFIG__TIMEOUT_MACROP,
				pdev->gen_cfg.phasecal_config__timeout_macrop);

	if (status == VL53LX_ERROR_NONE)
 8008f6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10a      	bne.n	8008f8a <VL53LX_set_ref_spad_char_config+0xb8>
		status =
			VL53LX_WrByte(
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	2160      	movs	r1, #96	@ 0x60
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f007 f880 	bl	8010084 <VL53LX_WrByte>
 8008f84:	4603      	mov	r3, r0
 8008f86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53LX_RANGE_CONFIG__VCSEL_PERIOD_A,
				pdev->tim_cfg.range_config__vcsel_period_a);



	buffer[0] = pdev->tim_cfg.range_config__vcsel_period_a;
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8008f90:	753b      	strb	r3, [r7, #20]
	buffer[1] = pdev->tim_cfg.range_config__vcsel_period_a;
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8008f98:	757b      	strb	r3, [r7, #21]

	if (status == VL53LX_ERROR_NONE)
 8008f9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d109      	bne.n	8008fb6 <VL53LX_set_ref_spad_char_config+0xe4>
		status =
			VL53LX_WriteMulti(
 8008fa2:	f107 0214 	add.w	r2, r7, #20
 8008fa6:	2302      	movs	r3, #2
 8008fa8:	2178      	movs	r1, #120	@ 0x78
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f006 fffe 	bl	800ffac <VL53LX_WriteMulti>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				buffer,
				2);



	pdev->customer.ref_spad_char__total_rate_target_mcps =
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	893a      	ldrh	r2, [r7, #8]
 8008fba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
			total_rate_target_mcps;

	if (status == VL53LX_ERROR_NONE)
 8008fbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d108      	bne.n	8008fd8 <VL53LX_set_ref_spad_char_config+0x106>
		status =
			VL53LX_WrWord(
 8008fc6:	893b      	ldrh	r3, [r7, #8]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	211c      	movs	r1, #28
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f007 f883 	bl	80100d8 <VL53LX_WrWord>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_REF_SPAD_CHAR__TOTAL_RATE_TARGET_MCPS,
				total_rate_target_mcps);

	if (status == VL53LX_ERROR_NONE)
 8008fd8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d108      	bne.n	8008ff2 <VL53LX_set_ref_spad_char_config+0x120>
		status =
			VL53LX_WrWord(
 8008fe0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	2164      	movs	r1, #100	@ 0x64
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f007 f876 	bl	80100d8 <VL53LX_WrWord>
 8008fec:	4603      	mov	r3, r0
 8008fee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_RANGE_CONFIG__SIGMA_THRESH,
				max_count_rate_rtn_limit_mcps);

	if (status == VL53LX_ERROR_NONE)
 8008ff2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d108      	bne.n	800900c <VL53LX_set_ref_spad_char_config+0x13a>
		status =
			VL53LX_WrWord(
 8008ffa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	2166      	movs	r1, #102	@ 0x66
 8009000:	68f8      	ldr	r0, [r7, #12]
 8009002:	f007 f869 	bl	80100d8 <VL53LX_WrWord>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53LX_RANGE_CONFIG__MIN_COUNT_RATE_RTN_LIMIT_MCPS,
			min_count_rate_rtn_limit_mcps);

	LOG_FUNCTION_END(status);

	return status;
 800900c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009010:	4618      	mov	r0, r3
 8009012:	3728      	adds	r7, #40	@ 0x28
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <VL53LX_dynamic_xtalk_correction_calc_required_samples>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_calc_required_samples(
	VL53LX_DEV                          Dev
	)
{
 8009018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800901c:	b0a2      	sub	sp, #136	@ 0x88
 800901e:	af00      	add	r7, sp, #0
 8009020:	64f8      	str	r0, [r7, #76]	@ 0x4c



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009022:	2300      	movs	r3, #0
 8009024:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800902a:	3318      	adds	r3, #24
 800902c:	673b      	str	r3, [r7, #112]	@ 0x70
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 800902e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009030:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8009034:	66fb      	str	r3, [r7, #108]	@ 0x6c
	VL53LX_smudge_corrector_config_t *pconfig =
 8009036:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009038:	f241 3394 	movw	r3, #5012	@ 0x1394
 800903c:	4413      	add	r3, r2
 800903e:	66bb      	str	r3, [r7, #104]	@ 0x68
				&(pdev->smudge_correct_config);
	VL53LX_smudge_corrector_internals_t *pint =
 8009040:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009042:	f241 33d8 	movw	r3, #5080	@ 0x13d8
 8009046:	4413      	add	r3, r2
 8009048:	667b      	str	r3, [r7, #100]	@ 0x64
				&(pdev->smudge_corrector_internals);

	VL53LX_range_results_t *presults = &(pres->range_results);
 800904a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800904c:	663b      	str	r3, [r7, #96]	@ 0x60
	VL53LX_range_data_t *pxmonitor = &(presults->xmonitor);
 800904e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009050:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8009054:	65fb      	str	r3, [r7, #92]	@ 0x5c

	uint32_t peak_duration_us = pxmonitor->peak_duration_us;
 8009056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009058:	69db      	ldr	r3, [r3, #28]
 800905a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	uint64_t temp64a;
	uint64_t temp64z;

	LOG_FUNCTION_START("");

	temp64a = pxmonitor->VL53LX_p_017 +
 800905e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009060:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
		pxmonitor->VL53LX_p_016;
 8009062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	temp64a = pxmonitor->VL53LX_p_017 +
 8009066:	4413      	add	r3, r2
 8009068:	2200      	movs	r2, #0
 800906a:	461c      	mov	r4, r3
 800906c:	4615      	mov	r5, r2
 800906e:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50
	if (peak_duration_us == 0)
 8009072:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009076:	2b00      	cmp	r3, #0
 8009078:	d103      	bne.n	8009082 <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x6a>
		peak_duration_us = 1000;
 800907a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800907e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	temp64a = do_division_u((temp64a * 1000), peak_duration_us);
 8009082:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8009086:	4622      	mov	r2, r4
 8009088:	462b      	mov	r3, r5
 800908a:	f04f 0000 	mov.w	r0, #0
 800908e:	f04f 0100 	mov.w	r1, #0
 8009092:	0159      	lsls	r1, r3, #5
 8009094:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009098:	0150      	lsls	r0, r2, #5
 800909a:	4602      	mov	r2, r0
 800909c:	460b      	mov	r3, r1
 800909e:	ebb2 0804 	subs.w	r8, r2, r4
 80090a2:	eb63 0905 	sbc.w	r9, r3, r5
 80090a6:	f04f 0200 	mov.w	r2, #0
 80090aa:	f04f 0300 	mov.w	r3, #0
 80090ae:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80090b2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 80090b6:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80090ba:	4690      	mov	r8, r2
 80090bc:	4699      	mov	r9, r3
 80090be:	eb18 0304 	adds.w	r3, r8, r4
 80090c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80090c4:	eb49 0305 	adc.w	r3, r9, r5
 80090c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ca:	f04f 0200 	mov.w	r2, #0
 80090ce:	f04f 0300 	mov.w	r3, #0
 80090d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80090d6:	4629      	mov	r1, r5
 80090d8:	00cb      	lsls	r3, r1, #3
 80090da:	4621      	mov	r1, r4
 80090dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090e0:	4621      	mov	r1, r4
 80090e2:	00ca      	lsls	r2, r1, #3
 80090e4:	4610      	mov	r0, r2
 80090e6:	4619      	mov	r1, r3
 80090e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090ec:	2200      	movs	r2, #0
 80090ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80090f0:	647a      	str	r2, [r7, #68]	@ 0x44
 80090f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80090f6:	f7f7 f99b 	bl	8000430 <__aeabi_uldivmod>
 80090fa:	4602      	mov	r2, r0
 80090fc:	460b      	mov	r3, r1
 80090fe:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	temp64a = do_division_u((temp64a * 1000), peak_duration_us);
 8009102:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8009106:	4622      	mov	r2, r4
 8009108:	462b      	mov	r3, r5
 800910a:	f04f 0000 	mov.w	r0, #0
 800910e:	f04f 0100 	mov.w	r1, #0
 8009112:	0159      	lsls	r1, r3, #5
 8009114:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009118:	0150      	lsls	r0, r2, #5
 800911a:	4602      	mov	r2, r0
 800911c:	460b      	mov	r3, r1
 800911e:	ebb2 0a04 	subs.w	sl, r2, r4
 8009122:	eb63 0b05 	sbc.w	fp, r3, r5
 8009126:	f04f 0200 	mov.w	r2, #0
 800912a:	f04f 0300 	mov.w	r3, #0
 800912e:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009132:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
 8009136:	ea4f 028a 	mov.w	r2, sl, lsl #2
 800913a:	4692      	mov	sl, r2
 800913c:	469b      	mov	fp, r3
 800913e:	eb1a 0304 	adds.w	r3, sl, r4
 8009142:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009144:	eb4b 0305 	adc.w	r3, fp, r5
 8009148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800914a:	f04f 0200 	mov.w	r2, #0
 800914e:	f04f 0300 	mov.w	r3, #0
 8009152:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8009156:	4629      	mov	r1, r5
 8009158:	00cb      	lsls	r3, r1, #3
 800915a:	4621      	mov	r1, r4
 800915c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009160:	4621      	mov	r1, r4
 8009162:	00ca      	lsls	r2, r1, #3
 8009164:	4610      	mov	r0, r2
 8009166:	4619      	mov	r1, r3
 8009168:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800916c:	2200      	movs	r2, #0
 800916e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009170:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009172:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009176:	f7f7 f95b 	bl	8000430 <__aeabi_uldivmod>
 800917a:	4602      	mov	r2, r0
 800917c:	460b      	mov	r3, r1
 800917e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	temp64z = pconfig->noise_margin * pxmonitor->VL53LX_p_004;
 8009182:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009188:	8ad2      	ldrh	r2, [r2, #22]
 800918a:	fb02 f303 	mul.w	r3, r2, r3
 800918e:	2200      	movs	r2, #0
 8009190:	623b      	str	r3, [r7, #32]
 8009192:	627a      	str	r2, [r7, #36]	@ 0x24
 8009194:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009198:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
	if (temp64z == 0)
 800919c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80091a0:	4313      	orrs	r3, r2
 80091a2:	d105      	bne.n	80091b0 <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x198>
		temp64z = 1;
 80091a4:	f04f 0201 	mov.w	r2, #1
 80091a8:	f04f 0300 	mov.w	r3, #0
 80091ac:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	temp64a = temp64a * 1000 * 256;
 80091b0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80091b4:	4602      	mov	r2, r0
 80091b6:	460b      	mov	r3, r1
 80091b8:	f04f 0400 	mov.w	r4, #0
 80091bc:	f04f 0500 	mov.w	r5, #0
 80091c0:	015d      	lsls	r5, r3, #5
 80091c2:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80091c6:	0154      	lsls	r4, r2, #5
 80091c8:	4622      	mov	r2, r4
 80091ca:	462b      	mov	r3, r5
 80091cc:	1a14      	subs	r4, r2, r0
 80091ce:	61bc      	str	r4, [r7, #24]
 80091d0:	eb63 0301 	sbc.w	r3, r3, r1
 80091d4:	61fb      	str	r3, [r7, #28]
 80091d6:	f04f 0200 	mov.w	r2, #0
 80091da:	f04f 0300 	mov.w	r3, #0
 80091de:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80091e2:	464c      	mov	r4, r9
 80091e4:	00a3      	lsls	r3, r4, #2
 80091e6:	4644      	mov	r4, r8
 80091e8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80091ec:	4644      	mov	r4, r8
 80091ee:	00a2      	lsls	r2, r4, #2
 80091f0:	4614      	mov	r4, r2
 80091f2:	461d      	mov	r5, r3
 80091f4:	4623      	mov	r3, r4
 80091f6:	181b      	adds	r3, r3, r0
 80091f8:	613b      	str	r3, [r7, #16]
 80091fa:	462b      	mov	r3, r5
 80091fc:	eb41 0303 	adc.w	r3, r1, r3
 8009200:	617b      	str	r3, [r7, #20]
 8009202:	f04f 0200 	mov.w	r2, #0
 8009206:	f04f 0300 	mov.w	r3, #0
 800920a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800920e:	4629      	mov	r1, r5
 8009210:	02cb      	lsls	r3, r1, #11
 8009212:	4621      	mov	r1, r4
 8009214:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 8009218:	4621      	mov	r1, r4
 800921a:	02ca      	lsls	r2, r1, #11
 800921c:	461c      	mov	r4, r3
 800921e:	4613      	mov	r3, r2
 8009220:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
	temp64a = do_division_u(temp64a, temp64z);
 8009224:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8009228:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800922c:	f7f7 f900 	bl	8000430 <__aeabi_uldivmod>
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	temp64a = temp64a * 1000 * 256;
 8009238:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800923c:	4602      	mov	r2, r0
 800923e:	460b      	mov	r3, r1
 8009240:	f04f 0400 	mov.w	r4, #0
 8009244:	f04f 0500 	mov.w	r5, #0
 8009248:	015d      	lsls	r5, r3, #5
 800924a:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800924e:	0154      	lsls	r4, r2, #5
 8009250:	4622      	mov	r2, r4
 8009252:	462b      	mov	r3, r5
 8009254:	1a14      	subs	r4, r2, r0
 8009256:	60bc      	str	r4, [r7, #8]
 8009258:	eb63 0301 	sbc.w	r3, r3, r1
 800925c:	60fb      	str	r3, [r7, #12]
 800925e:	f04f 0200 	mov.w	r2, #0
 8009262:	f04f 0300 	mov.w	r3, #0
 8009266:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800926a:	464c      	mov	r4, r9
 800926c:	00a3      	lsls	r3, r4, #2
 800926e:	4644      	mov	r4, r8
 8009270:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8009274:	4644      	mov	r4, r8
 8009276:	00a2      	lsls	r2, r4, #2
 8009278:	4614      	mov	r4, r2
 800927a:	461d      	mov	r5, r3
 800927c:	4623      	mov	r3, r4
 800927e:	181b      	adds	r3, r3, r0
 8009280:	603b      	str	r3, [r7, #0]
 8009282:	462b      	mov	r3, r5
 8009284:	eb41 0303 	adc.w	r3, r1, r3
 8009288:	607b      	str	r3, [r7, #4]
 800928a:	f04f 0200 	mov.w	r2, #0
 800928e:	f04f 0300 	mov.w	r3, #0
 8009292:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009296:	4629      	mov	r1, r5
 8009298:	02cb      	lsls	r3, r1, #11
 800929a:	4621      	mov	r1, r4
 800929c:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 80092a0:	4621      	mov	r1, r4
 80092a2:	02ca      	lsls	r2, r1, #11
 80092a4:	461c      	mov	r4, r3
 80092a6:	4613      	mov	r3, r2
 80092a8:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
	temp64a = do_division_u(temp64a, temp64z);
 80092ac:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80092b0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80092b4:	f7f7 f8bc 	bl	8000430 <__aeabi_uldivmod>
 80092b8:	4602      	mov	r2, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	pint->required_samples = (uint32_t)temp64a;
 80092c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80092c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092c4:	605a      	str	r2, [r3, #4]


	if (pint->required_samples < 2)
 80092c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d802      	bhi.n	80092d4 <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x2bc>
		pint->required_samples = 2;
 80092ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092d0:	2202      	movs	r2, #2
 80092d2:	605a      	str	r2, [r3, #4]

	LOG_FUNCTION_END(status);

	return status;
 80092d4:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3788      	adds	r7, #136	@ 0x88
 80092dc:	46bd      	mov	sp, r7
 80092de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080092e4 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>:
	VL53LX_smudge_corrector_config_t	*pconfig,
	VL53LX_smudge_corrector_data_t		*pout,
	uint8_t					add_smudge,
	uint8_t					soft_update
	)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b096      	sub	sp, #88	@ 0x58
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80092f2:	2300      	movs	r3, #0
 80092f4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	3318      	adds	r3, #24
 80092fc:	637b      	str	r3, [r7, #52]	@ 0x34
	int16_t  orig_y_gradient;
	uint8_t  histo_merge_nb;
	uint8_t  i;
	int32_t  itemp32;
	long int SmudgeFactor;
	VL53LX_xtalk_config_t  *pX = &(pdev->xtalk_cfg);
 80092fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009300:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8009304:	633b      	str	r3, [r7, #48]	@ 0x30
	VL53LX_xtalk_calibration_results_t  *pC = &(pdev->xtalk_cal);
 8009306:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009308:	f241 233c 	movw	r3, #4668	@ 0x123c
 800930c:	4413      	add	r3, r2
 800930e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t incXtalk, cval;

	LOG_FUNCTION_START("");


	if (add_smudge == 1) {
 8009310:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8009314:	2b01      	cmp	r3, #1
 8009316:	d107      	bne.n	8009328 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x44>
		pout->algo__crosstalk_compensation_plane_offset_kcps =
			(uint32_t)xtalk_offset_out +
			(uint32_t)pconfig->smudge_margin;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	889b      	ldrh	r3, [r3, #4]
 800931c:	461a      	mov	r2, r3
			(uint32_t)xtalk_offset_out +
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	441a      	add	r2, r3
		pout->algo__crosstalk_compensation_plane_offset_kcps =
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	609a      	str	r2, [r3, #8]
 8009326:	e002      	b.n	800932e <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x4a>
	} else {
		pout->algo__crosstalk_compensation_plane_offset_kcps =
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	68ba      	ldr	r2, [r7, #8]
 800932c:	609a      	str	r2, [r3, #8]
			(uint32_t)xtalk_offset_out;
	}


	orig_xtalk_offset =
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	653b      	str	r3, [r7, #80]	@ 0x50
	pX->nvm_default__crosstalk_compensation_plane_offset_kcps;

	orig_x_gradient =
 8009334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009336:	899b      	ldrh	r3, [r3, #12]
 8009338:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		pX->nvm_default__crosstalk_compensation_x_plane_gradient_kcps;

	orig_y_gradient =
 800933c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933e:	89db      	ldrh	r3, [r3, #14]
 8009340:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		pX->nvm_default__crosstalk_compensation_y_plane_gradient_kcps;

	if (((pconfig->user_scaler_set == 0) ||
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800934a:	2b00      	cmp	r3, #0
 800934c:	d004      	beq.n	8009358 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x74>
		(pconfig->scaler_calc_method == 1)) &&
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if (((pconfig->user_scaler_set == 0) ||
 8009354:	2b01      	cmp	r3, #1
 8009356:	d126      	bne.n	80093a6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xc2>
		(pC->algo__crosstalk_compensation_plane_offset_kcps != 0)) {
 8009358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800935a:	681b      	ldr	r3, [r3, #0]
		(pconfig->scaler_calc_method == 1)) &&
 800935c:	2b00      	cmp	r3, #0
 800935e:	d022      	beq.n	80093a6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xc2>

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 8009360:	f107 0317 	add.w	r3, r7, #23
 8009364:	4619      	mov	r1, r3
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f000 fe66 	bl	800a038 <VL53LX_compute_histo_merge_nb>

		if (histo_merge_nb == 0)
 800936c:	7dfb      	ldrb	r3, [r7, #23]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d101      	bne.n	8009376 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x92>
			histo_merge_nb = 1;
 8009372:	2301      	movs	r3, #1
 8009374:	75fb      	strb	r3, [r7, #23]
		if (pdev->tuning_parms.tp_hist_merge != 1)
 8009376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009378:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800937c:	2b01      	cmp	r3, #1
 800937e:	d003      	beq.n	8009388 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xa4>
			orig_xtalk_offset =
 8009380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	653b      	str	r3, [r7, #80]	@ 0x50
 8009386:	e006      	b.n	8009396 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xb2>
			pC->algo__crosstalk_compensation_plane_offset_kcps;
		else
			orig_xtalk_offset =
			pC->algo__xtalk_cpo_HistoMerge_kcps[histo_merge_nb-1];
 8009388:	7dfb      	ldrb	r3, [r7, #23]
 800938a:	1e5a      	subs	r2, r3, #1
			orig_xtalk_offset =
 800938c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938e:	3202      	adds	r2, #2
 8009390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009394:	653b      	str	r3, [r7, #80]	@ 0x50

		orig_x_gradient =
 8009396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009398:	889b      	ldrh	r3, [r3, #4]
 800939a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
			pC->algo__crosstalk_compensation_x_plane_gradient_kcps;

		orig_y_gradient =
 800939e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a0:	88db      	ldrh	r3, [r3, #6]
 80093a2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			pC->algo__crosstalk_compensation_y_plane_gradient_kcps;
	}


	if ((pconfig->user_scaler_set == 0) && (orig_x_gradient == 0))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10a      	bne.n	80093c6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xe2>
 80093b0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d106      	bne.n	80093c6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xe2>
		pout->gradient_zero_flag |= 0x01;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	795b      	ldrb	r3, [r3, #5]
 80093bc:	f043 0301 	orr.w	r3, r3, #1
 80093c0:	b2da      	uxtb	r2, r3
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	715a      	strb	r2, [r3, #5]

	if ((pconfig->user_scaler_set == 0) && (orig_y_gradient == 0))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d10a      	bne.n	80093e6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x102>
 80093d0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d106      	bne.n	80093e6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x102>
		pout->gradient_zero_flag |= 0x02;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	795b      	ldrb	r3, [r3, #5]
 80093dc:	f043 0302 	orr.w	r3, r3, #2
 80093e0:	b2da      	uxtb	r2, r3
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	715a      	strb	r2, [r3, #5]



	if (orig_xtalk_offset == 0)
 80093e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d101      	bne.n	80093f0 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x10c>
		orig_xtalk_offset = 1;
 80093ec:	2301      	movs	r3, #1
 80093ee:	653b      	str	r3, [r7, #80]	@ 0x50



	if (pconfig->user_scaler_set == 1) {
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d108      	bne.n	800940c <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x128>
		x_gradient_scaler = pconfig->x_gradient_scaler;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093fe:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		y_gradient_scaler = pconfig->y_gradient_scaler;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009406:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 800940a:	e017      	b.n	800943c <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x158>
	} else {

		x_gradient_scaler = (int16_t)do_division_s(
 800940c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8009410:	019a      	lsls	r2, r3, #6
 8009412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009414:	fbb2 f3f3 	udiv	r3, r2, r3
 8009418:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
				(((int32_t)orig_x_gradient) << 6),
				orig_xtalk_offset);
		pconfig->x_gradient_scaler = x_gradient_scaler;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8009422:	855a      	strh	r2, [r3, #42]	@ 0x2a
		y_gradient_scaler = (int16_t)do_division_s(
 8009424:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8009428:	019a      	lsls	r2, r3, #6
 800942a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800942c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009430:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
				(((int32_t)orig_y_gradient) << 6),
				orig_xtalk_offset);
		pconfig->y_gradient_scaler = y_gradient_scaler;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800943a:	859a      	strh	r2, [r3, #44]	@ 0x2c
	}



	if (pconfig->scaler_calc_method == 0) {
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009442:	2b00      	cmp	r3, #0
 8009444:	d12a      	bne.n	800949c <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1b8>


		itemp32 = (int32_t)(
			pout->algo__crosstalk_compensation_plane_offset_kcps *
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f9b7 2056 	ldrsh.w	r2, [r7, #86]	@ 0x56
 800944e:	fb02 f303 	mul.w	r3, r2, r3
		itemp32 = (int32_t)(
 8009452:	647b      	str	r3, [r7, #68]	@ 0x44
				x_gradient_scaler);
		itemp32 = itemp32 >> 6;
 8009454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009456:	119b      	asrs	r3, r3, #6
 8009458:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800945a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800945c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009460:	db02      	blt.n	8009468 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x184>
			itemp32 = 0xFFFF;
 8009462:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009466:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
			(int16_t)itemp32;
 8009468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800946a:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	819a      	strh	r2, [r3, #12]

		itemp32 = (int32_t)(
			pout->algo__crosstalk_compensation_plane_offset_kcps *
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f9b7 2054 	ldrsh.w	r2, [r7, #84]	@ 0x54
 8009478:	fb02 f303 	mul.w	r3, r2, r3
		itemp32 = (int32_t)(
 800947c:	647b      	str	r3, [r7, #68]	@ 0x44
				y_gradient_scaler);
		itemp32 = itemp32 >> 6;
 800947e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009480:	119b      	asrs	r3, r3, #6
 8009482:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 8009484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009486:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800948a:	db02      	blt.n	8009492 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1ae>
			itemp32 = 0xFFFF;
 800948c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009490:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
			(int16_t)itemp32;
 8009492:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009494:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	81da      	strh	r2, [r3, #14]
 800949a:	e042      	b.n	8009522 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x23e>
	} else if (pconfig->scaler_calc_method == 1) {
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d13d      	bne.n	8009522 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x23e>


		itemp32 = (int32_t)(orig_xtalk_offset -
			pout->algo__crosstalk_compensation_plane_offset_kcps);
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	689b      	ldr	r3, [r3, #8]
		itemp32 = (int32_t)(orig_xtalk_offset -
 80094aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80094ac:	1ad3      	subs	r3, r2, r3
 80094ae:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = (int32_t)(do_division_s(itemp32, 16));
 80094b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	da00      	bge.n	80094b8 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1d4>
 80094b6:	330f      	adds	r3, #15
 80094b8:	111b      	asrs	r3, r3, #4
 80094ba:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 << 2;
 80094bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 + (int32_t)(orig_x_gradient);
 80094c2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80094c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094c8:	4413      	add	r3, r2
 80094ca:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 80094cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094d2:	db02      	blt.n	80094da <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1f6>
			itemp32 = 0xFFFF;
 80094d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80094d8:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
			(int16_t)itemp32;
 80094da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094dc:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	819a      	strh	r2, [r3, #12]

		itemp32 = (int32_t)(orig_xtalk_offset -
			pout->algo__crosstalk_compensation_plane_offset_kcps);
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	689b      	ldr	r3, [r3, #8]
		itemp32 = (int32_t)(orig_xtalk_offset -
 80094e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80094e8:	1ad3      	subs	r3, r2, r3
 80094ea:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = (int32_t)(do_division_s(itemp32, 80));
 80094ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094ee:	4a55      	ldr	r2, [pc, #340]	@ (8009644 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x360>)
 80094f0:	fb82 1203 	smull	r1, r2, r2, r3
 80094f4:	1152      	asrs	r2, r2, #5
 80094f6:	17db      	asrs	r3, r3, #31
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 << 2;
 80094fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 + (int32_t)(orig_y_gradient);
 8009502:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8009506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009508:	4413      	add	r3, r2
 800950a:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800950c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800950e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009512:	db02      	blt.n	800951a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x236>
			itemp32 = 0xFFFF;
 8009514:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009518:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
			(int16_t)itemp32;
 800951a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800951c:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	81da      	strh	r2, [r3, #14]
	}


	if ((pconfig->smudge_corr_apply_enabled == 1) &&
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	785b      	ldrb	r3, [r3, #1]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d17f      	bne.n	800962a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>
 800952a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800952e:	2b01      	cmp	r3, #1
 8009530:	d07b      	beq.n	800962a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>
		(soft_update != 1)) {

		pout->new_xtalk_applied_flag = 1;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	2201      	movs	r2, #1
 8009536:	719a      	strb	r2, [r3, #6]
		nXtalk = pout->algo__crosstalk_compensation_plane_offset_kcps;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	62bb      	str	r3, [r7, #40]	@ 0x28

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 800953e:	f107 0317 	add.w	r3, r7, #23
 8009542:	4619      	mov	r1, r3
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 fd77 	bl	800a038 <VL53LX_compute_histo_merge_nb>
		max = pdev->tuning_parms.tp_hist_merge_max_size;
 800954a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954c:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8009550:	627b      	str	r3, [r7, #36]	@ 0x24
		pcpo = &(pC->algo__xtalk_cpo_HistoMerge_kcps[0]);
 8009552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009554:	3308      	adds	r3, #8
 8009556:	643b      	str	r3, [r7, #64]	@ 0x40
		if ((histo_merge_nb > 0) &&
 8009558:	7dfb      	ldrb	r3, [r7, #23]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d049      	beq.n	80095f2 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(pdev->tuning_parms.tp_hist_merge == 1) &&
 800955e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009560:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
		if ((histo_merge_nb > 0) &&
 8009564:	2b01      	cmp	r3, #1
 8009566:	d144      	bne.n	80095f2 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(pdev->tuning_parms.tp_hist_merge == 1) &&
 8009568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800956a:	2b00      	cmp	r3, #0
 800956c:	d041      	beq.n	80095f2 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(nXtalk != 0)) {
			cXtalk =
 800956e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	623b      	str	r3, [r7, #32]
			pX->algo__crosstalk_compensation_plane_offset_kcps;
			SmudgeFactor = ((long int)(nXtalk) - (long int)(cXtalk))/512;
 8009574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009576:	6a3b      	ldr	r3, [r7, #32]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	da01      	bge.n	8009582 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x29e>
 800957e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009582:	125b      	asrs	r3, r3, #9
 8009584:	61fb      	str	r3, [r7, #28]
			if ((max ==  0)||
 8009586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009588:	2b00      	cmp	r3, #0
 800958a:	d005      	beq.n	8009598 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2b4>
				(SmudgeFactor >= (long int)(pconfig->max_smudge_factor)))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009590:	461a      	mov	r2, r3
			if ((max ==  0)||
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	4293      	cmp	r3, r2
 8009596:	db03      	blt.n	80095a0 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2bc>
				pout->new_xtalk_applied_flag = 0;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	2200      	movs	r2, #0
 800959c:	719a      	strb	r2, [r3, #6]
 800959e:	e028      	b.n	80095f2 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			else {
				incXtalk = nXtalk / max;
 80095a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095a8:	61bb      	str	r3, [r7, #24]
				cval = 0;
 80095aa:	2300      	movs	r3, #0
 80095ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
				for (i = 0; i < max-1; i++) {
 80095ae:	2300      	movs	r3, #0
 80095b0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80095b4:	e014      	b.n	80095e0 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2fc>
					cval += incXtalk;
 80095b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	4413      	add	r3, r2
 80095bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
					*pcpo = cval + cval/100;
 80095be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c0:	4a21      	ldr	r2, [pc, #132]	@ (8009648 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x364>)
 80095c2:	fba2 2303 	umull	r2, r3, r2, r3
 80095c6:	095a      	lsrs	r2, r3, #5
 80095c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ca:	441a      	add	r2, r3
 80095cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ce:	601a      	str	r2, [r3, #0]
					pcpo++;
 80095d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095d2:	3304      	adds	r3, #4
 80095d4:	643b      	str	r3, [r7, #64]	@ 0x40
				for (i = 0; i < max-1; i++) {
 80095d6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80095da:	3301      	adds	r3, #1
 80095dc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80095e0:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 80095e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e6:	3b01      	subs	r3, #1
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d3e4      	bcc.n	80095b6 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2d2>
				}
				*pcpo = nXtalk;
 80095ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095f0:	601a      	str	r2, [r3, #0]
			}
		}
		if (pout->new_xtalk_applied_flag) {
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	799b      	ldrb	r3, [r3, #6]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d017      	beq.n	800962a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>

		pX->algo__crosstalk_compensation_plane_offset_kcps =
		pout->algo__crosstalk_compensation_plane_offset_kcps;
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	689a      	ldr	r2, [r3, #8]
		pX->algo__crosstalk_compensation_plane_offset_kcps =
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	601a      	str	r2, [r3, #0]
		pX->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
		pX->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8009608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960a:	809a      	strh	r2, [r3, #4]
		pX->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
		pX->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	80da      	strh	r2, [r3, #6]

		if (pconfig->smudge_corr_single_apply == 1) {
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	789b      	ldrb	r3, [r3, #2]
 800961a:	2b01      	cmp	r3, #1
 800961c:	d105      	bne.n	800962a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>

			pconfig->smudge_corr_apply_enabled = 0;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	705a      	strb	r2, [r3, #1]
			pconfig->smudge_corr_single_apply = 0;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	709a      	strb	r2, [r3, #2]
		}
		}
	}


	if (soft_update != 1)
 800962a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800962e:	2b01      	cmp	r3, #1
 8009630:	d002      	beq.n	8009638 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x354>
		pout->smudge_corr_valid = 1;
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	2201      	movs	r2, #1
 8009636:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8009638:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
}
 800963c:	4618      	mov	r0, r3
 800963e:	3758      	adds	r7, #88	@ 0x58
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}
 8009644:	66666667 	.word	0x66666667
 8009648:	51eb851f 	.word	0x51eb851f

0800964c <VL53LX_dynamic_xtalk_correction_corrector>:
#define CONT_NEXT_LOOP	1
#define CONT_RESET	2
VL53LX_Error VL53LX_dynamic_xtalk_correction_corrector(
	VL53LX_DEV                          Dev
	)
{
 800964c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009650:	b0a2      	sub	sp, #136	@ 0x88
 8009652:	af02      	add	r7, sp, #8
 8009654:	6278      	str	r0, [r7, #36]	@ 0x24



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009656:	2300      	movs	r3, #0
 8009658:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800965c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965e:	3318      	adds	r3, #24
 8009660:	66bb      	str	r3, [r7, #104]	@ 0x68
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 8009662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009664:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8009668:	667b      	str	r3, [r7, #100]	@ 0x64
	VL53LX_smudge_corrector_config_t *pconfig =
 800966a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800966c:	f241 3394 	movw	r3, #5012	@ 0x1394
 8009670:	4413      	add	r3, r2
 8009672:	663b      	str	r3, [r7, #96]	@ 0x60
				&(pdev->smudge_correct_config);
	VL53LX_smudge_corrector_internals_t *pint =
 8009674:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009676:	f241 33d8 	movw	r3, #5080	@ 0x13d8
 800967a:	4413      	add	r3, r2
 800967c:	65fb      	str	r3, [r7, #92]	@ 0x5c
				&(pdev->smudge_corrector_internals);
	VL53LX_smudge_corrector_data_t *pout =
 800967e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009680:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8009684:	65bb      	str	r3, [r7, #88]	@ 0x58
			&(pres->range_results.smudge_corrector_data);
	VL53LX_range_results_t  *pR = &(pres->range_results);
 8009686:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009688:	657b      	str	r3, [r7, #84]	@ 0x54
	VL53LX_xtalk_config_t  *pX = &(pdev->xtalk_cfg);
 800968a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800968c:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8009690:	653b      	str	r3, [r7, #80]	@ 0x50

	uint8_t	run_smudge_detection = 0;
 8009692:	2300      	movs	r3, #0
 8009694:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	uint8_t merging_complete = 0;
 8009698:	2300      	movs	r3, #0
 800969a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	uint8_t	run_nodetect = 0;
 800969e:	2300      	movs	r3, #0
 80096a0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	uint8_t ambient_check = 0;
 80096a4:	2300      	movs	r3, #0
 80096a6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	int32_t itemp32 = 0;
 80096aa:	2300      	movs	r3, #0
 80096ac:	67bb      	str	r3, [r7, #120]	@ 0x78
	uint64_t utemp64 = 0;
 80096ae:	f04f 0200 	mov.w	r2, #0
 80096b2:	f04f 0300 	mov.w	r3, #0
 80096b6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	uint8_t continue_processing = CONT_CONTINUE;
 80096ba:	2300      	movs	r3, #0
 80096bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint32_t xtalk_offset_out = 0;
 80096c0:	2300      	movs	r3, #0
 80096c2:	673b      	str	r3, [r7, #112]	@ 0x70
	uint32_t xtalk_offset_in = 0;
 80096c4:	2300      	movs	r3, #0
 80096c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t current_xtalk = 0;
 80096c8:	2300      	movs	r3, #0
 80096ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t smudge_margin_adjusted = 0;
 80096cc:	2300      	movs	r3, #0
 80096ce:	637b      	str	r3, [r7, #52]	@ 0x34
	uint8_t i = 0;
 80096d0:	2300      	movs	r3, #0
 80096d2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	uint8_t nodetect_index = 0;
 80096d6:	2300      	movs	r3, #0
 80096d8:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	uint8_t histo_merge_nb;


	LOG_FUNCTION_START("");

	VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 80096dc:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80096e0:	4619      	mov	r1, r3
 80096e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096e4:	f000 fca8 	bl	800a038 <VL53LX_compute_histo_merge_nb>
	if ((histo_merge_nb == 0) ||
 80096e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d004      	beq.n	80096fa <VL53LX_dynamic_xtalk_correction_corrector+0xae>
		(pdev->tuning_parms.tp_hist_merge != 1))
 80096f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096f2:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
	if ((histo_merge_nb == 0) ||
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d002      	beq.n	8009700 <VL53LX_dynamic_xtalk_correction_corrector+0xb4>
		histo_merge_nb = 1;
 80096fa:	2301      	movs	r3, #1
 80096fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b


	VL53LX_dynamic_xtalk_correction_output_init(pres);
 8009700:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8009702:	f000 fb1b 	bl	8009d3c <VL53LX_dynamic_xtalk_correction_output_init>


	ambient_check = (pconfig->smudge_corr_ambient_threshold == 0) ||
 8009706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00a      	beq.n	8009724 <VL53LX_dynamic_xtalk_correction_corrector+0xd8>
		((pconfig->smudge_corr_ambient_threshold * histo_merge_nb)  >
 800970e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009710:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009712:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009716:	fb03 f202 	mul.w	r2, r3, r2
		((uint32_t)pR->xmonitor.ambient_count_rate_mcps));
 800971a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800971c:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
	ambient_check = (pconfig->smudge_corr_ambient_threshold == 0) ||
 8009720:	429a      	cmp	r2, r3
 8009722:	d901      	bls.n	8009728 <VL53LX_dynamic_xtalk_correction_corrector+0xdc>
 8009724:	2301      	movs	r3, #1
 8009726:	e000      	b.n	800972a <VL53LX_dynamic_xtalk_correction_corrector+0xde>
 8009728:	2300      	movs	r3, #0
 800972a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d


	merging_complete =
		((pdev->tuning_parms.tp_hist_merge != 1) ||
 800972e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009730:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8009734:	2b01      	cmp	r3, #1
 8009736:	d106      	bne.n	8009746 <VL53LX_dynamic_xtalk_correction_corrector+0xfa>
		(histo_merge_nb == pdev->tuning_parms.tp_hist_merge_max_size));
 8009738:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800973a:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 800973e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
		((pdev->tuning_parms.tp_hist_merge != 1) ||
 8009742:	429a      	cmp	r2, r3
 8009744:	d101      	bne.n	800974a <VL53LX_dynamic_xtalk_correction_corrector+0xfe>
 8009746:	2301      	movs	r3, #1
 8009748:	e000      	b.n	800974c <VL53LX_dynamic_xtalk_correction_corrector+0x100>
 800974a:	2300      	movs	r3, #0
	merging_complete =
 800974c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	run_smudge_detection =
		(pconfig->smudge_corr_enabled == 1) &&
 8009750:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009752:	781b      	ldrb	r3, [r3, #0]
		ambient_check &&
		(pR->xmonitor.range_status
			== VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 8009754:	2b01      	cmp	r3, #1
 8009756:	d10e      	bne.n	8009776 <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
		(pconfig->smudge_corr_enabled == 1) &&
 8009758:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800975c:	2b00      	cmp	r3, #0
 800975e:	d00a      	beq.n	8009776 <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
		(pR->xmonitor.range_status
 8009760:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009762:	f893 318e 	ldrb.w	r3, [r3, #398]	@ 0x18e
		ambient_check &&
 8009766:	2b09      	cmp	r3, #9
 8009768:	d105      	bne.n	8009776 <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
			== VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 800976a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800976e:	2b00      	cmp	r3, #0
 8009770:	d001      	beq.n	8009776 <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
 8009772:	2301      	movs	r3, #1
 8009774:	e000      	b.n	8009778 <VL53LX_dynamic_xtalk_correction_corrector+0x12c>
 8009776:	2300      	movs	r3, #0
	run_smudge_detection =
 8009778:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		merging_complete;


	if ((pR->xmonitor.range_status
 800977c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800977e:	f893 318e 	ldrb.w	r3, [r3, #398]	@ 0x18e
 8009782:	2b09      	cmp	r3, #9
 8009784:	f000 80a6 	beq.w	80098d4 <VL53LX_dynamic_xtalk_correction_corrector+0x288>
		!= VL53LX_DEVICEERROR_RANGECOMPLETE) &&
			(pconfig->smudge_corr_enabled == 1)) {
 8009788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800978a:	781b      	ldrb	r3, [r3, #0]
		!= VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 800978c:	2b01      	cmp	r3, #1
 800978e:	f040 80a1 	bne.w	80098d4 <VL53LX_dynamic_xtalk_correction_corrector+0x288>

		run_nodetect = 2;
 8009792:	2302      	movs	r3, #2
 8009794:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		for (i = 0; i < pR->active_results; i++) {
 8009798:	2300      	movs	r3, #0
 800979a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800979e:	e02d      	b.n	80097fc <VL53LX_dynamic_xtalk_correction_corrector+0x1b0>
			if (pR->VL53LX_p_003[i].range_status ==
 80097a0:	f897 106f 	ldrb.w	r1, [r7, #111]	@ 0x6f
 80097a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097a6:	234c      	movs	r3, #76	@ 0x4c
 80097a8:	fb01 f303 	mul.w	r3, r1, r3
 80097ac:	4413      	add	r3, r2
 80097ae:	335e      	adds	r3, #94	@ 0x5e
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	2b09      	cmp	r3, #9
 80097b4:	d11d      	bne.n	80097f2 <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
				VL53LX_DEVICEERROR_RANGECOMPLETE) {
				if (pR->VL53LX_p_003[i].median_range_mm
 80097b6:	f897 106f 	ldrb.w	r1, [r7, #111]	@ 0x6f
 80097ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097bc:	234c      	movs	r3, #76	@ 0x4c
 80097be:	fb01 f303 	mul.w	r3, r1, r3
 80097c2:	4413      	add	r3, r2
 80097c4:	335a      	adds	r3, #90	@ 0x5a
 80097c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097ca:	461a      	mov	r2, r3
						<=
					pconfig->nodetect_min_range_mm) {
 80097cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097ce:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
				if (pR->VL53LX_p_003[i].median_range_mm
 80097d0:	429a      	cmp	r2, r3
 80097d2:	dc03      	bgt.n	80097dc <VL53LX_dynamic_xtalk_correction_corrector+0x190>
					run_nodetect = 0;
 80097d4:	2300      	movs	r3, #0
 80097d6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80097da:	e00a      	b.n	80097f2 <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
				} else {
					if (run_nodetect == 2) {
 80097dc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d106      	bne.n	80097f2 <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
						run_nodetect = 1;
 80097e4:	2301      	movs	r3, #1
 80097e6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						nodetect_index = i;
 80097ea:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80097ee:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
		for (i = 0; i < pR->active_results; i++) {
 80097f2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80097f6:	3301      	adds	r3, #1
 80097f8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80097fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097fe:	7c9a      	ldrb	r2, [r3, #18]
 8009800:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8009804:	4293      	cmp	r3, r2
 8009806:	d3cb      	bcc.n	80097a0 <VL53LX_dynamic_xtalk_correction_corrector+0x154>
					}
				}
			}
		}

		if (run_nodetect == 2)
 8009808:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800980c:	2b02      	cmp	r3, #2
 800980e:	d102      	bne.n	8009816 <VL53LX_dynamic_xtalk_correction_corrector+0x1ca>

			run_nodetect = 0;
 8009810:	2300      	movs	r3, #0
 8009812:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

		amr =
		pR->VL53LX_p_003[nodetect_index].ambient_count_rate_mcps;
 8009816:	f897 106e 	ldrb.w	r1, [r7, #110]	@ 0x6e
		amr =
 800981a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800981c:	234c      	movs	r3, #76	@ 0x4c
 800981e:	fb01 f303 	mul.w	r3, r1, r3
 8009822:	4413      	add	r3, r2
 8009824:	3348      	adds	r3, #72	@ 0x48
 8009826:	881b      	ldrh	r3, [r3, #0]
 8009828:	867b      	strh	r3, [r7, #50]	@ 0x32

		if (run_nodetect == 1) {
 800982a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800982e:	2b01      	cmp	r3, #1
 8009830:	d150      	bne.n	80098d4 <VL53LX_dynamic_xtalk_correction_corrector+0x288>




			utemp64 = 1000 * ((uint64_t)amr);
 8009832:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009834:	2200      	movs	r2, #0
 8009836:	469a      	mov	sl, r3
 8009838:	4693      	mov	fp, r2
 800983a:	4652      	mov	r2, sl
 800983c:	465b      	mov	r3, fp
 800983e:	f04f 0000 	mov.w	r0, #0
 8009842:	f04f 0100 	mov.w	r1, #0
 8009846:	0159      	lsls	r1, r3, #5
 8009848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800984c:	0150      	lsls	r0, r2, #5
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	ebb2 040a 	subs.w	r4, r2, sl
 8009856:	eb63 050b 	sbc.w	r5, r3, fp
 800985a:	f04f 0200 	mov.w	r2, #0
 800985e:	f04f 0300 	mov.w	r3, #0
 8009862:	00ab      	lsls	r3, r5, #2
 8009864:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8009868:	00a2      	lsls	r2, r4, #2
 800986a:	4614      	mov	r4, r2
 800986c:	461d      	mov	r5, r3
 800986e:	eb14 080a 	adds.w	r8, r4, sl
 8009872:	eb45 090b 	adc.w	r9, r5, fp
 8009876:	f04f 0200 	mov.w	r2, #0
 800987a:	f04f 0300 	mov.w	r3, #0
 800987e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009882:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009886:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800988a:	4690      	mov	r8, r2
 800988c:	4699      	mov	r9, r3
 800988e:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40


			utemp64 = utemp64 << 9;
 8009892:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8009896:	f04f 0200 	mov.w	r2, #0
 800989a:	f04f 0300 	mov.w	r3, #0
 800989e:	024b      	lsls	r3, r1, #9
 80098a0:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80098a4:	0242      	lsls	r2, r0, #9
 80098a6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40


			if (utemp64 < pconfig->nodetect_ambient_threshold)
 80098aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ae:	2200      	movs	r2, #0
 80098b0:	61bb      	str	r3, [r7, #24]
 80098b2:	61fa      	str	r2, [r7, #28]
 80098b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80098b8:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80098bc:	4621      	mov	r1, r4
 80098be:	428a      	cmp	r2, r1
 80098c0:	4629      	mov	r1, r5
 80098c2:	418b      	sbcs	r3, r1
 80098c4:	d203      	bcs.n	80098ce <VL53LX_dynamic_xtalk_correction_corrector+0x282>
				run_nodetect = 1;
 80098c6:	2301      	movs	r3, #1
 80098c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80098cc:	e002      	b.n	80098d4 <VL53LX_dynamic_xtalk_correction_corrector+0x288>
			else
				run_nodetect = 0;
 80098ce:	2300      	movs	r3, #0
 80098d0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

		}
	}


	if (run_smudge_detection) {
 80098d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f000 810b 	beq.w	8009af4 <VL53LX_dynamic_xtalk_correction_corrector+0x4a8>

		pint->nodetect_counter = 0;
 80098de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098e0:	2200      	movs	r2, #0
 80098e2:	611a      	str	r2, [r3, #16]


		VL53LX_dynamic_xtalk_correction_calc_required_samples(Dev);
 80098e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80098e6:	f7ff fb97 	bl	8009018 <VL53LX_dynamic_xtalk_correction_calc_required_samples>


		xtalk_offset_in =
 80098ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098ec:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 80098f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
			pR->xmonitor.VL53LX_p_009;


		cco = pX->algo__crosstalk_compensation_plane_offset_kcps;
 80098f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		current_xtalk = ((uint32_t)cco) << 2;
 80098f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	63bb      	str	r3, [r7, #56]	@ 0x38


		smudge_margin_adjusted =
				((uint32_t)(pconfig->smudge_margin)) << 2;
 80098fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009900:	889b      	ldrh	r3, [r3, #4]
		smudge_margin_adjusted =
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	637b      	str	r3, [r7, #52]	@ 0x34


		itemp32 = xtalk_offset_in - current_xtalk +
 8009906:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990a:	1ad2      	subs	r2, r2, r3
 800990c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800990e:	4413      	add	r3, r2
 8009910:	67bb      	str	r3, [r7, #120]	@ 0x78
			smudge_margin_adjusted;

		if (itemp32 < 0)
 8009912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009914:	2b00      	cmp	r3, #0
 8009916:	da02      	bge.n	800991e <VL53LX_dynamic_xtalk_correction_corrector+0x2d2>
			itemp32 = itemp32 * (-1);
 8009918:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800991a:	425b      	negs	r3, r3
 800991c:	67bb      	str	r3, [r7, #120]	@ 0x78


		if (itemp32 > ((int32_t)pconfig->single_xtalk_delta)) {
 800991e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009920:	699b      	ldr	r3, [r3, #24]
 8009922:	461a      	mov	r2, r3
 8009924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009926:	4293      	cmp	r3, r2
 8009928:	dd0c      	ble.n	8009944 <VL53LX_dynamic_xtalk_correction_corrector+0x2f8>
			if ((int32_t)xtalk_offset_in >
				((int32_t)current_xtalk -
 800992a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
					(int32_t)smudge_margin_adjusted)) {
 800992c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				((int32_t)current_xtalk -
 800992e:	1ad2      	subs	r2, r2, r3
			if ((int32_t)xtalk_offset_in >
 8009930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009932:	429a      	cmp	r2, r3
 8009934:	da03      	bge.n	800993e <VL53LX_dynamic_xtalk_correction_corrector+0x2f2>
				pout->single_xtalk_delta_flag = 1;
 8009936:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009938:	2201      	movs	r2, #1
 800993a:	709a      	strb	r2, [r3, #2]
 800993c:	e002      	b.n	8009944 <VL53LX_dynamic_xtalk_correction_corrector+0x2f8>
			} else {
				pout->single_xtalk_delta_flag = 2;
 800993e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009940:	2202      	movs	r2, #2
 8009942:	709a      	strb	r2, [r3, #2]
			}
		}


		pint->current_samples = pint->current_samples + 1;
 8009944:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800994c:	601a      	str	r2, [r3, #0]


		if (pint->current_samples > pconfig->sample_limit) {
 800994e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	429a      	cmp	r2, r3
 8009958:	d906      	bls.n	8009968 <VL53LX_dynamic_xtalk_correction_corrector+0x31c>
			pout->sample_limit_exceeded_flag = 1;
 800995a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800995c:	2201      	movs	r2, #1
 800995e:	711a      	strb	r2, [r3, #4]
			continue_processing = CONT_RESET;
 8009960:	2302      	movs	r3, #2
 8009962:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009966:	e014      	b.n	8009992 <VL53LX_dynamic_xtalk_correction_corrector+0x346>
		} else {
			pint->accumulator = pint->accumulator +
 8009968:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800996a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800996e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009970:	2000      	movs	r0, #0
 8009972:	6139      	str	r1, [r7, #16]
 8009974:	6178      	str	r0, [r7, #20]
 8009976:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800997a:	4621      	mov	r1, r4
 800997c:	1851      	adds	r1, r2, r1
 800997e:	60b9      	str	r1, [r7, #8]
 8009980:	4629      	mov	r1, r5
 8009982:	eb43 0101 	adc.w	r1, r3, r1
 8009986:	60f9      	str	r1, [r7, #12]
 8009988:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800998a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800998e:	e9c3 1202 	strd	r1, r2, [r3, #8]
				xtalk_offset_in;
		}

		if (pint->current_samples < pint->required_samples)
 8009992:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009994:	681a      	ldr	r2, [r3, #0]
 8009996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	429a      	cmp	r2, r3
 800999c:	d202      	bcs.n	80099a4 <VL53LX_dynamic_xtalk_correction_corrector+0x358>
			continue_processing = CONT_NEXT_LOOP;
 800999e:	2301      	movs	r3, #1
 80099a0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


		xtalk_offset_out =
		(uint32_t)(do_division_u(pint->accumulator,
 80099a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099a6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80099aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2200      	movs	r2, #0
 80099b0:	603b      	str	r3, [r7, #0]
 80099b2:	607a      	str	r2, [r7, #4]
 80099b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099b8:	f7f6 fd3a 	bl	8000430 <__aeabi_uldivmod>
 80099bc:	4602      	mov	r2, r0
 80099be:	460b      	mov	r3, r1
		xtalk_offset_out =
 80099c0:	4613      	mov	r3, r2
 80099c2:	673b      	str	r3, [r7, #112]	@ 0x70
			pint->current_samples));


		itemp32 = xtalk_offset_out - current_xtalk +
 80099c4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80099c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099c8:	1ad2      	subs	r2, r2, r3
 80099ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099cc:	4413      	add	r3, r2
 80099ce:	67bb      	str	r3, [r7, #120]	@ 0x78
			smudge_margin_adjusted;

		if (itemp32 < 0)
 80099d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	da02      	bge.n	80099dc <VL53LX_dynamic_xtalk_correction_corrector+0x390>
			itemp32 = itemp32 * (-1);
 80099d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099d8:	425b      	negs	r3, r3
 80099da:	67bb      	str	r3, [r7, #120]	@ 0x78

		if (continue_processing == CONT_CONTINUE &&
 80099dc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d112      	bne.n	8009a0a <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			(itemp32 >= ((int32_t)(pconfig->averaged_xtalk_delta)))
 80099e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099e6:	69db      	ldr	r3, [r3, #28]
 80099e8:	461a      	mov	r2, r3
		if (continue_processing == CONT_CONTINUE &&
 80099ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099ec:	4293      	cmp	r3, r2
 80099ee:	db0c      	blt.n	8009a0a <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			) {
			if ((int32_t)xtalk_offset_out >
				((int32_t)current_xtalk -
 80099f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
					(int32_t)smudge_margin_adjusted))
 80099f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				((int32_t)current_xtalk -
 80099f4:	1ad2      	subs	r2, r2, r3
			if ((int32_t)xtalk_offset_out >
 80099f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099f8:	429a      	cmp	r2, r3
 80099fa:	da03      	bge.n	8009a04 <VL53LX_dynamic_xtalk_correction_corrector+0x3b8>
				pout->averaged_xtalk_delta_flag = 1;
 80099fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099fe:	2201      	movs	r2, #1
 8009a00:	70da      	strb	r2, [r3, #3]
 8009a02:	e002      	b.n	8009a0a <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			else
				pout->averaged_xtalk_delta_flag = 2;
 8009a04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a06:	2202      	movs	r2, #2
 8009a08:	70da      	strb	r2, [r3, #3]
		}

		if (continue_processing == CONT_CONTINUE &&
 8009a0a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d108      	bne.n	8009a24 <VL53LX_dynamic_xtalk_correction_corrector+0x3d8>
			(itemp32 < ((int32_t)(pconfig->averaged_xtalk_delta)))
 8009a12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a14:	69db      	ldr	r3, [r3, #28]
 8009a16:	461a      	mov	r2, r3
		if (continue_processing == CONT_CONTINUE &&
 8009a18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	da02      	bge.n	8009a24 <VL53LX_dynamic_xtalk_correction_corrector+0x3d8>
			)

			continue_processing = CONT_RESET;
 8009a1e:	2302      	movs	r3, #2
 8009a20:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77



		pout->smudge_corr_clipped = 0;
 8009a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a26:	2200      	movs	r2, #0
 8009a28:	705a      	strb	r2, [r3, #1]
		if ((continue_processing == CONT_CONTINUE) &&
 8009a2a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d112      	bne.n	8009a58 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
			(pconfig->smudge_corr_clip_limit != 0)) {
 8009a32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a34:	6a1b      	ldr	r3, [r3, #32]
		if ((continue_processing == CONT_CONTINUE) &&
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00e      	beq.n	8009a58 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
			if (xtalk_offset_out >
			(pconfig->smudge_corr_clip_limit * histo_merge_nb)) {
 8009a3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a3c:	6a1b      	ldr	r3, [r3, #32]
 8009a3e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8009a42:	fb02 f303 	mul.w	r3, r2, r3
			if (xtalk_offset_out >
 8009a46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d905      	bls.n	8009a58 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
				pout->smudge_corr_clipped = 1;
 8009a4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a4e:	2201      	movs	r2, #1
 8009a50:	705a      	strb	r2, [r3, #1]
				continue_processing = CONT_RESET;
 8009a52:	2302      	movs	r3, #2
 8009a54:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}



		if (pconfig->user_xtalk_offset_limit_hi &&
 8009a58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a5a:	7c1b      	ldrb	r3, [r3, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d007      	beq.n	8009a70 <VL53LX_dynamic_xtalk_correction_corrector+0x424>
			(xtalk_offset_out >
				pconfig->user_xtalk_offset_limit))
 8009a60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a62:	68db      	ldr	r3, [r3, #12]
		if (pconfig->user_xtalk_offset_limit_hi &&
 8009a64:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d902      	bls.n	8009a70 <VL53LX_dynamic_xtalk_correction_corrector+0x424>
			xtalk_offset_out =
 8009a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a6c:	68db      	ldr	r3, [r3, #12]
 8009a6e:	673b      	str	r3, [r7, #112]	@ 0x70
				pconfig->user_xtalk_offset_limit;



		if ((pconfig->user_xtalk_offset_limit_hi == 0) &&
 8009a70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a72:	7c1b      	ldrb	r3, [r3, #16]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d107      	bne.n	8009a88 <VL53LX_dynamic_xtalk_correction_corrector+0x43c>
			(xtalk_offset_out <
				pconfig->user_xtalk_offset_limit))
 8009a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a7a:	68db      	ldr	r3, [r3, #12]
		if ((pconfig->user_xtalk_offset_limit_hi == 0) &&
 8009a7c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d202      	bcs.n	8009a88 <VL53LX_dynamic_xtalk_correction_corrector+0x43c>
			xtalk_offset_out =
 8009a82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a84:	68db      	ldr	r3, [r3, #12]
 8009a86:	673b      	str	r3, [r7, #112]	@ 0x70
				pconfig->user_xtalk_offset_limit;



		xtalk_offset_out = xtalk_offset_out >> 2;
 8009a88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a8a:	089b      	lsrs	r3, r3, #2
 8009a8c:	673b      	str	r3, [r7, #112]	@ 0x70
		if (xtalk_offset_out > 0x3FFFF)
 8009a8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a94:	d301      	bcc.n	8009a9a <VL53LX_dynamic_xtalk_correction_corrector+0x44e>
			xtalk_offset_out = 0x3FFFF;
 8009a96:	4b45      	ldr	r3, [pc, #276]	@ (8009bac <VL53LX_dynamic_xtalk_correction_corrector+0x560>)
 8009a98:	673b      	str	r3, [r7, #112]	@ 0x70


		if (continue_processing == CONT_CONTINUE) {
 8009a9a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d10d      	bne.n	8009abe <VL53LX_dynamic_xtalk_correction_corrector+0x472>

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	9301      	str	r3, [sp, #4]
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009aac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009aae:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009ab0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ab2:	f7ff fc17 	bl	80092e4 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1,
				0
				);


			continue_processing = CONT_RESET;
 8009ab6:	2302      	movs	r3, #2
 8009ab8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009abc:	e009      	b.n	8009ad2 <VL53LX_dynamic_xtalk_correction_corrector+0x486>
		} else {

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 8009abe:	2301      	movs	r3, #1
 8009ac0:	9301      	str	r3, [sp, #4]
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	9300      	str	r3, [sp, #0]
 8009ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ac8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009aca:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009acc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ace:	f7ff fc09 	bl	80092e4 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1
				);
		}


		if (continue_processing == CONT_RESET) {
 8009ad2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	d10c      	bne.n	8009af4 <VL53LX_dynamic_xtalk_correction_corrector+0x4a8>
			pint->accumulator = 0;
 8009ada:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8009adc:	f04f 0200 	mov.w	r2, #0
 8009ae0:	f04f 0300 	mov.w	r3, #0
 8009ae4:	e9c1 2302 	strd	r2, r3, [r1, #8]
			pint->current_samples = 0;
 8009ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009aea:	2200      	movs	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
			pint->nodetect_counter = 0;
 8009aee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009af0:	2200      	movs	r2, #0
 8009af2:	611a      	str	r2, [r3, #16]
		}

	}

	continue_processing = CONT_CONTINUE;
 8009af4:	2300      	movs	r3, #0
 8009af6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if (run_nodetect == 1) {
 8009afa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d14d      	bne.n	8009b9e <VL53LX_dynamic_xtalk_correction_corrector+0x552>

		pint->nodetect_counter += 1;
 8009b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	1c5a      	adds	r2, r3, #1
 8009b08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b0a:	611a      	str	r2, [r3, #16]


		if (pint->nodetect_counter < pconfig->nodetect_sample_limit)
 8009b0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b0e:	691a      	ldr	r2, [r3, #16]
 8009b10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d202      	bcs.n	8009b1e <VL53LX_dynamic_xtalk_correction_corrector+0x4d2>
			continue_processing = CONT_NEXT_LOOP;
 8009b18:	2301      	movs	r3, #1
 8009b1a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


		xtalk_offset_out = (uint32_t)(pconfig->nodetect_xtalk_offset);
 8009b1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b22:	673b      	str	r3, [r7, #112]	@ 0x70

		if (pdev->tuning_parms.tp_hist_merge == 1)
 8009b24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b26:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d107      	bne.n	8009b3e <VL53LX_dynamic_xtalk_correction_corrector+0x4f2>
			xtalk_offset_out = xtalk_offset_out *
			(uint32_t)(pdev->tuning_parms.tp_hist_merge_max_size);
 8009b2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b30:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8009b34:	461a      	mov	r2, r3
			xtalk_offset_out = xtalk_offset_out *
 8009b36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009b38:	fb02 f303 	mul.w	r3, r2, r3
 8009b3c:	673b      	str	r3, [r7, #112]	@ 0x70

		if (continue_processing == CONT_CONTINUE) {
 8009b3e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d110      	bne.n	8009b68 <VL53LX_dynamic_xtalk_correction_corrector+0x51c>

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 8009b46:	2300      	movs	r3, #0
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	9300      	str	r3, [sp, #0]
 8009b4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009b52:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009b54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b56:	f7ff fbc5 	bl	80092e4 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				0,
				0
				);


			pout->smudge_corr_valid = 2;
 8009b5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b5c:	2202      	movs	r2, #2
 8009b5e:	701a      	strb	r2, [r3, #0]


			continue_processing = CONT_RESET;
 8009b60:	2302      	movs	r3, #2
 8009b62:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009b66:	e009      	b.n	8009b7c <VL53LX_dynamic_xtalk_correction_corrector+0x530>
		} else {

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 8009b68:	2301      	movs	r3, #1
 8009b6a:	9301      	str	r3, [sp, #4]
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	9300      	str	r3, [sp, #0]
 8009b70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b72:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009b74:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009b76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b78:	f7ff fbb4 	bl	80092e4 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1
				);
		}


		if (continue_processing == CONT_RESET) {
 8009b7c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009b80:	2b02      	cmp	r3, #2
 8009b82:	d10c      	bne.n	8009b9e <VL53LX_dynamic_xtalk_correction_corrector+0x552>
			pint->accumulator = 0;
 8009b84:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8009b86:	f04f 0200 	mov.w	r2, #0
 8009b8a:	f04f 0300 	mov.w	r3, #0
 8009b8e:	e9c1 2302 	strd	r2, r3, [r1, #8]
			pint->current_samples = 0;
 8009b92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b94:	2200      	movs	r2, #0
 8009b96:	601a      	str	r2, [r3, #0]
			pint->nodetect_counter = 0;
 8009b98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	611a      	str	r2, [r3, #16]
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 8009b9e:	f997 306d 	ldrsb.w	r3, [r7, #109]	@ 0x6d
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3780      	adds	r7, #128	@ 0x80
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009bac:	0003ffff 	.word	0x0003ffff

08009bb0 <VL53LX_dynamic_xtalk_correction_data_init>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_data_init(
	VL53LX_DEV                          Dev
	)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	3318      	adds	r3, #24
 8009bc0:	613b      	str	r3, [r7, #16]
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8009bc8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	pdev->smudge_correct_config.smudge_corr_enabled       = 1;
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394
	pdev->smudge_correct_config.smudge_corr_apply_enabled = 1;
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395
	pdev->smudge_correct_config.smudge_corr_single_apply  =
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396
		VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_COR_SINGLE_APPLY_DEFAULT;

	pdev->smudge_correct_config.smudge_margin =
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f8a3 2398 	strh.w	r2, [r3, #920]	@ 0x398
		VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_MARGIN_DEFAULT;
	pdev->smudge_correct_config.noise_margin =
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c00:	461a      	mov	r2, r3
 8009c02:	2364      	movs	r3, #100	@ 0x64
 8009c04:	f8c2 339c 	str.w	r3, [r2, #924]	@ 0x39c
		VL53LX_TUNINGPARM_DYNXTALK_NOISE_MARGIN_DEFAULT;
	pdev->smudge_correct_config.user_xtalk_offset_limit =
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c0e:	461a      	mov	r2, r3
 8009c10:	2300      	movs	r3, #0
 8009c12:	f8c2 33a0 	str.w	r3, [r2, #928]	@ 0x3a0
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_DEFAULT;
	pdev->smudge_correct_config.user_xtalk_offset_limit_hi =
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_HI_DEFAULT;
	pdev->smudge_correct_config.sample_limit =
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c28:	461a      	mov	r2, r3
 8009c2a:	23c8      	movs	r3, #200	@ 0xc8
 8009c2c:	f8c2 33a8 	str.w	r3, [r2, #936]	@ 0x3a8
		VL53LX_TUNINGPARM_DYNXTALK_SAMPLE_LIMIT_DEFAULT;
	pdev->smudge_correct_config.single_xtalk_delta =
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c36:	461a      	mov	r2, r3
 8009c38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c3c:	f8c2 33ac 	str.w	r3, [r2, #940]	@ 0x3ac
		VL53LX_TUNINGPARM_DYNXTALK_SINGLE_XTALK_DELTA_DEFAULT;
	pdev->smudge_correct_config.averaged_xtalk_delta =
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c46:	461a      	mov	r2, r3
 8009c48:	f44f 739a 	mov.w	r3, #308	@ 0x134
 8009c4c:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
		VL53LX_TUNINGPARM_DYNXTALK_AVERAGED_XTALK_DELTA_DEFAULT;
	pdev->smudge_correct_config.smudge_corr_clip_limit =
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c56:	461a      	mov	r2, r3
 8009c58:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8009c5c:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
		VL53LX_TUNINGPARM_DYNXTALK_CLIP_LIMIT_DEFAULT;
	pdev->smudge_correct_config.smudge_corr_ambient_threshold =
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c66:	461a      	mov	r2, r3
 8009c68:	2380      	movs	r3, #128	@ 0x80
 8009c6a:	f8c2 33b8 	str.w	r3, [r2, #952]	@ 0x3b8
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_AMB_THRESHOLD_DEFAULT;
	pdev->smudge_correct_config.scaler_calc_method =
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
		0;
	pdev->smudge_correct_config.x_gradient_scaler =
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009c84:	f8a3 23be 	strh.w	r2, [r3, #958]	@ 0x3be
		VL53LX_TUNINGPARM_DYNXTALK_XGRADIENT_SCALER_DEFAULT;
	pdev->smudge_correct_config.y_gradient_scaler =
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009c92:	f8a3 23c0 	strh.w	r2, [r3, #960]	@ 0x3c0
		VL53LX_TUNINGPARM_DYNXTALK_YGRADIENT_SCALER_DEFAULT;
	pdev->smudge_correct_config.user_scaler_set =
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 23c2 	strb.w	r2, [r3, #962]	@ 0x3c2
		VL53LX_TUNINGPARM_DYNXTALK_USER_SCALER_SET_DEFAULT;
	pdev->smudge_correct_config.nodetect_ambient_threshold =
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ca8:	461a      	mov	r2, r3
 8009caa:	f04f 735c 	mov.w	r3, #57671680	@ 0x3700000
 8009cae:	f8c2 33c4 	str.w	r3, [r2, #964]	@ 0x3c4
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_AMB_THRESHOLD_KCPS_DEFAULT;
	pdev->smudge_correct_config.nodetect_sample_limit =
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cb8:	461a      	mov	r2, r3
 8009cba:	2328      	movs	r3, #40	@ 0x28
 8009cbc:	f8c2 33c8 	str.w	r3, [r2, #968]	@ 0x3c8
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_SAMPLE_LIMIT_DEFAULT;
	pdev->smudge_correct_config.nodetect_xtalk_offset =
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	f44f 73cd 	mov.w	r3, #410	@ 0x19a
 8009ccc:	f8c2 33cc 	str.w	r3, [r2, #972]	@ 0x3cc
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_XTALK_OFFSET_KCPS_DEFAULT;
	pdev->smudge_correct_config.nodetect_min_range_mm =
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cd6:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8009cda:	f8a3 23d0 	strh.w	r2, [r3, #976]	@ 0x3d0
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_MIN_RANGE_MM_DEFAULT;
	pdev->smudge_correct_config.max_smudge_factor =
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	2312      	movs	r3, #18
 8009ce8:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
		VL53LX_TUNINGPARM_DYNXTALK_MAX_SMUDGE_FACTOR_DEFAULT;


	pdev->smudge_corrector_internals.current_samples = 0;
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	f8c2 33d8 	str.w	r3, [r2, #984]	@ 0x3d8
	pdev->smudge_corrector_internals.required_samples = 0;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d00:	461a      	mov	r2, r3
 8009d02:	2300      	movs	r3, #0
 8009d04:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
	pdev->smudge_corrector_internals.accumulator = 0;
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	f503 539f 	add.w	r3, r3, #5088	@ 0x13e0
 8009d0e:	4619      	mov	r1, r3
 8009d10:	f04f 0200 	mov.w	r2, #0
 8009d14:	f04f 0300 	mov.w	r3, #0
 8009d18:	e9c1 2300 	strd	r2, r3, [r1]
	pdev->smudge_corrector_internals.nodetect_counter = 0;
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d22:	461a      	mov	r2, r3
 8009d24:	2300      	movs	r3, #0
 8009d26:	f8c2 33e8 	str.w	r3, [r2, #1000]	@ 0x3e8


	VL53LX_dynamic_xtalk_correction_output_init(pres);
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f000 f806 	bl	8009d3c <VL53LX_dynamic_xtalk_correction_output_init>

	LOG_FUNCTION_END(status);

	return status;
 8009d30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <VL53LX_dynamic_xtalk_correction_output_init>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_output_init(
	VL53LX_LLDriverResults_t *pres
	)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009d44:	2300      	movs	r3, #0
 8009d46:	73fb      	strb	r3, [r7, #15]
	VL53LX_smudge_corrector_data_t *pdata;

	LOG_FUNCTION_START("");


	pdata = &(pres->range_results.smudge_corrector_data);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8009d4e:	60bb      	str	r3, [r7, #8]

	pdata->smudge_corr_valid = 0;
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	2200      	movs	r2, #0
 8009d54:	701a      	strb	r2, [r3, #0]
	pdata->smudge_corr_clipped = 0;
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	705a      	strb	r2, [r3, #1]
	pdata->single_xtalk_delta_flag = 0;
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	709a      	strb	r2, [r3, #2]
	pdata->averaged_xtalk_delta_flag = 0;
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	2200      	movs	r2, #0
 8009d66:	70da      	strb	r2, [r3, #3]
	pdata->sample_limit_exceeded_flag = 0;
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	711a      	strb	r2, [r3, #4]
	pdata->gradient_zero_flag = 0;
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	2200      	movs	r2, #0
 8009d72:	715a      	strb	r2, [r3, #5]
	pdata->new_xtalk_applied_flag = 0;
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	2200      	movs	r2, #0
 8009d78:	719a      	strb	r2, [r3, #6]

	pdata->algo__crosstalk_compensation_plane_offset_kcps = 0;
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	609a      	str	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps = 0;
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	2200      	movs	r2, #0
 8009d84:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps = 0;
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	81da      	strh	r2, [r3, #14]

	LOG_FUNCTION_END(status);

	return status;
 8009d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <VL53LX_xtalk_cal_data_init>:


VL53LX_Error VL53LX_xtalk_cal_data_init(
	VL53LX_DEV                          Dev
	)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009da4:	2300      	movs	r3, #0
 8009da6:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	3318      	adds	r3, #24
 8009dac:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	pdev->xtalk_cal.algo__crosstalk_compensation_plane_offset_kcps = 0;
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009db4:	461a      	mov	r2, r3
 8009db6:	2300      	movs	r3, #0
 8009db8:	f8c2 323c 	str.w	r3, [r2, #572]	@ 0x23c
	pdev->xtalk_cal.algo__crosstalk_compensation_x_plane_gradient_kcps = 0;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	pdev->xtalk_cal.algo__crosstalk_compensation_y_plane_gradient_kcps = 0;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	memset(&pdev->xtalk_cal.algo__xtalk_cpo_HistoMerge_kcps[0], 0,
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	f241 2344 	movw	r3, #4676	@ 0x1244
 8009dda:	4413      	add	r3, r2
 8009ddc:	2218      	movs	r2, #24
 8009dde:	2100      	movs	r1, #0
 8009de0:	4618      	mov	r0, r3
 8009de2:	f015 f995 	bl	801f110 <memset>
		sizeof(pdev->xtalk_cal.algo__xtalk_cpo_HistoMerge_kcps));

	LOG_FUNCTION_END(status);

	return status;
 8009de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <VL53LX_low_power_auto_data_init>:


VL53LX_Error VL53LX_low_power_auto_data_init(
	VL53LX_DEV                          Dev
	)
{
 8009df2:	b480      	push	{r7}
 8009df4:	b085      	sub	sp, #20
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	3318      	adds	r3, #24
 8009e02:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e0a:	2203      	movs	r2, #3
 8009e0c:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
		VL53LX_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e16:	2200      	movs	r2, #0
 8009e18:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
	pdev->low_power_auto_data.saved_vhv_init = 0;
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e46:	2200      	movs	r2, #0
 8009e48:	f883 23f5 	strb.w	r2, [r3, #1013]	@ 0x3f5
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e52:	2200      	movs	r2, #0
 8009e54:	f883 23f6 	strb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e5e:	461a      	mov	r2, r3
 8009e60:	2300      	movs	r3, #0
 8009e62:	f8c2 33f8 	str.w	r3, [r2, #1016]	@ 0x3f8
	pdev->low_power_auto_data.dss__required_spads = 0;
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc

	LOG_FUNCTION_END(status);

	return status;
 8009e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3714      	adds	r7, #20
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr

08009e82 <VL53LX_low_power_auto_setup_manual_calibration>:
	return status;
}

VL53LX_Error VL53LX_low_power_auto_setup_manual_calibration(
	VL53LX_DEV        Dev)
{
 8009e82:	b480      	push	{r7}
 8009e84:	b085      	sub	sp, #20
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]



	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	3318      	adds	r3, #24
 8009e8e:	60fb      	str	r3, [r7, #12]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009e90:	2300      	movs	r3, #0
 8009e92:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");


	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f893 22e3 	ldrb.w	r2, [r3, #739]	@ 0x2e3
	pdev->low_power_auto_data.saved_vhv_init =
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ea0:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
	pdev->low_power_auto_data.saved_vhv_timeout =
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009eb0:	f883 23f5 	strb.w	r2, [r3, #1013]	@ 0x3f5


	pdev->stat_nvm.vhv_config__init &= 0x7F;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f893 32e3 	ldrb.w	r3, [r3, #739]	@ 0x2e3
 8009eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8009ecc:	f003 0303 	and.w	r3, r3, #3
 8009ed0:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ed8:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8009ee0:	4413      	add	r3, r2
 8009ee2:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0

	pdev->gen_cfg.phasecal_config__override = 0x01;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2201      	movs	r2, #1
 8009eee:	f883 2327 	strb.w	r2, [r3, #807]	@ 0x327
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ef8:	f893 235e 	ldrb.w	r2, [r3, #862]	@ 0x35e
	pdev->low_power_auto_data.first_run_phasecal_result =
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f02:	f883 23f6 	strb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f0c:	f893 23f6 	ldrb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->gen_cfg.cal_config__vcsel_start =
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

	LOG_FUNCTION_END(status);

	return status;
 8009f16:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3714      	adds	r7, #20
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f24:	4770      	bx	lr

08009f26 <VL53LX_low_power_auto_update_DSS>:

VL53LX_Error VL53LX_low_power_auto_update_DSS(
	VL53LX_DEV        Dev)
{
 8009f26:	b480      	push	{r7}
 8009f28:	b087      	sub	sp, #28
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]



	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	3318      	adds	r3, #24
 8009f32:	60fb      	str	r3, [r7, #12]

	VL53LX_system_results_t *pS = &(pdev->sys_results);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f203 3366 	addw	r3, r3, #870	@ 0x366
 8009f3a:	60bb      	str	r3, [r7, #8]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	75fb      	strb	r3, [r7, #23]




	utemp32a =
		pS->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	8a1b      	ldrh	r3, [r3, #16]
 8009f44:	461a      	mov	r2, r3
		 + pS->result__ambient_count_rate_mcps_sd0;
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	891b      	ldrh	r3, [r3, #8]
 8009f4a:	4413      	add	r3, r2
	utemp32a =
 8009f4c:	613b      	str	r3, [r7, #16]


	if (utemp32a > 0xFFFF)
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f54:	d302      	bcc.n	8009f5c <VL53LX_low_power_auto_update_DSS+0x36>
		utemp32a = 0xFFFF;
 8009f56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009f5a:	613b      	str	r3, [r7, #16]



	utemp32a = utemp32a << 16;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	041b      	lsls	r3, r3, #16
 8009f60:	613b      	str	r3, [r7, #16]


	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f8b3 336a 	ldrh.w	r3, [r3, #874]	@ 0x36a
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d102      	bne.n	8009f72 <VL53LX_low_power_auto_update_DSS+0x4c>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8009f6c:	23f1      	movs	r3, #241	@ 0xf1
 8009f6e:	75fb      	strb	r3, [r7, #23]
 8009f70:	e040      	b.n	8009ff4 <VL53LX_low_power_auto_update_DSS+0xce>
	else {

		utemp32a = utemp32a /
		pdev->sys_results.result__dss_actual_effective_spads_sd0;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f8b3 336a 	ldrh.w	r3, [r3, #874]	@ 0x36a
 8009f78:	461a      	mov	r2, r3
		utemp32a = utemp32a /
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f80:	613b      	str	r3, [r7, #16]

		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f88:	461a      	mov	r2, r3
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	f8c2 33f8 	str.w	r3, [r2, #1016]	@ 0x3f8
			utemp32a;


		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	@ 0x2fe
 8009f96:	041b      	lsls	r3, r3, #16
 8009f98:	613b      	str	r3, [r7, #16]
			16;


		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fa0:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d102      	bne.n	8009fae <VL53LX_low_power_auto_update_DSS+0x88>
				== 0)
			status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8009fa8:	23f1      	movs	r3, #241	@ 0xf1
 8009faa:	75fb      	strb	r3, [r7, #23]
 8009fac:	e022      	b.n	8009ff4 <VL53LX_low_power_auto_update_DSS+0xce>
		else {

			utemp32a = utemp32a /
			pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fb4:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
			utemp32a = utemp32a /
 8009fb8:	693a      	ldr	r2, [r7, #16]
 8009fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fbe:	613b      	str	r3, [r7, #16]


			if (utemp32a > 0xFFFF)
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fc6:	d302      	bcc.n	8009fce <VL53LX_low_power_auto_update_DSS+0xa8>
				utemp32a = 0xFFFF;
 8009fc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009fcc:	613b      	str	r3, [r7, #16]


			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	b29a      	uxth	r2, r3
			pdev->low_power_auto_data.dss__required_spads =
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fd8:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc


			pdev->gen_cfg.dss_config__manual_effective_spads_select
			= pdev->low_power_auto_data.dss__required_spads;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fe2:	f8b3 23fc 	ldrh.w	r2, [r3, #1020]	@ 0x3fc
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
			pdev->gen_cfg.dss_config__roi_mode_control =
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2202      	movs	r2, #2
 8009ff0:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53LX_ERROR_DIVISION_BY_ZERO) {
 8009ff4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009ff8:	f113 0f0f 	cmn.w	r3, #15
 8009ffc:	d114      	bne.n	800a028 <VL53LX_low_power_auto_update_DSS+0x102>



		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a004:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a008:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc


		pdev->gen_cfg.dss_config__manual_effective_spads_select =
			pdev->low_power_auto_data.dss__required_spads;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a012:	f8b3 23fc 	ldrh.w	r2, [r3, #1020]	@ 0x3fc
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
		pdev->gen_cfg.dss_config__roi_mode_control =
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2202      	movs	r2, #2
 800a020:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;


		status = VL53LX_ERROR_NONE;
 800a024:	2300      	movs	r3, #0
 800a026:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a028:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	371c      	adds	r7, #28
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <VL53LX_compute_histo_merge_nb>:



VL53LX_Error VL53LX_compute_histo_merge_nb(
	VL53LX_DEV        Dev,	uint8_t *histo_merge_nb)
{
 800a038:	b480      	push	{r7}
 800a03a:	b087      	sub	sp, #28
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	3318      	adds	r3, #24
 800a046:	613b      	str	r3, [r7, #16]
	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800a048:	2300      	movs	r3, #0
 800a04a:	73fb      	strb	r3, [r7, #15]
	uint8_t i, timing;
	uint8_t sum = 0;
 800a04c:	2300      	movs	r3, #0
 800a04e:	75bb      	strb	r3, [r7, #22]

	timing = (pdev->hist_data.bin_seq[0] == 7 ? 1 : 0);
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	f893 33d0 	ldrb.w	r3, [r3, #976]	@ 0x3d0
 800a056:	2b07      	cmp	r3, #7
 800a058:	bf0c      	ite	eq
 800a05a:	2301      	moveq	r3, #1
 800a05c:	2300      	movne	r3, #0
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < VL53LX_BIN_REC_SIZE; i++)
 800a062:	2300      	movs	r3, #0
 800a064:	75fb      	strb	r3, [r7, #23]
 800a066:	e019      	b.n	800a09c <VL53LX_compute_histo_merge_nb+0x64>
		if (pdev->multi_bins_rec[i][timing][7] > 0)
 800a068:	7df9      	ldrb	r1, [r7, #23]
 800a06a:	7bbb      	ldrb	r3, [r7, #14]
 800a06c:	6938      	ldr	r0, [r7, #16]
 800a06e:	461a      	mov	r2, r3
 800a070:	0052      	lsls	r2, r2, #1
 800a072:	441a      	add	r2, r3
 800a074:	0153      	lsls	r3, r2, #5
 800a076:	461a      	mov	r2, r3
 800a078:	460b      	mov	r3, r1
 800a07a:	005b      	lsls	r3, r3, #1
 800a07c:	440b      	add	r3, r1
 800a07e:	019b      	lsls	r3, r3, #6
 800a080:	4413      	add	r3, r2
 800a082:	18c2      	adds	r2, r0, r3
 800a084:	f641 432c 	movw	r3, #7212	@ 0x1c2c
 800a088:	4413      	add	r3, r2
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	dd02      	ble.n	800a096 <VL53LX_compute_histo_merge_nb+0x5e>
			sum++;
 800a090:	7dbb      	ldrb	r3, [r7, #22]
 800a092:	3301      	adds	r3, #1
 800a094:	75bb      	strb	r3, [r7, #22]
	for (i = 0; i < VL53LX_BIN_REC_SIZE; i++)
 800a096:	7dfb      	ldrb	r3, [r7, #23]
 800a098:	3301      	adds	r3, #1
 800a09a:	75fb      	strb	r3, [r7, #23]
 800a09c:	7dfb      	ldrb	r3, [r7, #23]
 800a09e:	2b05      	cmp	r3, #5
 800a0a0:	d9e2      	bls.n	800a068 <VL53LX_compute_histo_merge_nb+0x30>
	*histo_merge_nb = sum;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	7dba      	ldrb	r2, [r7, #22]
 800a0a6:	701a      	strb	r2, [r3, #0]

	return status;
 800a0a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	371c      	adds	r7, #28
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <VL53LX_calc_pll_period_us>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53LX_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	4603      	mov	r3, r0
 800a0c0:	80fb      	strh	r3, [r7, #6]


	uint32_t  pll_period_us        = 0;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency > 0)
 800a0c6:	88fb      	ldrh	r3, [r7, #6]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d005      	beq.n	800a0d8 <VL53LX_calc_pll_period_us+0x20>
		pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800a0cc:	88fb      	ldrh	r3, [r7, #6]
 800a0ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a0d2:	fb92 f3f3 	sdiv	r3, r2, r3
 800a0d6:	60fb      	str	r3, [r7, #12]



	LOG_FUNCTION_END(0);

	return pll_period_us;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3714      	adds	r7, #20
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <VL53LX_duration_maths>:
uint32_t  VL53LX_duration_maths(
	uint32_t  pll_period_us,
	uint32_t  vcsel_parm_pclks,
	uint32_t  window_vclks,
	uint32_t  elapsed_mclks)
{
 800a0e6:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a0ea:	b089      	sub	sp, #36	@ 0x24
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
 800a0f4:	603b      	str	r3, [r7, #0]


	uint64_t  tmp_long_int = 0;
 800a0f6:	f04f 0200 	mov.w	r2, #0
 800a0fa:	f04f 0300 	mov.w	r3, #0
 800a0fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint32_t  duration_us  = 0;
 800a102:	2300      	movs	r3, #0
 800a104:	617b      	str	r3, [r7, #20]


	duration_us = window_vclks * pll_period_us;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	fb02 f303 	mul.w	r3, r2, r3
 800a10e:	617b      	str	r3, [r7, #20]


	duration_us = duration_us >> 12;
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	0b1b      	lsrs	r3, r3, #12
 800a114:	617b      	str	r3, [r7, #20]


	tmp_long_int = (uint64_t)duration_us;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	2200      	movs	r2, #0
 800a11a:	469a      	mov	sl, r3
 800a11c:	4693      	mov	fp, r2
 800a11e:	e9c7 ab06 	strd	sl, fp, [r7, #24]


	duration_us = elapsed_mclks * vcsel_parm_pclks;
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	fb02 f303 	mul.w	r3, r2, r3
 800a12a:	617b      	str	r3, [r7, #20]


	duration_us = duration_us >> 4;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	091b      	lsrs	r3, r3, #4
 800a130:	617b      	str	r3, [r7, #20]


	tmp_long_int = tmp_long_int * (uint64_t)duration_us;
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	2200      	movs	r2, #0
 800a136:	4698      	mov	r8, r3
 800a138:	4691      	mov	r9, r2
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	fb08 f203 	mul.w	r2, r8, r3
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	fb09 f303 	mul.w	r3, r9, r3
 800a146:	4413      	add	r3, r2
 800a148:	69ba      	ldr	r2, [r7, #24]
 800a14a:	fba2 4508 	umull	r4, r5, r2, r8
 800a14e:	442b      	add	r3, r5
 800a150:	461d      	mov	r5, r3
 800a152:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800a156:	e9c7 4506 	strd	r4, r5, [r7, #24]


	tmp_long_int = tmp_long_int >> 12;
 800a15a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a15e:	f04f 0200 	mov.w	r2, #0
 800a162:	f04f 0300 	mov.w	r3, #0
 800a166:	0b02      	lsrs	r2, r0, #12
 800a168:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800a16c:	0b0b      	lsrs	r3, r1, #12
 800a16e:	e9c7 2306 	strd	r2, r3, [r7, #24]


	if (tmp_long_int > 0xFFFFFFFF)
 800a172:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a176:	2b01      	cmp	r3, #1
 800a178:	d305      	bcc.n	800a186 <VL53LX_duration_maths+0xa0>
		tmp_long_int = 0xFFFFFFFF;
 800a17a:	f04f 32ff 	mov.w	r2, #4294967295
 800a17e:	f04f 0300 	mov.w	r3, #0
 800a182:	e9c7 2306 	strd	r2, r3, [r7, #24]

	duration_us  = (uint32_t)tmp_long_int;
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	617b      	str	r3, [r7, #20]

	return duration_us;
 800a18a:	697b      	ldr	r3, [r7, #20]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3724      	adds	r7, #36	@ 0x24
 800a190:	46bd      	mov	sp, r7
 800a192:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a196:	4770      	bx	lr

0800a198 <VL53LX_events_per_spad_maths>:

uint32_t VL53LX_events_per_spad_maths(
	int32_t   VL53LX_p_010,
	uint16_t  num_spads,
	uint32_t  duration)
{
 800a198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a19c:	b096      	sub	sp, #88	@ 0x58
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1a6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint64_t total_hist_counts  = 0;
 800a1a8:	f04f 0200 	mov.w	r2, #0
 800a1ac:	f04f 0300 	mov.w	r3, #0
 800a1b0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	uint64_t xtalk_per_spad     = 0;
 800a1b4:	f04f 0200 	mov.w	r2, #0
 800a1b8:	f04f 0300 	mov.w	r3, #0
 800a1bc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	uint32_t rate_per_spad_kcps = 0;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	647b      	str	r3, [r7, #68]	@ 0x44





	uint64_t dividend = ((uint64_t)VL53LX_p_010
 800a1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c6:	17da      	asrs	r2, r3, #31
 800a1c8:	469a      	mov	sl, r3
 800a1ca:	4693      	mov	fp, r2
 800a1cc:	4652      	mov	r2, sl
 800a1ce:	465b      	mov	r3, fp
 800a1d0:	f04f 0000 	mov.w	r0, #0
 800a1d4:	f04f 0100 	mov.w	r1, #0
 800a1d8:	0159      	lsls	r1, r3, #5
 800a1da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a1de:	0150      	lsls	r0, r2, #5
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	ebb2 040a 	subs.w	r4, r2, sl
 800a1e8:	eb63 050b 	sbc.w	r5, r3, fp
 800a1ec:	f04f 0200 	mov.w	r2, #0
 800a1f0:	f04f 0300 	mov.w	r3, #0
 800a1f4:	00ab      	lsls	r3, r5, #2
 800a1f6:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800a1fa:	00a2      	lsls	r2, r4, #2
 800a1fc:	4614      	mov	r4, r2
 800a1fe:	461d      	mov	r5, r3
 800a200:	eb14 080a 	adds.w	r8, r4, sl
 800a204:	eb45 090b 	adc.w	r9, r5, fp
 800a208:	f04f 0200 	mov.w	r2, #0
 800a20c:	f04f 0300 	mov.w	r3, #0
 800a210:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800a214:	ea43 5358 	orr.w	r3, r3, r8, lsr #21
 800a218:	ea4f 22c8 	mov.w	r2, r8, lsl #11
 800a21c:	4690      	mov	r8, r2
 800a21e:	4699      	mov	r9, r3
 800a220:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38
			* 1000 * 256);

	if (num_spads != 0)
 800a224:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00d      	beq.n	800a246 <VL53LX_events_per_spad_maths+0xae>
		total_hist_counts = do_division_u(
 800a22a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a22c:	2200      	movs	r2, #0
 800a22e:	61bb      	str	r3, [r7, #24]
 800a230:	61fa      	str	r2, [r7, #28]
 800a232:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a236:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800a23a:	f7f6 f8f9 	bl	8000430 <__aeabi_uldivmod>
 800a23e:	4602      	mov	r2, r0
 800a240:	460b      	mov	r3, r1
 800a242:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
				dividend, (uint64_t)num_spads);



	if (duration > 0) {
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d02a      	beq.n	800a2a2 <VL53LX_events_per_spad_maths+0x10a>


		uint64_t dividend = (((uint64_t)(total_hist_counts << 11))
 800a24c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800a250:	f04f 0200 	mov.w	r2, #0
 800a254:	f04f 0300 	mov.w	r3, #0
 800a258:	02cb      	lsls	r3, r1, #11
 800a25a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800a25e:	02c2      	lsls	r2, r0, #11
			+ ((uint64_t)duration / 2));
 800a260:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a262:	0849      	lsrs	r1, r1, #1
 800a264:	2000      	movs	r0, #0
 800a266:	6139      	str	r1, [r7, #16]
 800a268:	6178      	str	r0, [r7, #20]
		uint64_t dividend = (((uint64_t)(total_hist_counts << 11))
 800a26a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800a26e:	4621      	mov	r1, r4
 800a270:	1851      	adds	r1, r2, r1
 800a272:	6039      	str	r1, [r7, #0]
 800a274:	4629      	mov	r1, r5
 800a276:	eb43 0101 	adc.w	r1, r3, r1
 800a27a:	6079      	str	r1, [r7, #4]
 800a27c:	e9d7 3400 	ldrd	r3, r4, [r7]
 800a280:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

		xtalk_per_spad = do_division_u(dividend, (uint64_t)duration);
 800a284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a286:	2200      	movs	r2, #0
 800a288:	60bb      	str	r3, [r7, #8]
 800a28a:	60fa      	str	r2, [r7, #12]
 800a28c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a290:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800a294:	f7f6 f8cc 	bl	8000430 <__aeabi_uldivmod>
 800a298:	4602      	mov	r2, r0
 800a29a:	460b      	mov	r3, r1
 800a29c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 800a2a0:	e00b      	b.n	800a2ba <VL53LX_events_per_spad_maths+0x122>
	} else {
		xtalk_per_spad =   (uint64_t)(total_hist_counts << 11);
 800a2a2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800a2a6:	f04f 0200 	mov.w	r2, #0
 800a2aa:	f04f 0300 	mov.w	r3, #0
 800a2ae:	02cb      	lsls	r3, r1, #11
 800a2b0:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800a2b4:	02c2      	lsls	r2, r0, #11
 800a2b6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	}

	rate_per_spad_kcps = (uint32_t)xtalk_per_spad;
 800a2ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2bc:	647b      	str	r3, [r7, #68]	@ 0x44

	return rate_per_spad_kcps;
 800a2be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3758      	adds	r7, #88	@ 0x58
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a2ca <VL53LX_isqrt>:


uint32_t VL53LX_isqrt(uint32_t num)
{
 800a2ca:	b480      	push	{r7}
 800a2cc:	b085      	sub	sp, #20
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]



	uint32_t  res = 0;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800a2d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a2da:	60bb      	str	r3, [r7, #8]


	while (bit > num)
 800a2dc:	e002      	b.n	800a2e4 <VL53LX_isqrt+0x1a>
		bit >>= 2;
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	089b      	lsrs	r3, r3, #2
 800a2e2:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d8f8      	bhi.n	800a2de <VL53LX_isqrt+0x14>

	while (bit != 0) {
 800a2ec:	e017      	b.n	800a31e <VL53LX_isqrt+0x54>
		if (num >= res + bit)  {
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	4413      	add	r3, r2
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d30b      	bcc.n	800a312 <VL53LX_isqrt+0x48>
			num -= res + bit;
 800a2fa:	68fa      	ldr	r2, [r7, #12]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	4413      	add	r3, r2
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	1ad3      	subs	r3, r2, r3
 800a304:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	085b      	lsrs	r3, r3, #1
 800a30a:	68ba      	ldr	r2, [r7, #8]
 800a30c:	4413      	add	r3, r2
 800a30e:	60fb      	str	r3, [r7, #12]
 800a310:	e002      	b.n	800a318 <VL53LX_isqrt+0x4e>
		} else {
			res >>= 1;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	085b      	lsrs	r3, r3, #1
 800a316:	60fb      	str	r3, [r7, #12]
		}
		bit >>= 2;
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	089b      	lsrs	r3, r3, #2
 800a31c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1e4      	bne.n	800a2ee <VL53LX_isqrt+0x24>
	}

	return res;
 800a324:	68fb      	ldr	r3, [r7, #12]
}
 800a326:	4618      	mov	r0, r3
 800a328:	3714      	adds	r7, #20
 800a32a:	46bd      	mov	sp, r7
 800a32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a330:	4770      	bx	lr

0800a332 <VL53LX_hist_calc_zero_distance_phase>:


void  VL53LX_hist_calc_zero_distance_phase(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b084      	sub	sp, #16
 800a336:	af00      	add	r7, sp, #0
 800a338:	6078      	str	r0, [r7, #4]


	uint32_t  period        = 0;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60bb      	str	r3, [r7, #8]
	uint32_t  VL53LX_p_014         = 0;
 800a33e:	2300      	movs	r3, #0
 800a340:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	period = 2048 *
		(uint32_t)VL53LX_decode_vcsel_period(pdata->VL53LX_p_005);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a348:	4618      	mov	r0, r3
 800a34a:	f000 faa7 	bl	800a89c <VL53LX_decode_vcsel_period>
 800a34e:	4603      	mov	r3, r0
	period = 2048 *
 800a350:	02db      	lsls	r3, r3, #11
 800a352:	60bb      	str	r3, [r7, #8]

	VL53LX_p_014  = period;
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 += (uint32_t)pdata->phasecal_result__reference_phase;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 800a35e:	461a      	mov	r2, r3
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	4413      	add	r3, r2
 800a364:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 += (2048 * (uint32_t)pdata->phasecal_result__vcsel_start);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a36c:	02db      	lsls	r3, r3, #11
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	4413      	add	r3, r2
 800a372:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 -= (2048 * (uint32_t)pdata->cal_config__vcsel_start);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a37a:	02db      	lsls	r3, r3, #11
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	60fb      	str	r3, [r7, #12]

	if (period != 0)
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d009      	beq.n	800a39c <VL53LX_hist_calc_zero_distance_phase+0x6a>
		VL53LX_p_014  = VL53LX_p_014 % period;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	fbb3 f2f2 	udiv	r2, r3, r2
 800a390:	68b9      	ldr	r1, [r7, #8]
 800a392:	fb01 f202 	mul.w	r2, r1, r2
 800a396:	1a9b      	subs	r3, r3, r2
 800a398:	60fb      	str	r3, [r7, #12]
 800a39a:	e001      	b.n	800a3a0 <VL53LX_hist_calc_zero_distance_phase+0x6e>
	else
		VL53LX_p_014 = 0;
 800a39c:	2300      	movs	r3, #0
 800a39e:	60fb      	str	r3, [r7, #12]

	pdata->zero_distance_phase = (uint16_t)VL53LX_p_014;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	b29a      	uxth	r2, r3
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

	LOG_FUNCTION_END(0);
}
 800a3aa:	bf00      	nop
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}

0800a3b2 <VL53LX_hist_estimate_ambient_from_thresholded_bins>:


void  VL53LX_hist_estimate_ambient_from_thresholded_bins(
	int32_t                        ambient_threshold_sigma,
	VL53LX_histogram_bin_data_t   *pdata)
{
 800a3b2:	b580      	push	{r7, lr}
 800a3b4:	b084      	sub	sp, #16
 800a3b6:	af00      	add	r7, sp, #0
 800a3b8:	6078      	str	r0, [r7, #4]
 800a3ba:	6039      	str	r1, [r7, #0]


	uint8_t  bin                      = 0;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	73fb      	strb	r3, [r7, #15]
	int32_t  VL53LX_p_031 = 0;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	VL53LX_hist_find_min_max_bin_values(pdata);
 800a3c4:	6838      	ldr	r0, [r7, #0]
 800a3c6:	f000 fb92 	bl	800aaee <VL53LX_hist_find_min_max_bin_values>



	VL53LX_p_031  =
		(int32_t)VL53LX_isqrt((uint32_t)pdata->min_bin_value);
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f7ff ff7a 	bl	800a2ca <VL53LX_isqrt>
 800a3d6:	4603      	mov	r3, r0
	VL53LX_p_031  =
 800a3d8:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 *= ambient_threshold_sigma;
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	fb02 f303 	mul.w	r3, r2, r3
 800a3e2:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 += 0x07;
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	3307      	adds	r3, #7
 800a3e8:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031  = VL53LX_p_031 >> 4;
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	111b      	asrs	r3, r3, #4
 800a3ee:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 += pdata->min_bin_value;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	4413      	add	r3, r2
 800a3fa:	60bb      	str	r3, [r7, #8]



	pdata->number_of_ambient_samples = 0;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	pdata->ambient_events_sum        = 0;
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	2200      	movs	r2, #0
 800a408:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

	for (bin = 0; bin < pdata->VL53LX_p_021; bin++)
 800a40c:	2300      	movs	r3, #0
 800a40e:	73fb      	strb	r3, [r7, #15]
 800a410:	e01e      	b.n	800a450 <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x9e>
		if (pdata->bin_data[bin] < VL53LX_p_031) {
 800a412:	7bfa      	ldrb	r2, [r7, #15]
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	3206      	adds	r2, #6
 800a418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	429a      	cmp	r2, r3
 800a420:	dd13      	ble.n	800a44a <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x98>
			pdata->ambient_events_sum += pdata->bin_data[bin];
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a428:	7bf9      	ldrb	r1, [r7, #15]
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	3106      	adds	r1, #6
 800a42e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a432:	441a      	add	r2, r3
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			pdata->number_of_ambient_samples++;
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800a440:	3301      	adds	r3, #1
 800a442:	b2da      	uxtb	r2, r3
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	for (bin = 0; bin < pdata->VL53LX_p_021; bin++)
 800a44a:	7bfb      	ldrb	r3, [r7, #15]
 800a44c:	3301      	adds	r3, #1
 800a44e:	73fb      	strb	r3, [r7, #15]
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	7a9b      	ldrb	r3, [r3, #10]
 800a454:	7bfa      	ldrb	r2, [r7, #15]
 800a456:	429a      	cmp	r2, r3
 800a458:	d3db      	bcc.n	800a412 <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x60>
		}



	if (pdata->number_of_ambient_samples > 0) {
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800a460:	2b00      	cmp	r3, #0
 800a462:	d01c      	beq.n	800a49e <VL53LX_hist_estimate_ambient_from_thresholded_bins+0xec>
		pdata->VL53LX_p_028 =
			pdata->ambient_events_sum;
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
		pdata->VL53LX_p_028 =
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 +=
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			((int32_t)pdata->number_of_ambient_samples/2);
 800a476:	683a      	ldr	r2, [r7, #0]
 800a478:	f892 209e 	ldrb.w	r2, [r2, #158]	@ 0x9e
 800a47c:	0852      	lsrs	r2, r2, #1
 800a47e:	b2d2      	uxtb	r2, r2
		pdata->VL53LX_p_028 +=
 800a480:	441a      	add	r2, r3
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 /=
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			(int32_t)pdata->number_of_ambient_samples;
 800a48e:	683a      	ldr	r2, [r7, #0]
 800a490:	f892 209e 	ldrb.w	r2, [r2, #158]	@ 0x9e
		pdata->VL53LX_p_028 /=
 800a494:	fb93 f2f2 	sdiv	r2, r3, r2
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	}

	LOG_FUNCTION_END(0);
}
 800a49e:	bf00      	nop
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <VL53LX_hist_remove_ambient_bins>:


void  VL53LX_hist_remove_ambient_bins(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b085      	sub	sp, #20
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]



	uint8_t bin = 0;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	73fb      	strb	r3, [r7, #15]
	uint8_t lc = 0;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	737b      	strb	r3, [r7, #13]



	if ((pdata->bin_seq[0] & 0x07) == 0x07) {
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	7b1b      	ldrb	r3, [r3, #12]
 800a4be:	f003 0307 	and.w	r3, r3, #7
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	d13a      	bne.n	800a53c <VL53LX_hist_remove_ambient_bins+0x96>

		i = 0;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	737b      	strb	r3, [r7, #13]
		for (lc = 0; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	73bb      	strb	r3, [r7, #14]
 800a4ce:	e01f      	b.n	800a510 <VL53LX_hist_remove_ambient_bins+0x6a>
			if ((pdata->bin_seq[lc] & 0x07) != 0x07) {
 800a4d0:	7bbb      	ldrb	r3, [r7, #14]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	7b1b      	ldrb	r3, [r3, #12]
 800a4d8:	f003 0307 	and.w	r3, r3, #7
 800a4dc:	2b07      	cmp	r3, #7
 800a4de:	d014      	beq.n	800a50a <VL53LX_hist_remove_ambient_bins+0x64>
				pdata->bin_seq[i] = pdata->bin_seq[lc];
 800a4e0:	7bba      	ldrb	r2, [r7, #14]
 800a4e2:	7b7b      	ldrb	r3, [r7, #13]
 800a4e4:	6879      	ldr	r1, [r7, #4]
 800a4e6:	440a      	add	r2, r1
 800a4e8:	7b11      	ldrb	r1, [r2, #12]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	460a      	mov	r2, r1
 800a4f0:	731a      	strb	r2, [r3, #12]
				pdata->bin_rep[i] = pdata->bin_rep[lc];
 800a4f2:	7bba      	ldrb	r2, [r7, #14]
 800a4f4:	7b7b      	ldrb	r3, [r7, #13]
 800a4f6:	6879      	ldr	r1, [r7, #4]
 800a4f8:	440a      	add	r2, r1
 800a4fa:	7c91      	ldrb	r1, [r2, #18]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	4413      	add	r3, r2
 800a500:	460a      	mov	r2, r1
 800a502:	749a      	strb	r2, [r3, #18]
				i++;
 800a504:	7b7b      	ldrb	r3, [r7, #13]
 800a506:	3301      	adds	r3, #1
 800a508:	737b      	strb	r3, [r7, #13]
		for (lc = 0; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800a50a:	7bbb      	ldrb	r3, [r7, #14]
 800a50c:	3301      	adds	r3, #1
 800a50e:	73bb      	strb	r3, [r7, #14]
 800a510:	7bbb      	ldrb	r3, [r7, #14]
 800a512:	2b05      	cmp	r3, #5
 800a514:	d9dc      	bls.n	800a4d0 <VL53LX_hist_remove_ambient_bins+0x2a>
			}
		}



		for (lc = i; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800a516:	7b7b      	ldrb	r3, [r7, #13]
 800a518:	73bb      	strb	r3, [r7, #14]
 800a51a:	e00c      	b.n	800a536 <VL53LX_hist_remove_ambient_bins+0x90>
			pdata->bin_seq[lc] = VL53LX_MAX_BIN_SEQUENCE_CODE + 1;
 800a51c:	7bbb      	ldrb	r3, [r7, #14]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	4413      	add	r3, r2
 800a522:	2210      	movs	r2, #16
 800a524:	731a      	strb	r2, [r3, #12]
			pdata->bin_rep[lc] = 0;
 800a526:	7bbb      	ldrb	r3, [r7, #14]
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	4413      	add	r3, r2
 800a52c:	2200      	movs	r2, #0
 800a52e:	749a      	strb	r2, [r3, #18]
		for (lc = i; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800a530:	7bbb      	ldrb	r3, [r7, #14]
 800a532:	3301      	adds	r3, #1
 800a534:	73bb      	strb	r3, [r7, #14]
 800a536:	7bbb      	ldrb	r3, [r7, #14]
 800a538:	2b05      	cmp	r3, #5
 800a53a:	d9ef      	bls.n	800a51c <VL53LX_hist_remove_ambient_bins+0x76>
		}
	}

	if (pdata->number_of_ambient_bins > 0) {
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	7adb      	ldrb	r3, [r3, #11]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d023      	beq.n	800a58c <VL53LX_hist_remove_ambient_bins+0xe6>


		for (bin = pdata->number_of_ambient_bins;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	7adb      	ldrb	r3, [r3, #11]
 800a548:	73fb      	strb	r3, [r7, #15]
 800a54a:	e00f      	b.n	800a56c <VL53LX_hist_remove_ambient_bins+0xc6>
				bin < pdata->VL53LX_p_020; bin++) {
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
				pdata->bin_data[bin];
 800a54c:	7bf9      	ldrb	r1, [r7, #15]
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
 800a54e:	7bfb      	ldrb	r3, [r7, #15]
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	7ad2      	ldrb	r2, [r2, #11]
 800a554:	1a9a      	subs	r2, r3, r2
				pdata->bin_data[bin];
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	3106      	adds	r1, #6
 800a55a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	3206      	adds	r2, #6
 800a562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				bin < pdata->VL53LX_p_020; bin++) {
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	3301      	adds	r3, #1
 800a56a:	73fb      	strb	r3, [r7, #15]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	7a5b      	ldrb	r3, [r3, #9]
 800a570:	7bfa      	ldrb	r2, [r7, #15]
 800a572:	429a      	cmp	r2, r3
 800a574:	d3ea      	bcc.n	800a54c <VL53LX_hist_remove_ambient_bins+0xa6>
		}


		pdata->VL53LX_p_021 =
				pdata->VL53LX_p_021 -
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	7a9a      	ldrb	r2, [r3, #10]
				pdata->number_of_ambient_bins;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	7adb      	ldrb	r3, [r3, #11]
				pdata->VL53LX_p_021 -
 800a57e:	1ad3      	subs	r3, r2, r3
 800a580:	b2da      	uxtb	r2, r3
		pdata->VL53LX_p_021 =
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	729a      	strb	r2, [r3, #10]
		pdata->number_of_ambient_bins = 0;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	72da      	strb	r2, [r3, #11]
	}
}
 800a58c:	bf00      	nop
 800a58e:	3714      	adds	r7, #20
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <VL53LX_calc_pll_period_mm>:


uint32_t VL53LX_calc_pll_period_mm(
	uint16_t fast_osc_frequency)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	4603      	mov	r3, r0
 800a5a0:	80fb      	strh	r3, [r7, #6]


	uint32_t pll_period_us = 0;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	60fb      	str	r3, [r7, #12]
	uint32_t pll_period_mm = 0;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	pll_period_us  = VL53LX_calc_pll_period_us(fast_osc_frequency);
 800a5aa:	88fb      	ldrh	r3, [r7, #6]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f7ff fd83 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 800a5b2:	60f8      	str	r0, [r7, #12]



	pll_period_mm =
			VL53LX_SPEED_OF_LIGHT_IN_AIR_DIV_8 *
			(pll_period_us >> 2);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	089b      	lsrs	r3, r3, #2
	pll_period_mm =
 800a5b8:	f249 2257 	movw	r2, #37463	@ 0x9257
 800a5bc:	fb02 f303 	mul.w	r3, r2, r3
 800a5c0:	60bb      	str	r3, [r7, #8]


	pll_period_mm = (pll_period_mm + (0x01<<15)) >> 16;
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800a5c8:	0c1b      	lsrs	r3, r3, #16
 800a5ca:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END(0);

	return pll_period_mm;
 800a5cc:	68bb      	ldr	r3, [r7, #8]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3710      	adds	r7, #16
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <VL53LX_rate_maths>:


uint16_t VL53LX_rate_maths(
	int32_t   VL53LX_p_018,
	uint32_t  time_us)
{
 800a5d6:	b480      	push	{r7}
 800a5d8:	b087      	sub	sp, #28
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
 800a5de:	6039      	str	r1, [r7, #0]


	uint32_t  tmp_int   = 0;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	617b      	str	r3, [r7, #20]
	uint32_t  frac_bits = 7;
 800a5e4:	2307      	movs	r3, #7
 800a5e6:	613b      	str	r3, [r7, #16]
	uint16_t  rate_mcps = 0;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	81fb      	strh	r3, [r7, #14]



	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_MAX)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5f2:	db03      	blt.n	800a5fc <VL53LX_rate_maths+0x26>
		tmp_int = VL53LX_SPAD_TOTAL_COUNT_MAX;
 800a5f4:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800a5f8:	617b      	str	r3, [r7, #20]
 800a5fa:	e004      	b.n	800a606 <VL53LX_rate_maths+0x30>
	else if (VL53LX_p_018 > 0)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	dd01      	ble.n	800a606 <VL53LX_rate_maths+0x30>
		tmp_int = (uint32_t)VL53LX_p_018;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	617b      	str	r3, [r7, #20]




	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_RES_THRES)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a60c:	dd02      	ble.n	800a614 <VL53LX_rate_maths+0x3e>
		frac_bits = 3;
 800a60e:	2303      	movs	r3, #3
 800a610:	613b      	str	r3, [r7, #16]
 800a612:	e001      	b.n	800a618 <VL53LX_rate_maths+0x42>
	else
		frac_bits = 7;
 800a614:	2307      	movs	r3, #7
 800a616:	613b      	str	r3, [r7, #16]


	if (time_us > 0)
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d009      	beq.n	800a632 <VL53LX_rate_maths+0x5c>
		tmp_int = ((tmp_int << frac_bits) + (time_us / 2)) / time_us;
 800a61e:	697a      	ldr	r2, [r7, #20]
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	409a      	lsls	r2, r3
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	085b      	lsrs	r3, r3, #1
 800a628:	441a      	add	r2, r3
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a630:	617b      	str	r3, [r7, #20]


	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_RES_THRES)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a638:	dd02      	ble.n	800a640 <VL53LX_rate_maths+0x6a>
		tmp_int = tmp_int << 4;
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	011b      	lsls	r3, r3, #4
 800a63e:	617b      	str	r3, [r7, #20]



	if (tmp_int > 0xFFFF)
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a646:	d302      	bcc.n	800a64e <VL53LX_rate_maths+0x78>
		tmp_int = 0xFFFF;
 800a648:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a64c:	617b      	str	r3, [r7, #20]

	rate_mcps =  (uint16_t)tmp_int;
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	81fb      	strh	r3, [r7, #14]

	return rate_mcps;
 800a652:	89fb      	ldrh	r3, [r7, #14]
}
 800a654:	4618      	mov	r0, r3
 800a656:	371c      	adds	r7, #28
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <VL53LX_rate_per_spad_maths>:
uint16_t VL53LX_rate_per_spad_maths(
	uint32_t  frac_bits,
	uint32_t  peak_count_rate,
	uint16_t  num_spads,
	uint32_t  max_output_value)
{
 800a660:	b480      	push	{r7}
 800a662:	b087      	sub	sp, #28
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	603b      	str	r3, [r7, #0]
 800a66c:	4613      	mov	r3, r2
 800a66e:	80fb      	strh	r3, [r7, #6]

	uint32_t  tmp_int   = 0;
 800a670:	2300      	movs	r3, #0
 800a672:	617b      	str	r3, [r7, #20]


	uint16_t  rate_per_spad = 0;
 800a674:	2300      	movs	r3, #0
 800a676:	827b      	strh	r3, [r7, #18]





	if (num_spads > 0) {
 800a678:	88fb      	ldrh	r3, [r7, #6]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d010      	beq.n	800a6a0 <VL53LX_rate_per_spad_maths+0x40>
		tmp_int = (peak_count_rate << 8) << frac_bits;
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	021a      	lsls	r2, r3, #8
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	fa02 f303 	lsl.w	r3, r2, r3
 800a688:	617b      	str	r3, [r7, #20]
		tmp_int = (tmp_int +
			((uint32_t)num_spads / 2)) /
 800a68a:	88fb      	ldrh	r3, [r7, #6]
 800a68c:	085b      	lsrs	r3, r3, #1
 800a68e:	b29b      	uxth	r3, r3
 800a690:	461a      	mov	r2, r3
		tmp_int = (tmp_int +
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	441a      	add	r2, r3
				(uint32_t)num_spads;
 800a696:	88fb      	ldrh	r3, [r7, #6]
		tmp_int = (tmp_int +
 800a698:	fbb2 f3f3 	udiv	r3, r2, r3
 800a69c:	617b      	str	r3, [r7, #20]
 800a69e:	e004      	b.n	800a6aa <VL53LX_rate_per_spad_maths+0x4a>
	} else {
		tmp_int = ((peak_count_rate) << frac_bits);
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a8:	617b      	str	r3, [r7, #20]
	}



	if (tmp_int > max_output_value)
 800a6aa:	697a      	ldr	r2, [r7, #20]
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d901      	bls.n	800a6b6 <VL53LX_rate_per_spad_maths+0x56>
		tmp_int = max_output_value;
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	617b      	str	r3, [r7, #20]

	rate_per_spad = (uint16_t)tmp_int;
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	827b      	strh	r3, [r7, #18]

	return rate_per_spad;
 800a6ba:	8a7b      	ldrh	r3, [r7, #18]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	371c      	adds	r7, #28
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <VL53LX_range_maths>:
	uint16_t  VL53LX_p_014,
	uint16_t  zero_distance_phase,
	uint8_t   fractional_bits,
	int32_t   gain_factor,
	int32_t   range_offset_mm)
{
 800a6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6cc:	b093      	sub	sp, #76	@ 0x4c
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	461e      	mov	r6, r3
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a6da:	4613      	mov	r3, r2
 800a6dc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a6de:	4633      	mov	r3, r6
 800a6e0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29


	uint32_t    pll_period_us = 0;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	643b      	str	r3, [r7, #64]	@ 0x40
	int64_t     tmp_long_int  = 0;
 800a6e8:	f04f 0200 	mov.w	r2, #0
 800a6ec:	f04f 0300 	mov.w	r3, #0
 800a6f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	int32_t     range_mm      = 0;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	647b      	str	r3, [r7, #68]	@ 0x44
	int32_t     range_mm_10   = 0;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	637b      	str	r3, [r7, #52]	@ 0x34



	pll_period_us  = VL53LX_calc_pll_period_us(fast_osc_frequency);
 800a6fc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7ff fcda 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 800a704:	6438      	str	r0, [r7, #64]	@ 0x40



	tmp_long_int = (int64_t)VL53LX_p_014 - (int64_t)zero_distance_phase;
 800a706:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a708:	2200      	movs	r2, #0
 800a70a:	623b      	str	r3, [r7, #32]
 800a70c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a70e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a710:	2200      	movs	r2, #0
 800a712:	61bb      	str	r3, [r7, #24]
 800a714:	61fa      	str	r2, [r7, #28]
 800a716:	6a3b      	ldr	r3, [r7, #32]
 800a718:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a71c:	4602      	mov	r2, r0
 800a71e:	1a9b      	subs	r3, r3, r2
 800a720:	613b      	str	r3, [r7, #16]
 800a722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a724:	460a      	mov	r2, r1
 800a726:	eb63 0302 	sbc.w	r3, r3, r2
 800a72a:	617b      	str	r3, [r7, #20]
 800a72c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a730:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int * (int64_t)pll_period_us;
 800a734:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a736:	2200      	movs	r2, #0
 800a738:	469a      	mov	sl, r3
 800a73a:	4693      	mov	fp, r2
 800a73c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a73e:	fb0a f203 	mul.w	r2, sl, r3
 800a742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a744:	fb0b f303 	mul.w	r3, fp, r3
 800a748:	4413      	add	r3, r2
 800a74a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a74c:	fba2 890a 	umull	r8, r9, r2, sl
 800a750:	444b      	add	r3, r9
 800a752:	4699      	mov	r9, r3
 800a754:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38
 800a758:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int / (0x01 << 9);
 800a75c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a760:	2b00      	cmp	r3, #0
 800a762:	da08      	bge.n	800a776 <VL53LX_range_maths+0xae>
 800a764:	f240 11ff 	movw	r1, #511	@ 0x1ff
 800a768:	1851      	adds	r1, r2, r1
 800a76a:	60b9      	str	r1, [r7, #8]
 800a76c:	f143 0300 	adc.w	r3, r3, #0
 800a770:	60fb      	str	r3, [r7, #12]
 800a772:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a776:	f04f 0000 	mov.w	r0, #0
 800a77a:	f04f 0100 	mov.w	r1, #0
 800a77e:	0a50      	lsrs	r0, r2, #9
 800a780:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800a784:	1259      	asrs	r1, r3, #9
 800a786:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int * VL53LX_SPEED_OF_LIGHT_IN_AIR_DIV_8;
 800a78a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a78c:	f249 2257 	movw	r2, #37463	@ 0x9257
 800a790:	fb03 f202 	mul.w	r2, r3, r2
 800a794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a796:	2100      	movs	r1, #0
 800a798:	fb01 f303 	mul.w	r3, r1, r3
 800a79c:	4413      	add	r3, r2
 800a79e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7a0:	f249 2157 	movw	r1, #37463	@ 0x9257
 800a7a4:	fba2 4501 	umull	r4, r5, r2, r1
 800a7a8:	442b      	add	r3, r5
 800a7aa:	461d      	mov	r5, r3
 800a7ac:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 800a7b0:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int / (0x01 << 22);
 800a7b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	da07      	bge.n	800a7cc <VL53LX_range_maths+0x104>
 800a7bc:	4935      	ldr	r1, [pc, #212]	@ (800a894 <VL53LX_range_maths+0x1cc>)
 800a7be:	1851      	adds	r1, r2, r1
 800a7c0:	6039      	str	r1, [r7, #0]
 800a7c2:	f143 0300 	adc.w	r3, r3, #0
 800a7c6:	607b      	str	r3, [r7, #4]
 800a7c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7cc:	f04f 0000 	mov.w	r0, #0
 800a7d0:	f04f 0100 	mov.w	r1, #0
 800a7d4:	0d90      	lsrs	r0, r2, #22
 800a7d6:	ea40 2083 	orr.w	r0, r0, r3, lsl #10
 800a7da:	1599      	asrs	r1, r3, #22
 800a7dc:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38


	range_mm  = (int32_t)tmp_long_int + range_offset_mm;
 800a7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a7e4:	4413      	add	r3, r2
 800a7e6:	647b      	str	r3, [r7, #68]	@ 0x44


	range_mm *= gain_factor;
 800a7e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a7ec:	fb02 f303 	mul.w	r3, r2, r3
 800a7f0:	647b      	str	r3, [r7, #68]	@ 0x44
	range_mm += 0x0400;
 800a7f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7f8:	647b      	str	r3, [r7, #68]	@ 0x44
	range_mm /= 0x0800;
 800a7fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	da01      	bge.n	800a804 <VL53LX_range_maths+0x13c>
 800a800:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800a804:	12db      	asrs	r3, r3, #11
 800a806:	647b      	str	r3, [r7, #68]	@ 0x44


	if (fractional_bits == 0) {
 800a808:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d130      	bne.n	800a872 <VL53LX_range_maths+0x1aa>
		range_mm_10 = range_mm * 10;
 800a810:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a812:	4613      	mov	r3, r2
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	4413      	add	r3, r2
 800a818:	005b      	lsls	r3, r3, #1
 800a81a:	637b      	str	r3, [r7, #52]	@ 0x34
		range_mm_10 = range_mm_10 / (0x01 << 2);
 800a81c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a81e:	2b00      	cmp	r3, #0
 800a820:	da00      	bge.n	800a824 <VL53LX_range_maths+0x15c>
 800a822:	3303      	adds	r3, #3
 800a824:	109b      	asrs	r3, r3, #2
 800a826:	637b      	str	r3, [r7, #52]	@ 0x34
		if ((range_mm_10 % 10) < 5)
 800a828:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a82a:	4b1b      	ldr	r3, [pc, #108]	@ (800a898 <VL53LX_range_maths+0x1d0>)
 800a82c:	fb83 2301 	smull	r2, r3, r3, r1
 800a830:	109a      	asrs	r2, r3, #2
 800a832:	17cb      	asrs	r3, r1, #31
 800a834:	1ad2      	subs	r2, r2, r3
 800a836:	4613      	mov	r3, r2
 800a838:	009b      	lsls	r3, r3, #2
 800a83a:	4413      	add	r3, r2
 800a83c:	005b      	lsls	r3, r3, #1
 800a83e:	1aca      	subs	r2, r1, r3
 800a840:	2a04      	cmp	r2, #4
 800a842:	dc09      	bgt.n	800a858 <VL53LX_range_maths+0x190>
			range_mm = (int16_t)(range_mm_10 / 10);
 800a844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a846:	4a14      	ldr	r2, [pc, #80]	@ (800a898 <VL53LX_range_maths+0x1d0>)
 800a848:	fb82 1203 	smull	r1, r2, r2, r3
 800a84c:	1092      	asrs	r2, r2, #2
 800a84e:	17db      	asrs	r3, r3, #31
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	b21b      	sxth	r3, r3
 800a854:	647b      	str	r3, [r7, #68]	@ 0x44
 800a856:	e016      	b.n	800a886 <VL53LX_range_maths+0x1be>
		else
			range_mm = (int16_t)(range_mm_10 / 10 + 1);
 800a858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a85a:	4a0f      	ldr	r2, [pc, #60]	@ (800a898 <VL53LX_range_maths+0x1d0>)
 800a85c:	fb82 1203 	smull	r1, r2, r2, r3
 800a860:	1092      	asrs	r2, r2, #2
 800a862:	17db      	asrs	r3, r3, #31
 800a864:	1ad3      	subs	r3, r2, r3
 800a866:	b29b      	uxth	r3, r3
 800a868:	3301      	adds	r3, #1
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	b21b      	sxth	r3, r3
 800a86e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a870:	e009      	b.n	800a886 <VL53LX_range_maths+0x1be>
	} else if (fractional_bits == 1)
 800a872:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a876:	2b01      	cmp	r3, #1
 800a878:	d105      	bne.n	800a886 <VL53LX_range_maths+0x1be>
		range_mm = range_mm / (0x01 << 1);
 800a87a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	da00      	bge.n	800a882 <VL53LX_range_maths+0x1ba>
 800a880:	3301      	adds	r3, #1
 800a882:	105b      	asrs	r3, r3, #1
 800a884:	647b      	str	r3, [r7, #68]	@ 0x44

	return range_mm;
 800a886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800a888:	4618      	mov	r0, r3
 800a88a:	374c      	adds	r7, #76	@ 0x4c
 800a88c:	46bd      	mov	sp, r7
 800a88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a892:	bf00      	nop
 800a894:	003fffff 	.word	0x003fffff
 800a898:	66666667 	.word	0x66666667

0800a89c <VL53LX_decode_vcsel_period>:


uint8_t VL53LX_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b085      	sub	sp, #20
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	71fb      	strb	r3, [r7, #7]


	uint8_t VL53LX_p_030 = 0;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73fb      	strb	r3, [r7, #15]

	VL53LX_p_030 = (vcsel_period_reg + 1) << 1;
 800a8aa:	79fb      	ldrb	r3, [r7, #7]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	005b      	lsls	r3, r3, #1
 800a8b2:	73fb      	strb	r3, [r7, #15]

	return VL53LX_p_030;
 800a8b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <VL53LX_copy_xtalk_bin_data_to_histogram_data_struct>:


void VL53LX_copy_xtalk_bin_data_to_histogram_data_struct(
		VL53LX_xtalk_histogram_shape_t *pxtalk,
		VL53LX_histogram_bin_data_t    *phist)
{
 800a8c2:	b480      	push	{r7}
 800a8c4:	b083      	sub	sp, #12
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
 800a8ca:	6039      	str	r1, [r7, #0]


	phist->cal_config__vcsel_start =
			pxtalk->cal_config__vcsel_start;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
	phist->cal_config__vcsel_start =
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	phist->VL53LX_p_015 =
			pxtalk->VL53LX_p_015;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
	phist->VL53LX_p_015 =
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
	phist->VL53LX_p_019 =
			pxtalk->VL53LX_p_019;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	7a1a      	ldrb	r2, [r3, #8]
	phist->VL53LX_p_019 =
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	721a      	strb	r2, [r3, #8]

	phist->phasecal_result__reference_phase   =
			pxtalk->phasecal_result__reference_phase;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
	phist->phasecal_result__reference_phase   =
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	phist->phasecal_result__vcsel_start       =
			pxtalk->phasecal_result__vcsel_start;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
	phist->phasecal_result__vcsel_start       =
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	phist->vcsel_width =
			pxtalk->vcsel_width;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
	phist->vcsel_width =
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	phist->zero_distance_phase =
			pxtalk->zero_distance_phase;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
	phist->zero_distance_phase =
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

	phist->zone_id      = pxtalk->zone_id;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	781a      	ldrb	r2, [r3, #0]
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	709a      	strb	r2, [r3, #2]
	phist->VL53LX_p_020  = pxtalk->VL53LX_p_020;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	7a5a      	ldrb	r2, [r3, #9]
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	725a      	strb	r2, [r3, #9]
	phist->time_stamp   = pxtalk->time_stamp;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	605a      	str	r2, [r3, #4]
}
 800a932:	bf00      	nop
 800a934:	370c      	adds	r7, #12
 800a936:	46bd      	mov	sp, r7
 800a938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93c:	4770      	bx	lr

0800a93e <VL53LX_init_histogram_bin_data_struct>:

void VL53LX_init_histogram_bin_data_struct(
	int32_t                      bin_value,
	uint16_t                     VL53LX_p_021,
	VL53LX_histogram_bin_data_t *pdata)
{
 800a93e:	b480      	push	{r7}
 800a940:	b087      	sub	sp, #28
 800a942:	af00      	add	r7, sp, #0
 800a944:	60f8      	str	r0, [r7, #12]
 800a946:	460b      	mov	r3, r1
 800a948:	607a      	str	r2, [r7, #4]
 800a94a:	817b      	strh	r3, [r7, #10]



	uint16_t          i = 0;
 800a94c:	2300      	movs	r3, #0
 800a94e:	82fb      	strh	r3, [r7, #22]

	pdata->cfg_device_state          = VL53LX_DEVICESTATE_SW_STANDBY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2203      	movs	r2, #3
 800a954:	701a      	strb	r2, [r3, #0]
	pdata->rd_device_state           = VL53LX_DEVICESTATE_SW_STANDBY;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2203      	movs	r2, #3
 800a95a:	705a      	strb	r2, [r3, #1]

	pdata->zone_id                   = 0;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	709a      	strb	r2, [r3, #2]
	pdata->time_stamp                = 0;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2200      	movs	r2, #0
 800a966:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_019                 = 0;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020               = VL53LX_HISTOGRAM_BUFFER_SIZE;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2218      	movs	r2, #24
 800a972:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021            = (uint8_t)VL53LX_p_021;
 800a974:	897b      	ldrh	r3, [r7, #10]
 800a976:	b2da      	uxtb	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	729a      	strb	r2, [r3, #10]
	pdata->number_of_ambient_bins    = 0;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	72da      	strb	r2, [r3, #11]

	pdata->result__interrupt_status           = 0;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	pdata->result__range_status               = 0;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	pdata->result__report_status              = 0;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2200      	movs	r2, #0
 800a996:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	pdata->result__stream_count               = 0;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b

	pdata->result__dss_actual_effective_spads = 0;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	pdata->phasecal_result__reference_phase   = 0;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	pdata->phasecal_result__vcsel_start       = 0;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	pdata->cal_config__vcsel_start            = 0;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

	pdata->vcsel_width                        = 0;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	pdata->VL53LX_p_005                       = 0;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	pdata->VL53LX_p_015                = 0;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
	pdata->total_periods_elapsed              = 0;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	pdata->min_bin_value                      = 0;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	pdata->max_bin_value                      = 0;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	pdata->zero_distance_phase                = 0;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
	pdata->number_of_ambient_samples          = 0;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	pdata->ambient_events_sum                 = 0;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	pdata->VL53LX_p_028             = 0;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800aa12:	2300      	movs	r3, #0
 800aa14:	82fb      	strh	r3, [r7, #22]
 800aa16:	e009      	b.n	800aa2c <VL53LX_init_histogram_bin_data_struct+0xee>
		pdata->bin_seq[i] = (uint8_t)i;
 800aa18:	8afb      	ldrh	r3, [r7, #22]
 800aa1a:	8afa      	ldrh	r2, [r7, #22]
 800aa1c:	b2d1      	uxtb	r1, r2
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	4413      	add	r3, r2
 800aa22:	460a      	mov	r2, r1
 800aa24:	731a      	strb	r2, [r3, #12]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800aa26:	8afb      	ldrh	r3, [r7, #22]
 800aa28:	3301      	adds	r3, #1
 800aa2a:	82fb      	strh	r3, [r7, #22]
 800aa2c:	8afb      	ldrh	r3, [r7, #22]
 800aa2e:	2b05      	cmp	r3, #5
 800aa30:	d9f2      	bls.n	800aa18 <VL53LX_init_histogram_bin_data_struct+0xda>

	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800aa32:	2300      	movs	r3, #0
 800aa34:	82fb      	strh	r3, [r7, #22]
 800aa36:	e007      	b.n	800aa48 <VL53LX_init_histogram_bin_data_struct+0x10a>
		pdata->bin_rep[i] = 1;
 800aa38:	8afb      	ldrh	r3, [r7, #22]
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	2201      	movs	r2, #1
 800aa40:	749a      	strb	r2, [r3, #18]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800aa42:	8afb      	ldrh	r3, [r7, #22]
 800aa44:	3301      	adds	r3, #1
 800aa46:	82fb      	strh	r3, [r7, #22]
 800aa48:	8afb      	ldrh	r3, [r7, #22]
 800aa4a:	2b05      	cmp	r3, #5
 800aa4c:	d9f4      	bls.n	800aa38 <VL53LX_init_histogram_bin_data_struct+0xfa>


	for (i = 0; i < VL53LX_HISTOGRAM_BUFFER_SIZE; i++)
 800aa4e:	2300      	movs	r3, #0
 800aa50:	82fb      	strh	r3, [r7, #22]
 800aa52:	e013      	b.n	800aa7c <VL53LX_init_histogram_bin_data_struct+0x13e>
		if (i < VL53LX_p_021)
 800aa54:	8afa      	ldrh	r2, [r7, #22]
 800aa56:	897b      	ldrh	r3, [r7, #10]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d206      	bcs.n	800aa6a <VL53LX_init_histogram_bin_data_struct+0x12c>
			pdata->bin_data[i] = bin_value;
 800aa5c:	8afa      	ldrh	r2, [r7, #22]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	3206      	adds	r2, #6
 800aa62:	68f9      	ldr	r1, [r7, #12]
 800aa64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aa68:	e005      	b.n	800aa76 <VL53LX_init_histogram_bin_data_struct+0x138>
		else
			pdata->bin_data[i] = 0;
 800aa6a:	8afa      	ldrh	r2, [r7, #22]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	3206      	adds	r2, #6
 800aa70:	2100      	movs	r1, #0
 800aa72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < VL53LX_HISTOGRAM_BUFFER_SIZE; i++)
 800aa76:	8afb      	ldrh	r3, [r7, #22]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	82fb      	strh	r3, [r7, #22]
 800aa7c:	8afb      	ldrh	r3, [r7, #22]
 800aa7e:	2b17      	cmp	r3, #23
 800aa80:	d9e8      	bls.n	800aa54 <VL53LX_init_histogram_bin_data_struct+0x116>


}
 800aa82:	bf00      	nop
 800aa84:	bf00      	nop
 800aa86:	371c      	adds	r7, #28
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <VL53LX_decode_row_col>:

void VL53LX_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b085      	sub	sp, #20
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	4603      	mov	r3, r0
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	607a      	str	r2, [r7, #4]
 800aa9c:	73fb      	strb	r3, [r7, #15]



	if (spad_number > 127) {
 800aa9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	da10      	bge.n	800aac8 <VL53LX_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800aaa6:	7bfb      	ldrb	r3, [r7, #15]
 800aaa8:	43db      	mvns	r3, r3
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	f003 0307 	and.w	r3, r3, #7
 800aab0:	b2db      	uxtb	r3, r3
 800aab2:	3308      	adds	r3, #8
 800aab4:	b2da      	uxtb	r2, r3
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800aaba:	7bfb      	ldrb	r3, [r7, #15]
 800aabc:	3b80      	subs	r3, #128	@ 0x80
 800aabe:	10db      	asrs	r3, r3, #3
 800aac0:	b2da      	uxtb	r2, r3
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800aac6:	e00c      	b.n	800aae2 <VL53LX_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800aac8:	7bfb      	ldrb	r3, [r7, #15]
 800aaca:	f003 0307 	and.w	r3, r3, #7
 800aace:	b2da      	uxtb	r2, r3
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
 800aad6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800aada:	10db      	asrs	r3, r3, #3
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	701a      	strb	r2, [r3, #0]
}
 800aae2:	bf00      	nop
 800aae4:	3714      	adds	r7, #20
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr

0800aaee <VL53LX_hist_find_min_max_bin_values>:


void  VL53LX_hist_find_min_max_bin_values(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800aaee:	b480      	push	{r7}
 800aaf0:	b085      	sub	sp, #20
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]


	uint8_t  bin            = 0;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	for (bin = 0; bin < pdata->VL53LX_p_021; bin++) {
 800aafa:	2300      	movs	r3, #0
 800aafc:	73fb      	strb	r3, [r7, #15]
 800aafe:	e02c      	b.n	800ab5a <VL53LX_hist_find_min_max_bin_values+0x6c>

		if (bin == 0 || pdata->min_bin_value >= pdata->bin_data[bin])
 800ab00:	7bfb      	ldrb	r3, [r7, #15]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d009      	beq.n	800ab1a <VL53LX_hist_find_min_max_bin_values+0x2c>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800ab0c:	7bf9      	ldrb	r1, [r7, #15]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	3106      	adds	r1, #6
 800ab12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab16:	429a      	cmp	r2, r3
 800ab18:	db07      	blt.n	800ab2a <VL53LX_hist_find_min_max_bin_values+0x3c>
			pdata->min_bin_value = pdata->bin_data[bin];
 800ab1a:	7bfa      	ldrb	r2, [r7, #15]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	3206      	adds	r2, #6
 800ab20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

		if (bin == 0 || pdata->max_bin_value <= pdata->bin_data[bin])
 800ab2a:	7bfb      	ldrb	r3, [r7, #15]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d009      	beq.n	800ab44 <VL53LX_hist_find_min_max_bin_values+0x56>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800ab36:	7bf9      	ldrb	r1, [r7, #15]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	3106      	adds	r1, #6
 800ab3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	dc07      	bgt.n	800ab54 <VL53LX_hist_find_min_max_bin_values+0x66>
			pdata->max_bin_value = pdata->bin_data[bin];
 800ab44:	7bfa      	ldrb	r2, [r7, #15]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	3206      	adds	r2, #6
 800ab4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	for (bin = 0; bin < pdata->VL53LX_p_021; bin++) {
 800ab54:	7bfb      	ldrb	r3, [r7, #15]
 800ab56:	3301      	adds	r3, #1
 800ab58:	73fb      	strb	r3, [r7, #15]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	7a9b      	ldrb	r3, [r3, #10]
 800ab5e:	7bfa      	ldrb	r2, [r7, #15]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d3cd      	bcc.n	800ab00 <VL53LX_hist_find_min_max_bin_values+0x12>

	}

	LOG_FUNCTION_END(0);

}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <VL53LX_hist_estimate_ambient_from_ambient_bins>:


void  VL53LX_hist_estimate_ambient_from_ambient_bins(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800ab72:	b480      	push	{r7}
 800ab74:	b085      	sub	sp, #20
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]


	uint8_t  bin            = 0;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (pdata->number_of_ambient_bins > 0) {
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	7adb      	ldrb	r3, [r3, #11]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d03a      	beq.n	800abfc <VL53LX_hist_estimate_ambient_from_ambient_bins+0x8a>

		pdata->number_of_ambient_samples =
			pdata->number_of_ambient_bins;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	7ada      	ldrb	r2, [r3, #11]
		pdata->number_of_ambient_samples =
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e



		pdata->ambient_events_sum = 0;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2200      	movs	r2, #0
 800ab94:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		for (bin = 0; bin < pdata->number_of_ambient_bins; bin++)
 800ab98:	2300      	movs	r3, #0
 800ab9a:	73fb      	strb	r3, [r7, #15]
 800ab9c:	e00e      	b.n	800abbc <VL53LX_hist_estimate_ambient_from_ambient_bins+0x4a>
			pdata->ambient_events_sum += pdata->bin_data[bin];
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800aba4:	7bf9      	ldrb	r1, [r7, #15]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	3106      	adds	r1, #6
 800abaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800abae:	441a      	add	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		for (bin = 0; bin < pdata->number_of_ambient_bins; bin++)
 800abb6:	7bfb      	ldrb	r3, [r7, #15]
 800abb8:	3301      	adds	r3, #1
 800abba:	73fb      	strb	r3, [r7, #15]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	7adb      	ldrb	r3, [r3, #11]
 800abc0:	7bfa      	ldrb	r2, [r7, #15]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d3eb      	bcc.n	800ab9e <VL53LX_hist_estimate_ambient_from_ambient_bins+0x2c>

		pdata->VL53LX_p_028 = pdata->ambient_events_sum;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 +=
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				((int32_t)pdata->number_of_ambient_bins / 2);
 800abd8:	687a      	ldr	r2, [r7, #4]
 800abda:	7ad2      	ldrb	r2, [r2, #11]
 800abdc:	0852      	lsrs	r2, r2, #1
 800abde:	b2d2      	uxtb	r2, r2
		pdata->VL53LX_p_028 +=
 800abe0:	441a      	add	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 /=
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			(int32_t)pdata->number_of_ambient_bins;
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	7ad2      	ldrb	r2, [r2, #11]
		pdata->VL53LX_p_028 /=
 800abf2:	fb93 f2f2 	sdiv	r2, r3, r2
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

	}

	LOG_FUNCTION_END(0);
}
 800abfc:	bf00      	nop
 800abfe:	3714      	adds	r7, #20
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <VL53LX_f_001>:
	VL53LX_dmax_calibration_data_t	     *pcal,
	VL53LX_hist_gen3_dmax_config_t	     *pcfg,
	VL53LX_histogram_bin_data_t          *pbins,
	VL53LX_hist_gen3_dmax_private_data_t *pdata,
	int16_t                              *pambient_dmax_mm)
{
 800ac08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac0c:	b0ca      	sub	sp, #296	@ 0x128
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 800ac14:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800ac18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106



	VL53LX_Error status  = VL53LX_ERROR_NONE;
 800ac22:	2300      	movs	r3, #0
 800ac24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint32_t    pll_period_us       = 0;
 800ac28:	2300      	movs	r3, #0
 800ac2a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	uint32_t    periods_elapsed     = 0;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint32_t    tmp32               = 0;
 800ac34:	2300      	movs	r3, #0
 800ac36:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	uint64_t    tmp64               = 0;
 800ac3a:	f04f 0200 	mov.w	r2, #0
 800ac3e:	f04f 0300 	mov.w	r3, #0
 800ac42:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	uint32_t    amb_thres_delta     = 0;
 800ac46:	2300      	movs	r3, #0
 800ac48:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	LOG_FUNCTION_START("");



	pdata->VL53LX_p_004     = 0x0000;
 800ac4c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac50:	2300      	movs	r3, #0
 800ac52:	8353      	strh	r3, [r2, #26]
	pdata->VL53LX_p_033 = 0x0000;
 800ac54:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac58:	2300      	movs	r3, #0
 800ac5a:	6153      	str	r3, [r2, #20]
	pdata->VL53LX_p_034          = 0x0000;
 800ac5c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac60:	2300      	movs	r3, #0
 800ac62:	8313      	strh	r3, [r2, #24]
	pdata->VL53LX_p_009    = 0x0000;
 800ac64:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac68:	2300      	movs	r3, #0
 800ac6a:	6113      	str	r3, [r2, #16]
	pdata->VL53LX_p_028     = 0x0000;
 800ac6c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac70:	2300      	movs	r3, #0
 800ac72:	61d3      	str	r3, [r2, #28]
	pdata->VL53LX_p_035 = 0x0000;
 800ac74:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac78:	2300      	movs	r3, #0
 800ac7a:	6213      	str	r3, [r2, #32]
	pdata->VL53LX_p_036             = 0;
 800ac7c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac80:	2300      	movs	r3, #0
 800ac82:	8493      	strh	r3, [r2, #36]	@ 0x24
	pdata->VL53LX_p_022            = 0;
 800ac84:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ac88:	2300      	movs	r3, #0
 800ac8a:	84d3      	strh	r3, [r2, #38]	@ 0x26

	*pambient_dmax_mm  = 0;
 800ac8c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800ac90:	2300      	movs	r3, #0
 800ac92:	8013      	strh	r3, [r2, #0]


	if ((pbins->VL53LX_p_015        != 0) &&
 800ac94:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ac98:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f000 80e1 	beq.w	800ae64 <VL53LX_f_001+0x25c>
		(pbins->total_periods_elapsed      != 0)) {
 800aca2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800aca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((pbins->VL53LX_p_015        != 0) &&
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80da 	beq.w	800ae64 <VL53LX_f_001+0x25c>



		pll_period_us   =
			VL53LX_calc_pll_period_us(pbins->VL53LX_p_015);
 800acb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800acb4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800acb8:	4618      	mov	r0, r3
 800acba:	f7ff f9fd 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 800acbe:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110



		periods_elapsed = pbins->total_periods_elapsed + 1;
 800acc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800acc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acca:	3301      	adds	r3, #1
 800accc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c



		pdata->VL53LX_p_037  =
			VL53LX_duration_maths(
 800acd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800acd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800acd8:	2110      	movs	r1, #16
 800acda:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800acde:	f7ff fa02 	bl	800a0e6 <VL53LX_duration_maths>
 800ace2:	4602      	mov	r2, r0
		pdata->VL53LX_p_037  =
 800ace4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ace8:	601a      	str	r2, [r3, #0]
				VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
				periods_elapsed);


		pdata->VL53LX_p_034 =
			VL53LX_rate_maths(
 800acea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800acee:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800acf2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4619      	mov	r1, r3
 800acfa:	4610      	mov	r0, r2
 800acfc:	f7ff fc6b 	bl	800a5d6 <VL53LX_rate_maths>
 800ad00:	4603      	mov	r3, r0
		pdata->VL53LX_p_034 =
 800ad02:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ad06:	8313      	strh	r3, [r2, #24]
				pdata->VL53LX_p_037);



		pdata->VL53LX_p_033   =
			VL53LX_events_per_spad_maths(
 800ad08:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ad0c:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800ad10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ad14:	f8b3 107c 	ldrh.w	r1, [r3, #124]	@ 0x7c
 800ad18:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	461a      	mov	r2, r3
 800ad20:	f7ff fa3a 	bl	800a198 <VL53LX_events_per_spad_maths>
 800ad24:	4602      	mov	r2, r0
		pdata->VL53LX_p_033   =
 800ad26:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ad2a:	615a      	str	r2, [r3, #20]
				pbins->result__dss_actual_effective_spads,
				pdata->VL53LX_p_037);



		pdata->VL53LX_p_038 = pcfg->max_effective_spads;
 800ad2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad30:	8adb      	ldrh	r3, [r3, #22]
 800ad32:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ad36:	8193      	strh	r3, [r2, #12]
		pdata->VL53LX_p_004  = pcfg->max_effective_spads;
 800ad38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad3c:	8adb      	ldrh	r3, [r3, #22]
 800ad3e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ad42:	8353      	strh	r3, [r2, #26]

		if (pdata->VL53LX_p_033 > 0) {
 800ad44:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ad48:	695b      	ldr	r3, [r3, #20]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	f000 808a 	beq.w	800ae64 <VL53LX_f_001+0x25c>
			tmp64   =
			(uint64_t)pcfg->dss_config__target_total_rate_mcps;
 800ad50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad54:	8b1b      	ldrh	r3, [r3, #24]
			tmp64   =
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	2200      	movs	r2, #0
 800ad5a:	461c      	mov	r4, r3
 800ad5c:	4615      	mov	r5, r2
 800ad5e:	e9c7 4546 	strd	r4, r5, [r7, #280]	@ 0x118
			tmp64  *= 1000;
 800ad62:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 800ad66:	4622      	mov	r2, r4
 800ad68:	462b      	mov	r3, r5
 800ad6a:	f04f 0000 	mov.w	r0, #0
 800ad6e:	f04f 0100 	mov.w	r1, #0
 800ad72:	0159      	lsls	r1, r3, #5
 800ad74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ad78:	0150      	lsls	r0, r2, #5
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	ebb2 0804 	subs.w	r8, r2, r4
 800ad82:	eb63 0905 	sbc.w	r9, r3, r5
 800ad86:	f04f 0200 	mov.w	r2, #0
 800ad8a:	f04f 0300 	mov.w	r3, #0
 800ad8e:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800ad92:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800ad96:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800ad9a:	4690      	mov	r8, r2
 800ad9c:	4699      	mov	r9, r3
 800ad9e:	eb18 0a04 	adds.w	sl, r8, r4
 800ada2:	eb49 0b05 	adc.w	fp, r9, r5
 800ada6:	f04f 0200 	mov.w	r2, #0
 800adaa:	f04f 0300 	mov.w	r3, #0
 800adae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800adb2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800adb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800adba:	4692      	mov	sl, r2
 800adbc:	469b      	mov	fp, r3
 800adbe:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
			tmp64 <<= (11+1);
 800adc2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800adc6:	f04f 0000 	mov.w	r0, #0
 800adca:	f04f 0100 	mov.w	r1, #0
 800adce:	0319      	lsls	r1, r3, #12
 800add0:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 800add4:	0310      	lsls	r0, r2, #12
 800add6:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118
			tmp32 = pdata->VL53LX_p_033/2;
 800adda:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800adde:	695b      	ldr	r3, [r3, #20]
 800ade0:	085b      	lsrs	r3, r3, #1
 800ade2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			tmp64 += (uint64_t)tmp32;
 800ade6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800adea:	2200      	movs	r2, #0
 800adec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800adf0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800adf4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800adf8:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800adfc:	4621      	mov	r1, r4
 800adfe:	1851      	adds	r1, r2, r1
 800ae00:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ae02:	4629      	mov	r1, r5
 800ae04:	eb43 0101 	adc.w	r1, r3, r1
 800ae08:	65f9      	str	r1, [r7, #92]	@ 0x5c
 800ae0a:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	@ 0x58
 800ae0e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
			tmp64 = do_division_u(tmp64,
 800ae12:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ae1e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ae22:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 800ae26:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800ae2a:	f7f5 fb01 	bl	8000430 <__aeabi_uldivmod>
 800ae2e:	4602      	mov	r2, r0
 800ae30:	460b      	mov	r3, r1
 800ae32:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
				(uint64_t)pdata->VL53LX_p_033);

			if (tmp64 < (uint64_t)pcfg->max_effective_spads)
 800ae36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ae3a:	8adb      	ldrh	r3, [r3, #22]
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ae44:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800ae48:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800ae4c:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800ae50:	4621      	mov	r1, r4
 800ae52:	428a      	cmp	r2, r1
 800ae54:	4629      	mov	r1, r5
 800ae56:	418b      	sbcs	r3, r1
 800ae58:	d204      	bcs.n	800ae64 <VL53LX_f_001+0x25c>
				pdata->VL53LX_p_004 = (uint16_t)tmp64;
 800ae5a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800ae5e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800ae62:	8353      	strh	r3, [r2, #26]
		}
	}



	if ((pcal->ref__actual_effective_spads != 0) &&
 800ae64:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800ae68:	881b      	ldrh	r3, [r3, #0]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f000 82e9 	beq.w	800b442 <VL53LX_f_001+0x83a>
		(pbins->VL53LX_p_015        != 0) &&
 800ae70:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ae74:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
	if ((pcal->ref__actual_effective_spads != 0) &&
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f000 82e2 	beq.w	800b442 <VL53LX_f_001+0x83a>
		(pcal->ref_reflectance_pc          != 0) &&
 800ae7e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800ae82:	88db      	ldrh	r3, [r3, #6]
		(pbins->VL53LX_p_015        != 0) &&
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f000 82dc 	beq.w	800b442 <VL53LX_f_001+0x83a>
		(pbins->total_periods_elapsed      != 0)) {
 800ae8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ae8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(pcal->ref_reflectance_pc          != 0) &&
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f000 82d5 	beq.w	800b442 <VL53LX_f_001+0x83a>



		tmp64  = (uint64_t)pcal->ref__peak_signal_count_rate_mcps;
 800ae98:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800ae9c:	885b      	ldrh	r3, [r3, #2]
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	2200      	movs	r2, #0
 800aea2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aea4:	657a      	str	r2, [r7, #84]	@ 0x54
 800aea6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 800aeaa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 *= (1000 * 256);
 800aeae:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 800aeb2:	4622      	mov	r2, r4
 800aeb4:	462b      	mov	r3, r5
 800aeb6:	f04f 0000 	mov.w	r0, #0
 800aeba:	f04f 0100 	mov.w	r1, #0
 800aebe:	0159      	lsls	r1, r3, #5
 800aec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aec4:	0150      	lsls	r0, r2, #5
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	1b11      	subs	r1, r2, r4
 800aecc:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aece:	eb63 0305 	sbc.w	r3, r3, r5
 800aed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aed4:	f04f 0200 	mov.w	r2, #0
 800aed8:	f04f 0300 	mov.w	r3, #0
 800aedc:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 800aee0:	4649      	mov	r1, r9
 800aee2:	008b      	lsls	r3, r1, #2
 800aee4:	4641      	mov	r1, r8
 800aee6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aeea:	4641      	mov	r1, r8
 800aeec:	008a      	lsls	r2, r1, #2
 800aeee:	4611      	mov	r1, r2
 800aef0:	461a      	mov	r2, r3
 800aef2:	460b      	mov	r3, r1
 800aef4:	191b      	adds	r3, r3, r4
 800aef6:	643b      	str	r3, [r7, #64]	@ 0x40
 800aef8:	4613      	mov	r3, r2
 800aefa:	eb45 0303 	adc.w	r3, r5, r3
 800aefe:	647b      	str	r3, [r7, #68]	@ 0x44
 800af00:	f04f 0200 	mov.w	r2, #0
 800af04:	f04f 0300 	mov.w	r3, #0
 800af08:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800af0c:	4629      	mov	r1, r5
 800af0e:	02cb      	lsls	r3, r1, #11
 800af10:	4621      	mov	r1, r4
 800af12:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800af16:	4621      	mov	r1, r4
 800af18:	02ca      	lsls	r2, r1, #11
 800af1a:	461c      	mov	r4, r3
 800af1c:	4613      	mov	r3, r2
 800af1e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp32  = pcal->ref__actual_effective_spads/2;
 800af22:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	085b      	lsrs	r3, r3, #1
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp64 += (uint64_t)tmp32;
 800af30:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800af34:	2200      	movs	r2, #0
 800af36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800af3a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800af3e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800af42:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800af46:	4621      	mov	r1, r4
 800af48:	1851      	adds	r1, r2, r1
 800af4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800af4c:	4629      	mov	r1, r5
 800af4e:	eb43 0101 	adc.w	r1, r3, r1
 800af52:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800af54:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800af58:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64,
 800af5c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800af60:	881b      	ldrh	r3, [r3, #0]
 800af62:	b29b      	uxth	r3, r3
 800af64:	2200      	movs	r2, #0
 800af66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800af6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800af6e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800af72:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800af76:	f7f5 fa5b 	bl	8000430 <__aeabi_uldivmod>
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			(uint64_t)pcal->ref__actual_effective_spads);

		pdata->VL53LX_p_009   = (uint32_t)tmp64;
 800af82:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800af86:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800af8a:	611a      	str	r2, [r3, #16]
		pdata->VL53LX_p_009 <<= 4;
 800af8c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	011a      	lsls	r2, r3, #4
 800af94:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800af98:	611a      	str	r2, [r3, #16]



		tmp64   = (uint64_t)pdata->VL53LX_p_037;
 800af9a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2200      	movs	r2, #0
 800afa2:	633b      	str	r3, [r7, #48]	@ 0x30
 800afa4:	637a      	str	r2, [r7, #52]	@ 0x34
 800afa6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800afaa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_033;
 800afae:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800afb2:	695b      	ldr	r3, [r3, #20]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800afba:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800afbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800afc2:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800afc6:	4622      	mov	r2, r4
 800afc8:	fb02 f203 	mul.w	r2, r2, r3
 800afcc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800afd0:	4629      	mov	r1, r5
 800afd2:	fb01 f303 	mul.w	r3, r1, r3
 800afd6:	441a      	add	r2, r3
 800afd8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800afdc:	4621      	mov	r1, r4
 800afde:	fba3 1301 	umull	r1, r3, r3, r1
 800afe2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800afe6:	460b      	mov	r3, r1
 800afe8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800afec:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800aff0:	18d3      	adds	r3, r2, r3
 800aff2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800aff6:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	@ 0xe8
 800affa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800affe:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_004;
 800b002:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b006:	8b5b      	ldrh	r3, [r3, #26]
 800b008:	b29b      	uxth	r3, r3
 800b00a:	2200      	movs	r2, #0
 800b00c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b010:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b014:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b018:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b01c:	4622      	mov	r2, r4
 800b01e:	fb02 f203 	mul.w	r2, r2, r3
 800b022:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b026:	4629      	mov	r1, r5
 800b028:	fb01 f303 	mul.w	r3, r1, r3
 800b02c:	441a      	add	r2, r3
 800b02e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b032:	4621      	mov	r1, r4
 800b034:	fba3 1301 	umull	r1, r3, r3, r1
 800b038:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b03c:	460b      	mov	r3, r1
 800b03e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b046:	18d3      	adds	r3, r2, r3
 800b048:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b04c:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 800b050:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800b054:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  += (1<<(11+7));
 800b058:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b05c:	f512 2180 	adds.w	r1, r2, #262144	@ 0x40000
 800b060:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b062:	f143 0300 	adc.w	r3, r3, #0
 800b066:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b068:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800b06c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 >>= (11+8);
 800b070:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b074:	f04f 0000 	mov.w	r0, #0
 800b078:	f04f 0100 	mov.w	r1, #0
 800b07c:	0cd0      	lsrs	r0, r2, #19
 800b07e:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 800b082:	0cd9      	lsrs	r1, r3, #19
 800b084:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118
		tmp64  +=  500;
 800b088:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b08c:	f512 71fa 	adds.w	r1, r2, #500	@ 0x1f4
 800b090:	6239      	str	r1, [r7, #32]
 800b092:	f143 0300 	adc.w	r3, r3, #0
 800b096:	627b      	str	r3, [r7, #36]	@ 0x24
 800b098:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800b09c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64   = do_division_u(tmp64, 1000);
 800b0a0:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800b0a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b0a8:	f04f 0300 	mov.w	r3, #0
 800b0ac:	f7f5 f9c0 	bl	8000430 <__aeabi_uldivmod>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	460b      	mov	r3, r1
 800b0b4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118


		if (tmp64 > 0x00FFFFFF)
 800b0b8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b0bc:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800b0c0:	f173 0300 	sbcs.w	r3, r3, #0
 800b0c4:	d305      	bcc.n	800b0d2 <VL53LX_f_001+0x4ca>
			tmp64 = 0x00FFFFFF;
 800b0c6:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800b0ca:	f04f 0300 	mov.w	r3, #0
 800b0ce:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

		pdata->VL53LX_p_028     = (uint32_t)tmp64;
 800b0d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800b0d6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b0da:	61da      	str	r2, [r3, #28]



		tmp64   = (uint64_t)pdata->VL53LX_p_037;
 800b0dc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	61bb      	str	r3, [r7, #24]
 800b0e6:	61fa      	str	r2, [r7, #28]
 800b0e8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800b0ec:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_009;
 800b0f0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b0f4:	691b      	ldr	r3, [r3, #16]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b0fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b100:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b104:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800b108:	4622      	mov	r2, r4
 800b10a:	fb02 f203 	mul.w	r2, r2, r3
 800b10e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b112:	4629      	mov	r1, r5
 800b114:	fb01 f303 	mul.w	r3, r1, r3
 800b118:	441a      	add	r2, r3
 800b11a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b11e:	4621      	mov	r1, r4
 800b120:	fba3 1301 	umull	r1, r3, r3, r1
 800b124:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b128:	460b      	mov	r3, r1
 800b12a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b12e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b132:	18d3      	adds	r3, r2, r3
 800b134:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b138:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	@ 0xd8
 800b13c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800b140:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_004;
 800b144:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b148:	8b5b      	ldrh	r3, [r3, #26]
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	2200      	movs	r2, #0
 800b14e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b152:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800b156:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b15a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800b15e:	4622      	mov	r2, r4
 800b160:	fb02 f203 	mul.w	r2, r2, r3
 800b164:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b168:	4629      	mov	r1, r5
 800b16a:	fb01 f303 	mul.w	r3, r1, r3
 800b16e:	441a      	add	r2, r3
 800b170:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b174:	4621      	mov	r1, r4
 800b176:	fba3 1301 	umull	r1, r3, r3, r1
 800b17a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b17e:	460b      	mov	r3, r1
 800b180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b184:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b188:	18d3      	adds	r3, r2, r3
 800b18a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b18e:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800b192:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800b196:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  += (1<<(11+7));
 800b19a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b19e:	f512 2180 	adds.w	r1, r2, #262144	@ 0x40000
 800b1a2:	6139      	str	r1, [r7, #16]
 800b1a4:	f143 0300 	adc.w	r3, r3, #0
 800b1a8:	617b      	str	r3, [r7, #20]
 800b1aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800b1ae:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 >>= (11+8);
 800b1b2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b1b6:	f04f 0000 	mov.w	r0, #0
 800b1ba:	f04f 0100 	mov.w	r1, #0
 800b1be:	0cd0      	lsrs	r0, r2, #19
 800b1c0:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 800b1c4:	0cd9      	lsrs	r1, r3, #19
 800b1c6:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118



		tmp64  *= ((uint64_t)target_reflectance *
 800b1ca:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b1d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
				   (uint64_t)pcal->coverglass_transmission);
 800b1d4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b1d8:	891b      	ldrh	r3, [r3, #8]
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	2200      	movs	r2, #0
 800b1de:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1e0:	677a      	str	r2, [r7, #116]	@ 0x74
		tmp64  *= ((uint64_t)target_reflectance *
 800b1e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800b1e6:	462b      	mov	r3, r5
 800b1e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b1ec:	4642      	mov	r2, r8
 800b1ee:	fb02 f203 	mul.w	r2, r2, r3
 800b1f2:	464b      	mov	r3, r9
 800b1f4:	4621      	mov	r1, r4
 800b1f6:	fb01 f303 	mul.w	r3, r1, r3
 800b1fa:	4413      	add	r3, r2
 800b1fc:	4622      	mov	r2, r4
 800b1fe:	4641      	mov	r1, r8
 800b200:	fba2 1201 	umull	r1, r2, r2, r1
 800b204:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800b208:	460a      	mov	r2, r1
 800b20a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800b20e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800b212:	4413      	add	r3, r2
 800b214:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b218:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b21c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800b220:	4622      	mov	r2, r4
 800b222:	fb02 f203 	mul.w	r2, r2, r3
 800b226:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b22a:	4629      	mov	r1, r5
 800b22c:	fb01 f303 	mul.w	r3, r1, r3
 800b230:	4413      	add	r3, r2
 800b232:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800b236:	4621      	mov	r1, r4
 800b238:	fba2 1201 	umull	r1, r2, r2, r1
 800b23c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800b240:	460a      	mov	r2, r1
 800b242:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800b246:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800b24a:	4413      	add	r3, r2
 800b24c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b250:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 800b254:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800b258:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

		tmp64  += ((uint64_t)pcal->ref_reflectance_pc * 128);
 800b25c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b260:	88db      	ldrh	r3, [r3, #6]
 800b262:	b29b      	uxth	r3, r3
 800b264:	2200      	movs	r2, #0
 800b266:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b268:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b26a:	f04f 0200 	mov.w	r2, #0
 800b26e:	f04f 0300 	mov.w	r3, #0
 800b272:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800b276:	4629      	mov	r1, r5
 800b278:	01cb      	lsls	r3, r1, #7
 800b27a:	4621      	mov	r1, r4
 800b27c:	ea43 6351 	orr.w	r3, r3, r1, lsr #25
 800b280:	4621      	mov	r1, r4
 800b282:	01ca      	lsls	r2, r1, #7
 800b284:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800b288:	1884      	adds	r4, r0, r2
 800b28a:	60bc      	str	r4, [r7, #8]
 800b28c:	eb41 0303 	adc.w	r3, r1, r3
 800b290:	60fb      	str	r3, [r7, #12]
 800b292:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800b296:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64,
 800b29a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b29e:	88db      	ldrh	r3, [r3, #6]
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2a6:	667a      	str	r2, [r7, #100]	@ 0x64
 800b2a8:	f04f 0200 	mov.w	r2, #0
 800b2ac:	f04f 0300 	mov.w	r3, #0
 800b2b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800b2b4:	4629      	mov	r1, r5
 800b2b6:	020b      	lsls	r3, r1, #8
 800b2b8:	4621      	mov	r1, r4
 800b2ba:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 800b2be:	4621      	mov	r1, r4
 800b2c0:	020a      	lsls	r2, r1, #8
 800b2c2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800b2c6:	f7f5 f8b3 	bl	8000430 <__aeabi_uldivmod>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			((uint64_t)pcal->ref_reflectance_pc * 256));

		tmp64  +=  500;
 800b2d2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b2d6:	f512 71fa 	adds.w	r1, r2, #500	@ 0x1f4
 800b2da:	6039      	str	r1, [r7, #0]
 800b2dc:	f143 0300 	adc.w	r3, r3, #0
 800b2e0:	607b      	str	r3, [r7, #4]
 800b2e2:	e9d7 3400 	ldrd	r3, r4, [r7]
 800b2e6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64, 1000);
 800b2ea:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800b2ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b2f2:	f04f 0300 	mov.w	r3, #0
 800b2f6:	f7f5 f89b 	bl	8000430 <__aeabi_uldivmod>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118


		if (tmp64 > 0x00FFFFFF)
 800b302:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b306:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800b30a:	f173 0300 	sbcs.w	r3, r3, #0
 800b30e:	d305      	bcc.n	800b31c <VL53LX_f_001+0x714>
			tmp64 = 0x00FFFFFF;
 800b310:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800b314:	f04f 0300 	mov.w	r3, #0
 800b318:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

		pdata->VL53LX_p_035 = (uint32_t)tmp64;
 800b31c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800b320:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b324:	621a      	str	r2, [r3, #32]



		tmp32  = VL53LX_isqrt(pdata->VL53LX_p_028 << 8);
 800b326:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b32a:	69db      	ldr	r3, [r3, #28]
 800b32c:	021b      	lsls	r3, r3, #8
 800b32e:	4618      	mov	r0, r3
 800b330:	f7fe ffcb 	bl	800a2ca <VL53LX_isqrt>
 800b334:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
		tmp32 *= (uint32_t)pcfg->ambient_thresh_sigma;
 800b338:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b33c:	785b      	ldrb	r3, [r3, #1]
 800b33e:	461a      	mov	r2, r3
 800b340:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800b344:	fb02 f303 	mul.w	r3, r2, r3
 800b348:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124



		if (pdata->VL53LX_p_028 <
 800b34c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b350:	69db      	ldr	r3, [r3, #28]
			(uint32_t)pcfg->min_ambient_thresh_events) {
 800b352:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b356:	6852      	ldr	r2, [r2, #4]
		if (pdata->VL53LX_p_028 <
 800b358:	4293      	cmp	r3, r2
 800b35a:	d218      	bcs.n	800b38e <VL53LX_f_001+0x786>

			amb_thres_delta =
				pcfg->min_ambient_thresh_events -
 800b35c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	461a      	mov	r2, r3
				(uint32_t)pdata->VL53LX_p_028;
 800b364:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b368:	69db      	ldr	r3, [r3, #28]
			amb_thres_delta =
 800b36a:	1ad3      	subs	r3, r2, r3
 800b36c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108


			amb_thres_delta <<= 8;
 800b370:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800b374:	021b      	lsls	r3, r3, #8
 800b376:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

			if (tmp32 < amb_thres_delta)
 800b37a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800b37e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800b382:	429a      	cmp	r2, r3
 800b384:	d203      	bcs.n	800b38e <VL53LX_f_001+0x786>
				tmp32 = amb_thres_delta;
 800b386:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800b38a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		}



		pdata->VL53LX_p_022 =
			(int16_t)VL53LX_f_002(
 800b38e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b392:	6a19      	ldr	r1, [r3, #32]
				tmp32,
				pdata->VL53LX_p_035,
				(uint32_t)pcal->ref__distance_mm,
 800b394:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b398:	889b      	ldrh	r3, [r3, #4]
			(int16_t)VL53LX_f_002(
 800b39a:	461a      	mov	r2, r3
				(uint32_t)pcfg->signal_thresh_sigma);
 800b39c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3a0:	781b      	ldrb	r3, [r3, #0]
			(int16_t)VL53LX_f_002(
 800b3a2:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800b3a6:	f000 f854 	bl	800b452 <VL53LX_f_002>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	b21a      	sxth	r2, r3
		pdata->VL53LX_p_022 =
 800b3ae:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b3b2:	84da      	strh	r2, [r3, #38]	@ 0x26



		tmp32  = (uint32_t)pdata->VL53LX_p_035;
 800b3b4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b3b8:	6a1b      	ldr	r3, [r3, #32]
 800b3ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 *= (uint32_t)pbins->vcsel_width;
 800b3be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b3c2:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800b3cc:	fb02 f303 	mul.w	r3, r2, r3
 800b3d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 += (1 << 3);
 800b3d4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800b3d8:	3308      	adds	r3, #8
 800b3da:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 /= (1 << 4);
 800b3de:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800b3e2:	091b      	lsrs	r3, r3, #4
 800b3e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

		pdata->VL53LX_p_036 =
			(int16_t)VL53LX_f_002(
				256 * (uint32_t)pcfg->signal_total_events_limit,
 800b3e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3ec:	689b      	ldr	r3, [r3, #8]
			(int16_t)VL53LX_f_002(
 800b3ee:	0218      	lsls	r0, r3, #8
				tmp32,
				(uint32_t)pcal->ref__distance_mm,
 800b3f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b3f4:	889b      	ldrh	r3, [r3, #4]
			(int16_t)VL53LX_f_002(
 800b3f6:	461a      	mov	r2, r3
				(uint32_t)pcfg->signal_thresh_sigma);
 800b3f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3fc:	781b      	ldrb	r3, [r3, #0]
			(int16_t)VL53LX_f_002(
 800b3fe:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800b402:	f000 f826 	bl	800b452 <VL53LX_f_002>
 800b406:	4603      	mov	r3, r0
 800b408:	b21a      	sxth	r2, r3
		pdata->VL53LX_p_036 =
 800b40a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b40e:	849a      	strh	r2, [r3, #36]	@ 0x24




		if (pdata->VL53LX_p_036 < pdata->VL53LX_p_022)
 800b410:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b414:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800b418:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b41c:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800b420:	429a      	cmp	r2, r3
 800b422:	da07      	bge.n	800b434 <VL53LX_f_001+0x82c>
			*pambient_dmax_mm = pdata->VL53LX_p_036;
 800b424:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b428:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800b42c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b430:	801a      	strh	r2, [r3, #0]
 800b432:	e006      	b.n	800b442 <VL53LX_f_001+0x83a>
		else
			*pambient_dmax_mm = pdata->VL53LX_p_022;
 800b434:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b438:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
 800b43c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b440:	801a      	strh	r2, [r3, #0]

	}

	LOG_FUNCTION_END(status);

	return status;
 800b442:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117

}
 800b446:	4618      	mov	r0, r3
 800b448:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800b44c:	46bd      	mov	sp, r7
 800b44e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b452 <VL53LX_f_002>:
uint32_t VL53LX_f_002(
	uint32_t     events_threshold,
	uint32_t     ref_signal_events,
	uint32_t	 ref_distance_mm,
	uint32_t     signal_thresh_sigma)
{
 800b452:	b580      	push	{r7, lr}
 800b454:	b086      	sub	sp, #24
 800b456:	af00      	add	r7, sp, #0
 800b458:	60f8      	str	r0, [r7, #12]
 800b45a:	60b9      	str	r1, [r7, #8]
 800b45c:	607a      	str	r2, [r7, #4]
 800b45e:	603b      	str	r3, [r7, #0]



	uint32_t    tmp32               = 0;
 800b460:	2300      	movs	r3, #0
 800b462:	613b      	str	r3, [r7, #16]
	uint32_t    range_mm            = 0;
 800b464:	2300      	movs	r3, #0
 800b466:	617b      	str	r3, [r7, #20]

	tmp32 = 4 * events_threshold;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	613b      	str	r3, [r7, #16]



	tmp32 += ((uint32_t)signal_thresh_sigma *
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	fb03 f303 	mul.w	r3, r3, r3
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	4413      	add	r3, r2
 800b478:	613b      	str	r3, [r7, #16]
			  (uint32_t)signal_thresh_sigma);



	tmp32  = VL53LX_isqrt(tmp32);
 800b47a:	6938      	ldr	r0, [r7, #16]
 800b47c:	f7fe ff25 	bl	800a2ca <VL53LX_isqrt>
 800b480:	6138      	str	r0, [r7, #16]
	tmp32 += (uint32_t)signal_thresh_sigma;
 800b482:	693a      	ldr	r2, [r7, #16]
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	4413      	add	r3, r2
 800b488:	613b      	str	r3, [r7, #16]



	range_mm =
		(uint32_t)VL53LX_isqrt(ref_signal_events << 4);
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	011b      	lsls	r3, r3, #4
 800b48e:	4618      	mov	r0, r3
 800b490:	f7fe ff1b 	bl	800a2ca <VL53LX_isqrt>
 800b494:	6178      	str	r0, [r7, #20]
	range_mm *= ref_distance_mm;
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	fb02 f303 	mul.w	r3, r2, r3
 800b49e:	617b      	str	r3, [r7, #20]
	if (tmp32 != 0) {
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d009      	beq.n	800b4ba <VL53LX_f_002+0x68>
		range_mm += (tmp32);
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	693b      	ldr	r3, [r7, #16]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	617b      	str	r3, [r7, #20]
		range_mm /= (2*tmp32);
 800b4ae:	693b      	ldr	r3, [r7, #16]
 800b4b0:	005b      	lsls	r3, r3, #1
 800b4b2:	697a      	ldr	r2, [r7, #20]
 800b4b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4b8:	617b      	str	r3, [r7, #20]
	}

	return range_mm;
 800b4ba:	697b      	ldr	r3, [r7, #20]

}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3718      	adds	r7, #24
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <VL53LX_f_003>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void VL53LX_f_003(
	VL53LX_hist_gen3_algo_private_data_t   *palgo)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]


	uint8_t  lb                 = 0;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	73fb      	strb	r3, [r7, #15]

	palgo->VL53LX_p_020              = VL53LX_HISTOGRAM_BUFFER_SIZE;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2218      	movs	r2, #24
 800b4d4:	705a      	strb	r2, [r3, #1]
	palgo->VL53LX_p_019                = 0;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	701a      	strb	r2, [r3, #0]
	palgo->VL53LX_p_021           = 0;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	709a      	strb	r2, [r3, #2]
	palgo->VL53LX_p_039         = 0;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	711a      	strb	r2, [r3, #4]
	palgo->VL53LX_p_028   = 0;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	609a      	str	r2, [r3, #8]
	palgo->VL53LX_p_031 = 0;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	60da      	str	r2, [r3, #12]

	for (lb = palgo->VL53LX_p_019; lb < palgo->VL53LX_p_020; lb++) {
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	781b      	ldrb	r3, [r3, #0]
 800b4f8:	73fb      	strb	r3, [r7, #15]
 800b4fa:	e01f      	b.n	800b53c <VL53LX_f_003+0x78>
		palgo->VL53LX_p_040[lb]      = 0;
 800b4fc:	7bfb      	ldrb	r3, [r7, #15]
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	4413      	add	r3, r2
 800b502:	2200      	movs	r2, #0
 800b504:	741a      	strb	r2, [r3, #16]
		palgo->VL53LX_p_041[lb] = 0;
 800b506:	7bfb      	ldrb	r3, [r7, #15]
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	4413      	add	r3, r2
 800b50c:	2200      	movs	r2, #0
 800b50e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		palgo->VL53LX_p_042[lb]     = 0;
 800b512:	7bfb      	ldrb	r3, [r7, #15]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	4413      	add	r3, r2
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		palgo->VL53LX_p_043[lb]      = 0;
 800b51e:	7bfa      	ldrb	r2, [r7, #15]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	322e      	adds	r2, #46	@ 0x2e
 800b524:	2100      	movs	r1, #0
 800b526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		palgo->VL53LX_p_018[lb]     = 0;
 800b52a:	7bfa      	ldrb	r2, [r7, #15]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	3246      	adds	r2, #70	@ 0x46
 800b530:	2100      	movs	r1, #0
 800b532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (lb = palgo->VL53LX_p_019; lb < palgo->VL53LX_p_020; lb++) {
 800b536:	7bfb      	ldrb	r3, [r7, #15]
 800b538:	3301      	adds	r3, #1
 800b53a:	73fb      	strb	r3, [r7, #15]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	785b      	ldrb	r3, [r3, #1]
 800b540:	7bfa      	ldrb	r2, [r7, #15]
 800b542:	429a      	cmp	r2, r3
 800b544:	d3da      	bcc.n	800b4fc <VL53LX_f_003+0x38>
	}

	palgo->VL53LX_p_044 = 0;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
 800b54a:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
	palgo->VL53LX_p_045               = VL53LX_D_001;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2208      	movs	r2, #8
 800b552:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
	palgo->VL53LX_p_046             = 0;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a



	VL53LX_init_histogram_bin_data_struct(
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800b564:	461a      	mov	r2, r3
 800b566:	2118      	movs	r1, #24
 800b568:	2000      	movs	r0, #0
 800b56a:	f7ff f9e8 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_006));
	VL53LX_init_histogram_bin_data_struct(
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800b574:	461a      	mov	r2, r3
 800b576:	2118      	movs	r1, #24
 800b578:	2000      	movs	r0, #0
 800b57a:	f7ff f9e0 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_047));
	VL53LX_init_histogram_bin_data_struct(
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 800b584:	461a      	mov	r2, r3
 800b586:	2118      	movs	r1, #24
 800b588:	2000      	movs	r0, #0
 800b58a:	f7ff f9d8 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_048));
	VL53LX_init_histogram_bin_data_struct(
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800b594:	461a      	mov	r2, r3
 800b596:	2118      	movs	r1, #24
 800b598:	2000      	movs	r0, #0
 800b59a:	f7ff f9d0 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_049));
	VL53LX_init_histogram_bin_data_struct(
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f203 534c 	addw	r3, r3, #1356	@ 0x54c
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	2118      	movs	r1, #24
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	f7ff f9c8 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_050));
}
 800b5ae:	bf00      	nop
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <VL53LX_f_006>:
	int32_t                           min_ambient_threshold_events,
	uint8_t                           algo__crosstalk_compensation_enable,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_histogram_bin_data_t           *pxtalk,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800b5b6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5ba:	b090      	sub	sp, #64	@ 0x40
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	61b9      	str	r1, [r7, #24]
 800b5c0:	617a      	str	r2, [r7, #20]
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	83fb      	strh	r3, [r7, #30]
 800b5c8:	4613      	mov	r3, r2
 800b5ca:	777b      	strb	r3, [r7, #29]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t  lb            = 0;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t  VL53LX_p_001            = 0;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	int64_t  tmp          = 0;
 800b5de:	f04f 0200 	mov.w	r2, #0
 800b5e2:	f04f 0300 	mov.w	r3, #0
 800b5e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	int32_t  amb_events   = 0;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t  VL53LX_p_018       = 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	63bb      	str	r3, [r7, #56]	@ 0x38
	int32_t  samples      = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	623b      	str	r3, [r7, #32]

	LOG_FUNCTION_START("");


	palgo->VL53LX_p_020            = pbins->VL53LX_p_020;
 800b5f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5f8:	7a5a      	ldrb	r2, [r3, #9]
 800b5fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b5fc:	705a      	strb	r2, [r3, #1]
	palgo->VL53LX_p_019              = pbins->VL53LX_p_019;
 800b5fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b600:	7a1a      	ldrb	r2, [r3, #8]
 800b602:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b604:	701a      	strb	r2, [r3, #0]
	palgo->VL53LX_p_021         = pbins->VL53LX_p_021;
 800b606:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b608:	7a9a      	ldrb	r2, [r3, #10]
 800b60a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b60c:	709a      	strb	r2, [r3, #2]
	palgo->VL53LX_p_028 = pbins->VL53LX_p_028;
 800b60e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b610:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b614:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b616:	609a      	str	r2, [r3, #8]



	palgo->VL53LX_p_030 =
			VL53LX_decode_vcsel_period(pbins->VL53LX_p_005);
 800b618:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b61a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b61e:	4618      	mov	r0, r3
 800b620:	f7ff f93c 	bl	800a89c <VL53LX_decode_vcsel_period>
 800b624:	4603      	mov	r3, r0
 800b626:	461a      	mov	r2, r3
	palgo->VL53LX_p_030 =
 800b628:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b62a:	70da      	strb	r2, [r3, #3]



	tmp  = (int64_t)pbins->VL53LX_p_028;
 800b62c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b62e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b632:	17da      	asrs	r2, r3, #31
 800b634:	60bb      	str	r3, [r7, #8]
 800b636:	60fa      	str	r2, [r7, #12]
 800b638:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b63c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	tmp *= (int64_t)ambient_threshold_events_scaler;
 800b640:	8bfb      	ldrh	r3, [r7, #30]
 800b642:	2200      	movs	r2, #0
 800b644:	4698      	mov	r8, r3
 800b646:	4691      	mov	r9, r2
 800b648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b64a:	fb08 f203 	mul.w	r2, r8, r3
 800b64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b650:	fb09 f303 	mul.w	r3, r9, r3
 800b654:	4413      	add	r3, r2
 800b656:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b658:	fba2 4508 	umull	r4, r5, r2, r8
 800b65c:	442b      	add	r3, r5
 800b65e:	461d      	mov	r5, r3
 800b660:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
 800b664:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
	tmp += 2048;
 800b668:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b66c:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 800b670:	f143 0b00 	adc.w	fp, r3, #0
 800b674:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
	tmp = do_division_s(tmp, 4096);
 800b678:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	da08      	bge.n	800b692 <VL53LX_f_006+0xdc>
 800b680:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800b684:	1851      	adds	r1, r2, r1
 800b686:	6039      	str	r1, [r7, #0]
 800b688:	f143 0300 	adc.w	r3, r3, #0
 800b68c:	607b      	str	r3, [r7, #4]
 800b68e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b692:	f04f 0000 	mov.w	r0, #0
 800b696:	f04f 0100 	mov.w	r1, #0
 800b69a:	0b10      	lsrs	r0, r2, #12
 800b69c:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 800b6a0:	1319      	asrs	r1, r3, #12
 800b6a2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
	amb_events = (int32_t)tmp;
 800b6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a8:	627b      	str	r3, [r7, #36]	@ 0x24



	for (lb = 0; lb < pbins->VL53LX_p_021; lb++) {
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b6b0:	e063      	b.n	800b77a <VL53LX_f_006+0x1c4>

		VL53LX_p_001 = lb >> 2;
 800b6b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b6b6:	089b      	lsrs	r3, r3, #2
 800b6b8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		samples = (int32_t)pbins->bin_rep[VL53LX_p_001];
 800b6bc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b6c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b6c2:	4413      	add	r3, r2
 800b6c4:	7c9b      	ldrb	r3, [r3, #18]
 800b6c6:	623b      	str	r3, [r7, #32]

		if (samples > 0) {
 800b6c8:	6a3b      	ldr	r3, [r7, #32]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	dd50      	ble.n	800b770 <VL53LX_f_006+0x1ba>

			if (lb < pxtalk->VL53LX_p_021 &&
 800b6ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6d0:	7a9b      	ldrb	r3, [r3, #10]
 800b6d2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d20f      	bcs.n	800b6fa <VL53LX_f_006+0x144>
 800b6da:	7f7b      	ldrb	r3, [r7, #29]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d00c      	beq.n	800b6fa <VL53LX_f_006+0x144>
				algo__crosstalk_compensation_enable > 0)
				VL53LX_p_018 = samples * (amb_events +
					pxtalk->bin_data[lb]);
 800b6e0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b6e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6e6:	3206      	adds	r2, #6
 800b6e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				VL53LX_p_018 = samples * (amb_events +
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ee:	441a      	add	r2, r3
 800b6f0:	6a3b      	ldr	r3, [r7, #32]
 800b6f2:	fb02 f303 	mul.w	r3, r2, r3
 800b6f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b6f8:	e004      	b.n	800b704 <VL53LX_f_006+0x14e>
			else
				VL53LX_p_018 = samples *  amb_events;
 800b6fa:	6a3b      	ldr	r3, [r7, #32]
 800b6fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6fe:	fb02 f303 	mul.w	r3, r2, r3
 800b702:	63bb      	str	r3, [r7, #56]	@ 0x38

			VL53LX_p_018  = VL53LX_isqrt(VL53LX_p_018);
 800b704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b706:	4618      	mov	r0, r3
 800b708:	f7fe fddf 	bl	800a2ca <VL53LX_isqrt>
 800b70c:	4603      	mov	r3, r0
 800b70e:	63bb      	str	r3, [r7, #56]	@ 0x38

			VL53LX_p_018 += (samples/2);
 800b710:	6a3b      	ldr	r3, [r7, #32]
 800b712:	2b00      	cmp	r3, #0
 800b714:	da00      	bge.n	800b718 <VL53LX_f_006+0x162>
 800b716:	3301      	adds	r3, #1
 800b718:	105b      	asrs	r3, r3, #1
 800b71a:	461a      	mov	r2, r3
 800b71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71e:	4413      	add	r3, r2
 800b720:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 /= samples;
 800b722:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b724:	6a3b      	ldr	r3, [r7, #32]
 800b726:	fb92 f3f3 	sdiv	r3, r2, r3
 800b72a:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 *= ambient_threshold_sigma;
 800b72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72e:	69ba      	ldr	r2, [r7, #24]
 800b730:	fb02 f303 	mul.w	r3, r2, r3
 800b734:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 += 8;
 800b736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b738:	3308      	adds	r3, #8
 800b73a:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 /= 16;
 800b73c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b73e:	2b00      	cmp	r3, #0
 800b740:	da00      	bge.n	800b744 <VL53LX_f_006+0x18e>
 800b742:	330f      	adds	r3, #15
 800b744:	111b      	asrs	r3, r3, #4
 800b746:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 += amb_events;
 800b748:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b74c:	4413      	add	r3, r2
 800b74e:	63bb      	str	r3, [r7, #56]	@ 0x38

			if (VL53LX_p_018 < min_ambient_threshold_events)
 800b750:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	429a      	cmp	r2, r3
 800b756:	da01      	bge.n	800b75c <VL53LX_f_006+0x1a6>
				VL53LX_p_018 = min_ambient_threshold_events;
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	63bb      	str	r3, [r7, #56]	@ 0x38

			palgo->VL53LX_p_052[lb]             = VL53LX_p_018;
 800b75c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b760:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b762:	3216      	adds	r2, #22
 800b764:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b766:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			palgo->VL53LX_p_031 = VL53LX_p_018;
 800b76a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b76c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b76e:	60da      	str	r2, [r3, #12]
	for (lb = 0; lb < pbins->VL53LX_p_021; lb++) {
 800b770:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b774:	3301      	adds	r3, #1
 800b776:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b77a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b77c:	7a9b      	ldrb	r3, [r3, #10]
 800b77e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b782:	429a      	cmp	r2, r3
 800b784:	d395      	bcc.n	800b6b2 <VL53LX_f_006+0xfc>

	}



	palgo->VL53LX_p_039 = 0;
 800b786:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b788:	2200      	movs	r2, #0
 800b78a:	711a      	strb	r2, [r3, #4]

	for (lb = pbins->VL53LX_p_019; lb < pbins->VL53LX_p_021; lb++) {
 800b78c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b78e:	7a1b      	ldrb	r3, [r3, #8]
 800b790:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b794:	e033      	b.n	800b7fe <VL53LX_f_006+0x248>

		if (pbins->bin_data[lb] > palgo->VL53LX_p_052[lb]) {
 800b796:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b79a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b79c:	3206      	adds	r2, #6
 800b79e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b7a2:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b7a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7a8:	3116      	adds	r1, #22
 800b7aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	dd13      	ble.n	800b7da <VL53LX_f_006+0x224>
			palgo->VL53LX_p_040[lb]      = 1;
 800b7b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b7b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7b8:	4413      	add	r3, r2
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	741a      	strb	r2, [r3, #16]
			palgo->VL53LX_p_041[lb] = 1;
 800b7be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b7c2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7c4:	4413      	add	r3, r2
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			palgo->VL53LX_p_039++;
 800b7cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7ce:	791b      	ldrb	r3, [r3, #4]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	b2da      	uxtb	r2, r3
 800b7d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7d6:	711a      	strb	r2, [r3, #4]
 800b7d8:	e00c      	b.n	800b7f4 <VL53LX_f_006+0x23e>
		} else {
			palgo->VL53LX_p_040[lb]      = 0;
 800b7da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b7de:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7e0:	4413      	add	r3, r2
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	741a      	strb	r2, [r3, #16]
			palgo->VL53LX_p_041[lb] = 0;
 800b7e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b7ea:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7ec:	4413      	add	r3, r2
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	for (lb = pbins->VL53LX_p_019; lb < pbins->VL53LX_p_021; lb++) {
 800b7f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b7fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b800:	7a9b      	ldrb	r3, [r3, #10]
 800b802:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b806:	429a      	cmp	r2, r3
 800b808:	d3c5      	bcc.n	800b796 <VL53LX_f_006+0x1e0>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800b80a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37

}
 800b80e:	4618      	mov	r0, r3
 800b810:	3740      	adds	r7, #64	@ 0x40
 800b812:	46bd      	mov	sp, r7
 800b814:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b818 <VL53LX_f_007>:



VL53LX_Error VL53LX_f_007(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800b818:	b480      	push	{r7}
 800b81a:	b085      	sub	sp, #20
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800b820:	2300      	movs	r3, #0
 800b822:	737b      	strb	r3, [r7, #13]

	uint8_t  i            = 0;
 800b824:	2300      	movs	r3, #0
 800b826:	73fb      	strb	r3, [r7, #15]
	uint8_t  j            = 0;
 800b828:	2300      	movs	r3, #0
 800b82a:	733b      	strb	r3, [r7, #12]
	uint8_t  found        = 0;
 800b82c:	2300      	movs	r3, #0
 800b82e:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	palgo->VL53LX_p_044 = 0;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2200      	movs	r2, #0
 800b834:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178

	for (i = 0; i < palgo->VL53LX_p_030; i++) {
 800b838:	2300      	movs	r3, #0
 800b83a:	73fb      	strb	r3, [r7, #15]
 800b83c:	e02d      	b.n	800b89a <VL53LX_f_007+0x82>

		j = (i + 1) % palgo->VL53LX_p_030;
 800b83e:	7bfb      	ldrb	r3, [r7, #15]
 800b840:	3301      	adds	r3, #1
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	78d2      	ldrb	r2, [r2, #3]
 800b846:	fb93 f1f2 	sdiv	r1, r3, r2
 800b84a:	fb01 f202 	mul.w	r2, r1, r2
 800b84e:	1a9b      	subs	r3, r3, r2
 800b850:	733b      	strb	r3, [r7, #12]



		if (i < palgo->VL53LX_p_021 && j < palgo->VL53LX_p_021) {
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	789b      	ldrb	r3, [r3, #2]
 800b856:	7bfa      	ldrb	r2, [r7, #15]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d21b      	bcs.n	800b894 <VL53LX_f_007+0x7c>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	789b      	ldrb	r3, [r3, #2]
 800b860:	7b3a      	ldrb	r2, [r7, #12]
 800b862:	429a      	cmp	r2, r3
 800b864:	d216      	bcs.n	800b894 <VL53LX_f_007+0x7c>
			if (palgo->VL53LX_p_041[i] == 0 &&
 800b866:	7bfb      	ldrb	r3, [r7, #15]
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	4413      	add	r3, r2
 800b86c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b870:	2b00      	cmp	r3, #0
 800b872:	d10f      	bne.n	800b894 <VL53LX_f_007+0x7c>
				palgo->VL53LX_p_041[j] == 1 &&
 800b874:	7b3b      	ldrb	r3, [r7, #12]
 800b876:	687a      	ldr	r2, [r7, #4]
 800b878:	4413      	add	r3, r2
 800b87a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
			if (palgo->VL53LX_p_041[i] == 0 &&
 800b87e:	2b01      	cmp	r3, #1
 800b880:	d108      	bne.n	800b894 <VL53LX_f_007+0x7c>
				palgo->VL53LX_p_041[j] == 1 &&
 800b882:	7bbb      	ldrb	r3, [r7, #14]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d105      	bne.n	800b894 <VL53LX_f_007+0x7c>
				found == 0) {
				palgo->VL53LX_p_044 = i;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	7bfa      	ldrb	r2, [r7, #15]
 800b88c:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
				found = 1;
 800b890:	2301      	movs	r3, #1
 800b892:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < palgo->VL53LX_p_030; i++) {
 800b894:	7bfb      	ldrb	r3, [r7, #15]
 800b896:	3301      	adds	r3, #1
 800b898:	73fb      	strb	r3, [r7, #15]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	78db      	ldrb	r3, [r3, #3]
 800b89e:	7bfa      	ldrb	r2, [r7, #15]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d3cc      	bcc.n	800b83e <VL53LX_f_007+0x26>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800b8a4:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3714      	adds	r7, #20
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr

0800b8b4 <VL53LX_f_008>:


VL53LX_Error VL53LX_f_008(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b085      	sub	sp, #20
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	73bb      	strb	r3, [r7, #14]
	uint8_t  i            = 0;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	737b      	strb	r3, [r7, #13]
	uint8_t  j            = 0;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	733b      	strb	r3, [r7, #12]
	uint8_t  lb            = 0;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	for (lb = palgo->VL53LX_p_044;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800b8d2:	73fb      	strb	r3, [r7, #15]
 800b8d4:	e05a      	b.n	800b98c <VL53LX_f_008+0xd8>
		palgo->VL53LX_p_030);
		lb++) {



		i =  lb      % palgo->VL53LX_p_030;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	78da      	ldrb	r2, [r3, #3]
 800b8da:	7bfb      	ldrb	r3, [r7, #15]
 800b8dc:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8e0:	fb01 f202 	mul.w	r2, r1, r2
 800b8e4:	1a9b      	subs	r3, r3, r2
 800b8e6:	737b      	strb	r3, [r7, #13]
		j = (lb + 1) % palgo->VL53LX_p_030;
 800b8e8:	7bfb      	ldrb	r3, [r7, #15]
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	78d2      	ldrb	r2, [r2, #3]
 800b8f0:	fb93 f1f2 	sdiv	r1, r3, r2
 800b8f4:	fb01 f202 	mul.w	r2, r1, r2
 800b8f8:	1a9b      	subs	r3, r3, r2
 800b8fa:	733b      	strb	r3, [r7, #12]



		if (i < palgo->VL53LX_p_021 && j < palgo->VL53LX_p_021) {
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	789b      	ldrb	r3, [r3, #2]
 800b900:	7b7a      	ldrb	r2, [r7, #13]
 800b902:	429a      	cmp	r2, r3
 800b904:	d23f      	bcs.n	800b986 <VL53LX_f_008+0xd2>
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	789b      	ldrb	r3, [r3, #2]
 800b90a:	7b3a      	ldrb	r2, [r7, #12]
 800b90c:	429a      	cmp	r2, r3
 800b90e:	d23a      	bcs.n	800b986 <VL53LX_f_008+0xd2>

			if (palgo->VL53LX_p_041[i] == 0 &&
 800b910:	7b7b      	ldrb	r3, [r7, #13]
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	4413      	add	r3, r2
 800b916:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d10e      	bne.n	800b93c <VL53LX_f_008+0x88>
				palgo->VL53LX_p_041[j] == 1)
 800b91e:	7b3b      	ldrb	r3, [r7, #12]
 800b920:	687a      	ldr	r2, [r7, #4]
 800b922:	4413      	add	r3, r2
 800b924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
			if (palgo->VL53LX_p_041[i] == 0 &&
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d107      	bne.n	800b93c <VL53LX_f_008+0x88>
				palgo->VL53LX_p_046++;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800b932:	3301      	adds	r3, #1
 800b934:	b2da      	uxtb	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a

			if (palgo->VL53LX_p_046 > palgo->VL53LX_p_045)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800b948:	429a      	cmp	r2, r3
 800b94a:	d905      	bls.n	800b958 <VL53LX_f_008+0xa4>
				palgo->VL53LX_p_046 = palgo->VL53LX_p_045;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a

			if (palgo->VL53LX_p_041[i] > 0)
 800b958:	7b7b      	ldrb	r3, [r7, #13]
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	4413      	add	r3, r2
 800b95e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b962:	2b00      	cmp	r3, #0
 800b964:	d009      	beq.n	800b97a <VL53LX_f_008+0xc6>
				palgo->VL53LX_p_042[i] = palgo->VL53LX_p_046;
 800b966:	7b7b      	ldrb	r3, [r7, #13]
 800b968:	687a      	ldr	r2, [r7, #4]
 800b96a:	f892 117a 	ldrb.w	r1, [r2, #378]	@ 0x17a
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	4413      	add	r3, r2
 800b972:	460a      	mov	r2, r1
 800b974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b978:	e005      	b.n	800b986 <VL53LX_f_008+0xd2>
			else
				palgo->VL53LX_p_042[i] = 0;
 800b97a:	7b7b      	ldrb	r3, [r7, #13]
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	4413      	add	r3, r2
 800b980:	2200      	movs	r2, #0
 800b982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		lb++) {
 800b986:	7bfb      	ldrb	r3, [r7, #15]
 800b988:	3301      	adds	r3, #1
 800b98a:	73fb      	strb	r3, [r7, #15]
		lb < (palgo->VL53LX_p_044 +
 800b98c:	7bfa      	ldrb	r2, [r7, #15]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800b994:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	78db      	ldrb	r3, [r3, #3]
		lb < (palgo->VL53LX_p_044 +
 800b99a:	440b      	add	r3, r1
 800b99c:	429a      	cmp	r2, r3
 800b99e:	db9a      	blt.n	800b8d6 <VL53LX_f_008+0x22>

	}

	LOG_FUNCTION_END(status);

	return status;
 800b9a0:	f997 300e 	ldrsb.w	r3, [r7, #14]

}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3714      	adds	r7, #20
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <VL53LX_f_009>:


VL53LX_Error VL53LX_f_009(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b087      	sub	sp, #28
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	757b      	strb	r3, [r7, #21]
	uint8_t  j            = 0;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	753b      	strb	r3, [r7, #20]
	uint8_t  blb            = 0;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	75fb      	strb	r3, [r7, #23]
	uint8_t  pulse_no     = 0;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	74fb      	strb	r3, [r7, #19]

	uint8_t  max_filter_half_width = 0;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	74bb      	strb	r3, [r7, #18]

	LOG_FUNCTION_START("");



	max_filter_half_width = palgo->VL53LX_p_030 - 1;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	78db      	ldrb	r3, [r3, #3]
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	74bb      	strb	r3, [r7, #18]
	max_filter_half_width = max_filter_half_width >> 1;
 800b9d8:	7cbb      	ldrb	r3, [r7, #18]
 800b9da:	085b      	lsrs	r3, r3, #1
 800b9dc:	74bb      	strb	r3, [r7, #18]

	for (blb = palgo->VL53LX_p_044;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800b9e4:	75fb      	strb	r3, [r7, #23]
 800b9e6:	e0a2      	b.n	800bb2e <VL53LX_f_009+0x17e>
		palgo->VL53LX_p_030);
		blb++) {



		i =  blb      % palgo->VL53LX_p_030;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	78da      	ldrb	r2, [r3, #3]
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
 800b9ee:	fbb3 f1f2 	udiv	r1, r3, r2
 800b9f2:	fb01 f202 	mul.w	r2, r1, r2
 800b9f6:	1a9b      	subs	r3, r3, r2
 800b9f8:	757b      	strb	r3, [r7, #21]
		j = (blb + 1) % palgo->VL53LX_p_030;
 800b9fa:	7dfb      	ldrb	r3, [r7, #23]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	78d2      	ldrb	r2, [r2, #3]
 800ba02:	fb93 f1f2 	sdiv	r1, r3, r2
 800ba06:	fb01 f202 	mul.w	r2, r1, r2
 800ba0a:	1a9b      	subs	r3, r3, r2
 800ba0c:	753b      	strb	r3, [r7, #20]



		if (i < palgo->VL53LX_p_021 &&
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	789b      	ldrb	r3, [r3, #2]
 800ba12:	7d7a      	ldrb	r2, [r7, #21]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	f080 8087 	bcs.w	800bb28 <VL53LX_f_009+0x178>
				j < palgo->VL53LX_p_021) {
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	789b      	ldrb	r3, [r3, #2]
		if (i < palgo->VL53LX_p_021 &&
 800ba1e:	7d3a      	ldrb	r2, [r7, #20]
 800ba20:	429a      	cmp	r2, r3
 800ba22:	f080 8081 	bcs.w	800bb28 <VL53LX_f_009+0x178>



			if (palgo->VL53LX_p_042[i] == 0 &&
 800ba26:	7d7b      	ldrb	r3, [r7, #21]
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	4413      	add	r3, r2
 800ba2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d12f      	bne.n	800ba94 <VL53LX_f_009+0xe4>
					palgo->VL53LX_p_042[j] > 0) {
 800ba34:	7d3b      	ldrb	r3, [r7, #20]
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	4413      	add	r3, r2
 800ba3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
			if (palgo->VL53LX_p_042[i] == 0 &&
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d028      	beq.n	800ba94 <VL53LX_f_009+0xe4>

				pulse_no = palgo->VL53LX_p_042[j] - 1;
 800ba42:	7d3b      	ldrb	r3, [r7, #20]
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	4413      	add	r3, r2
 800ba48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba4c:	3b01      	subs	r3, #1
 800ba4e:	74fb      	strb	r3, [r7, #19]

				if (pulse_no < palgo->VL53LX_p_045) {
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800ba56:	7cfa      	ldrb	r2, [r7, #19]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d21b      	bcs.n	800ba94 <VL53LX_f_009+0xe4>
					pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800ba5c:	7cfa      	ldrb	r2, [r7, #19]
 800ba5e:	4613      	mov	r3, r2
 800ba60:	00db      	lsls	r3, r3, #3
 800ba62:	4413      	add	r3, r2
 800ba64:	009b      	lsls	r3, r3, #2
 800ba66:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	3304      	adds	r3, #4
 800ba70:	60fb      	str	r3, [r7, #12]
					pdata->VL53LX_p_012 = blb;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	7dfa      	ldrb	r2, [r7, #23]
 800ba76:	701a      	strb	r2, [r3, #0]
					pdata->VL53LX_p_019    = blb + 1;
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	705a      	strb	r2, [r3, #1]
					pdata->VL53LX_p_023   = 0xFF;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	22ff      	movs	r2, #255	@ 0xff
 800ba86:	709a      	strb	r2, [r3, #2]
					pdata->VL53LX_p_024     = 0;
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	70da      	strb	r2, [r3, #3]
					pdata->VL53LX_p_013   = 0;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2200      	movs	r2, #0
 800ba92:	711a      	strb	r2, [r3, #4]
				}
			}



			if (palgo->VL53LX_p_042[i] > 0
 800ba94:	7d7b      	ldrb	r3, [r7, #21]
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	4413      	add	r3, r2
 800ba9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d042      	beq.n	800bb28 <VL53LX_f_009+0x178>
				&& palgo->VL53LX_p_042[j] == 0) {
 800baa2:	7d3b      	ldrb	r3, [r7, #20]
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	4413      	add	r3, r2
 800baa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800baac:	2b00      	cmp	r3, #0
 800baae:	d13b      	bne.n	800bb28 <VL53LX_f_009+0x178>

				pulse_no = palgo->VL53LX_p_042[i] - 1;
 800bab0:	7d7b      	ldrb	r3, [r7, #21]
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	4413      	add	r3, r2
 800bab6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800baba:	3b01      	subs	r3, #1
 800babc:	74fb      	strb	r3, [r7, #19]

				if (pulse_no < palgo->VL53LX_p_045) {
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800bac4:	7cfa      	ldrb	r2, [r7, #19]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d22e      	bcs.n	800bb28 <VL53LX_f_009+0x178>
					pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800baca:	7cfa      	ldrb	r2, [r7, #19]
 800bacc:	4613      	mov	r3, r2
 800bace:	00db      	lsls	r3, r3, #3
 800bad0:	4413      	add	r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	4413      	add	r3, r2
 800badc:	3304      	adds	r3, #4
 800bade:	60fb      	str	r3, [r7, #12]

					pdata->VL53LX_p_024    = blb;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	7dfa      	ldrb	r2, [r7, #23]
 800bae4:	70da      	strb	r2, [r3, #3]
					pdata->VL53LX_p_013  = blb + 1;
 800bae6:	7dfb      	ldrb	r3, [r7, #23]
 800bae8:	3301      	adds	r3, #1
 800baea:	b2da      	uxtb	r2, r3
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	711a      	strb	r2, [r3, #4]

					pdata->VL53LX_p_025 =
						(pdata->VL53LX_p_024 + 1) -
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	78da      	ldrb	r2, [r3, #3]
						pdata->VL53LX_p_019;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	785b      	ldrb	r3, [r3, #1]
						(pdata->VL53LX_p_024 + 1) -
 800baf8:	1ad3      	subs	r3, r2, r3
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	3301      	adds	r3, #1
 800bafe:	b2da      	uxtb	r2, r3
					pdata->VL53LX_p_025 =
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	715a      	strb	r2, [r3, #5]
					pdata->VL53LX_p_051 =
						(pdata->VL53LX_p_013 + 1) -
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	791a      	ldrb	r2, [r3, #4]
						pdata->VL53LX_p_012;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	781b      	ldrb	r3, [r3, #0]
						(pdata->VL53LX_p_013 + 1) -
 800bb0c:	1ad3      	subs	r3, r2, r3
 800bb0e:	b2db      	uxtb	r3, r3
 800bb10:	3301      	adds	r3, #1
 800bb12:	b2da      	uxtb	r2, r3
					pdata->VL53LX_p_051 =
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	719a      	strb	r2, [r3, #6]

					if (pdata->VL53LX_p_051 >
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	799b      	ldrb	r3, [r3, #6]
 800bb1c:	7cba      	ldrb	r2, [r7, #18]
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	d202      	bcs.n	800bb28 <VL53LX_f_009+0x178>
						max_filter_half_width)
						pdata->VL53LX_p_051 =
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	7cba      	ldrb	r2, [r7, #18]
 800bb26:	719a      	strb	r2, [r3, #6]
		blb++) {
 800bb28:	7dfb      	ldrb	r3, [r7, #23]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	75fb      	strb	r3, [r7, #23]
		blb < (palgo->VL53LX_p_044 +
 800bb2e:	7dfa      	ldrb	r2, [r7, #23]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800bb36:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	78db      	ldrb	r3, [r3, #3]
		blb < (palgo->VL53LX_p_044 +
 800bb3c:	440b      	add	r3, r1
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	f6ff af52 	blt.w	800b9e8 <VL53LX_f_009+0x38>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800bb44:	f997 3016 	ldrsb.w	r3, [r7, #22]

}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	371c      	adds	r7, #28
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <VL53LX_f_016>:


VL53LX_Error VL53LX_f_016(
	VL53LX_HistTargetOrder                target_order,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b090      	sub	sp, #64	@ 0x40
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	6039      	str	r1, [r7, #0]
 800bb5e:	71fb      	strb	r3, [r7, #7]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800bb60:	2300      	movs	r3, #0
 800bb62:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	VL53LX_hist_pulse_data_t  tmp;
	VL53LX_hist_pulse_data_t *ptmp = &tmp;
 800bb66:	f107 030c 	add.w	r3, r7, #12
 800bb6a:	63bb      	str	r3, [r7, #56]	@ 0x38
	VL53LX_hist_pulse_data_t *p0;
	VL53LX_hist_pulse_data_t *p1;

	uint8_t i       = 0;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t swapped = 1;
 800bb72:	2301      	movs	r3, #1
 800bb74:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	LOG_FUNCTION_START("");

	if (!(palgo->VL53LX_p_046 > 1))
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d965      	bls.n	800bc4e <VL53LX_f_016+0xfa>
		goto ENDFUNC;

	while (swapped > 0) {
 800bb82:	e05f      	b.n	800bc44 <VL53LX_f_016+0xf0>

		swapped = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

		for (i = 1; i < palgo->VL53LX_p_046; i++) {
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800bb90:	e051      	b.n	800bc36 <VL53LX_f_016+0xe2>

			p0 = &(palgo->VL53LX_p_003[i-1]);
 800bb92:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bb96:	1e5a      	subs	r2, r3, #1
 800bb98:	4613      	mov	r3, r2
 800bb9a:	00db      	lsls	r3, r3, #3
 800bb9c:	4413      	add	r3, r2
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800bba4:	683a      	ldr	r2, [r7, #0]
 800bba6:	4413      	add	r3, r2
 800bba8:	3304      	adds	r3, #4
 800bbaa:	637b      	str	r3, [r7, #52]	@ 0x34
			p1 = &(palgo->VL53LX_p_003[i]);
 800bbac:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	00db      	lsls	r3, r3, #3
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800bbbc:	683a      	ldr	r2, [r7, #0]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	633b      	str	r3, [r7, #48]	@ 0x30



			if (target_order
 800bbc4:	79fb      	ldrb	r3, [r7, #7]
 800bbc6:	2b02      	cmp	r3, #2
 800bbc8:	d118      	bne.n	800bbfc <VL53LX_f_016+0xa8>
			== VL53LX_HIST_TARGET_ORDER__STRONGEST_FIRST) {

				if (p0->VL53LX_p_010 <
 800bbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbcc:	691a      	ldr	r2, [r3, #16]
						p1->VL53LX_p_010) {
 800bbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd0:	691b      	ldr	r3, [r3, #16]
				if (p0->VL53LX_p_010 <
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	da2a      	bge.n	800bc2c <VL53LX_f_016+0xd8>



					memcpy(ptmp,
 800bbd6:	2224      	movs	r2, #36	@ 0x24
 800bbd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bbda:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bbdc:	f013 fb3b 	bl	801f256 <memcpy>
					p1, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p1,
 800bbe0:	2224      	movs	r2, #36	@ 0x24
 800bbe2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bbe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bbe6:	f013 fb36 	bl	801f256 <memcpy>
					p0, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p0,
 800bbea:	2224      	movs	r2, #36	@ 0x24
 800bbec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bbee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bbf0:	f013 fb31 	bl	801f256 <memcpy>
					ptmp, sizeof(VL53LX_hist_pulse_data_t));

					swapped = 1;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800bbfa:	e017      	b.n	800bc2c <VL53LX_f_016+0xd8>
				}

			} else {

				if (p0->VL53LX_p_011 > p1->VL53LX_p_011) {
 800bbfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbfe:	699a      	ldr	r2, [r3, #24]
 800bc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc02:	699b      	ldr	r3, [r3, #24]
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d911      	bls.n	800bc2c <VL53LX_f_016+0xd8>



					memcpy(ptmp,
 800bc08:	2224      	movs	r2, #36	@ 0x24
 800bc0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bc0c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bc0e:	f013 fb22 	bl	801f256 <memcpy>
					p1, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p1,
 800bc12:	2224      	movs	r2, #36	@ 0x24
 800bc14:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bc16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bc18:	f013 fb1d 	bl	801f256 <memcpy>
					p0,   sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p0,
 800bc1c:	2224      	movs	r2, #36	@ 0x24
 800bc1e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bc20:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bc22:	f013 fb18 	bl	801f256 <memcpy>
					ptmp, sizeof(VL53LX_hist_pulse_data_t));

					swapped = 1;
 800bc26:	2301      	movs	r3, #1
 800bc28:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 1; i < palgo->VL53LX_p_046; i++) {
 800bc2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bc30:	3301      	adds	r3, #1
 800bc32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800bc3c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d3a6      	bcc.n	800bb92 <VL53LX_f_016+0x3e>
	while (swapped > 0) {
 800bc44:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d19b      	bne.n	800bb84 <VL53LX_f_016+0x30>

			}
		}
	}

ENDFUNC:
 800bc4c:	e000      	b.n	800bc50 <VL53LX_f_016+0xfc>
		goto ENDFUNC;
 800bc4e:	bf00      	nop
	LOG_FUNCTION_END(status);

	return status;
 800bc50:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d

}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3740      	adds	r7, #64	@ 0x40
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <VL53LX_f_010>:

VL53LX_Error VL53LX_f_010(
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b087      	sub	sp, #28
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	4603      	mov	r3, r0
 800bc64:	60b9      	str	r1, [r7, #8]
 800bc66:	607a      	str	r2, [r7, #4]
 800bc68:	73fb      	strb	r3, [r7, #15]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	757b      	strb	r3, [r7, #21]
	uint8_t  lb            = 0;
 800bc72:	2300      	movs	r3, #0
 800bc74:	75fb      	strb	r3, [r7, #23]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800bc76:	7bfa      	ldrb	r2, [r7, #15]
 800bc78:	4613      	mov	r3, r2
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	4413      	add	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	4413      	add	r3, r2
 800bc88:	3304      	adds	r3, #4
 800bc8a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");



	pdata->VL53LX_p_017  = 0;
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	60da      	str	r2, [r3, #12]
	pdata->VL53LX_p_016 = 0;
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	2200      	movs	r2, #0
 800bc96:	609a      	str	r2, [r3, #8]

	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800bc98:	693b      	ldr	r3, [r7, #16]
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	75fb      	strb	r3, [r7, #23]
 800bc9e:	e01c      	b.n	800bcda <VL53LX_f_010+0x7e>
		i =  lb % palgo->VL53LX_p_030;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	78da      	ldrb	r2, [r3, #3]
 800bca4:	7dfb      	ldrb	r3, [r7, #23]
 800bca6:	fbb3 f1f2 	udiv	r1, r3, r2
 800bcaa:	fb01 f202 	mul.w	r2, r1, r2
 800bcae:	1a9b      	subs	r3, r3, r2
 800bcb0:	757b      	strb	r3, [r7, #21]
		pdata->VL53LX_p_017  += pbins->bin_data[i];
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	68da      	ldr	r2, [r3, #12]
 800bcb6:	7d79      	ldrb	r1, [r7, #21]
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	3106      	adds	r1, #6
 800bcbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bcc0:	441a      	add	r2, r3
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	60da      	str	r2, [r3, #12]
		pdata->VL53LX_p_016 += palgo->VL53LX_p_028;
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	689a      	ldr	r2, [r3, #8]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	689b      	ldr	r3, [r3, #8]
 800bcce:	441a      	add	r2, r3
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	609a      	str	r2, [r3, #8]
	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800bcd4:	7dfb      	ldrb	r3, [r7, #23]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	75fb      	strb	r3, [r7, #23]
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	791b      	ldrb	r3, [r3, #4]
 800bcde:	7dfa      	ldrb	r2, [r7, #23]
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d9dd      	bls.n	800bca0 <VL53LX_f_010+0x44>
	}



	pdata->VL53LX_p_010 =
		pdata->VL53LX_p_017 - pdata->VL53LX_p_016;
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	68da      	ldr	r2, [r3, #12]
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	1ad2      	subs	r2, r2, r3
	pdata->VL53LX_p_010 =
 800bcee:	693b      	ldr	r3, [r7, #16]
 800bcf0:	611a      	str	r2, [r3, #16]

	LOG_FUNCTION_END(status);

	return status;
 800bcf2:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	371c      	adds	r7, #28
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd00:	4770      	bx	lr

0800bd02 <VL53LX_f_015>:
VL53LX_Error VL53LX_f_015(
	uint8_t                                pulse_no,
	uint8_t                                clip_events,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800bd02:	b590      	push	{r4, r7, lr}
 800bd04:	b08d      	sub	sp, #52	@ 0x34
 800bd06:	af02      	add	r7, sp, #8
 800bd08:	60ba      	str	r2, [r7, #8]
 800bd0a:	607b      	str	r3, [r7, #4]
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	73fb      	strb	r3, [r7, #15]
 800bd10:	460b      	mov	r3, r1
 800bd12:	73bb      	strb	r3, [r7, #14]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800bd14:	2300      	movs	r3, #0
 800bd16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	uint8_t   i            = 0;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	int16_t   VL53LX_p_012 = 0;
 800bd20:	2300      	movs	r3, #0
 800bd22:	843b      	strh	r3, [r7, #32]
	int16_t   VL53LX_p_013   = 0;
 800bd24:	2300      	movs	r3, #0
 800bd26:	83fb      	strh	r3, [r7, #30]
	int16_t   window_width = 0;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint32_t  tmp_phase    = 0;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	61bb      	str	r3, [r7, #24]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800bd30:	7bfa      	ldrb	r2, [r7, #15]
 800bd32:	4613      	mov	r3, r2
 800bd34:	00db      	lsls	r3, r3, #3
 800bd36:	4413      	add	r3, r2
 800bd38:	009b      	lsls	r3, r3, #2
 800bd3a:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	4413      	add	r3, r2
 800bd42:	3304      	adds	r3, #4
 800bd44:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");



	if (pdata->VL53LX_p_023 == 0xFF)
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	789b      	ldrb	r3, [r3, #2]
 800bd4a:	2bff      	cmp	r3, #255	@ 0xff
 800bd4c:	d102      	bne.n	800bd54 <VL53LX_f_015+0x52>
		pdata->VL53LX_p_023 = 1;
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	2201      	movs	r2, #1
 800bd52:	709a      	strb	r2, [r3, #2]

	i = pdata->VL53LX_p_023 % palgo->VL53LX_p_030;
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	789b      	ldrb	r3, [r3, #2]
 800bd58:	687a      	ldr	r2, [r7, #4]
 800bd5a:	78d2      	ldrb	r2, [r2, #3]
 800bd5c:	fbb3 f1f2 	udiv	r1, r3, r2
 800bd60:	fb01 f202 	mul.w	r2, r1, r2
 800bd64:	1a9b      	subs	r3, r3, r2
 800bd66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	VL53LX_p_012  = (int16_t)i;
 800bd6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800bd6e:	843b      	strh	r3, [r7, #32]
	VL53LX_p_012 += (int16_t)pdata->VL53LX_p_012;
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	461a      	mov	r2, r3
 800bd76:	8c3b      	ldrh	r3, [r7, #32]
 800bd78:	4413      	add	r3, r2
 800bd7a:	b29b      	uxth	r3, r3
 800bd7c:	843b      	strh	r3, [r7, #32]
	VL53LX_p_012 -= (int16_t)pdata->VL53LX_p_023;
 800bd7e:	8c3b      	ldrh	r3, [r7, #32]
 800bd80:	697a      	ldr	r2, [r7, #20]
 800bd82:	7892      	ldrb	r2, [r2, #2]
 800bd84:	1a9b      	subs	r3, r3, r2
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	843b      	strh	r3, [r7, #32]

	VL53LX_p_013    = (int16_t)i;
 800bd8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800bd8e:	83fb      	strh	r3, [r7, #30]
	VL53LX_p_013   += (int16_t)pdata->VL53LX_p_013;
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	791b      	ldrb	r3, [r3, #4]
 800bd94:	461a      	mov	r2, r3
 800bd96:	8bfb      	ldrh	r3, [r7, #30]
 800bd98:	4413      	add	r3, r2
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	83fb      	strh	r3, [r7, #30]
	VL53LX_p_013   -= (int16_t)pdata->VL53LX_p_023;
 800bd9e:	8bfb      	ldrh	r3, [r7, #30]
 800bda0:	697a      	ldr	r2, [r7, #20]
 800bda2:	7892      	ldrb	r2, [r2, #2]
 800bda4:	1a9b      	subs	r3, r3, r2
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	83fb      	strh	r3, [r7, #30]


	window_width = VL53LX_p_013 - VL53LX_p_012;
 800bdaa:	8bfa      	ldrh	r2, [r7, #30]
 800bdac:	8c3b      	ldrh	r3, [r7, #32]
 800bdae:	1ad3      	subs	r3, r2, r3
 800bdb0:	b29b      	uxth	r3, r3
 800bdb2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	if (window_width > 3)
 800bdb4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800bdb8:	2b03      	cmp	r3, #3
 800bdba:	dd01      	ble.n	800bdc0 <VL53LX_f_015+0xbe>
		window_width = 3;
 800bdbc:	2303      	movs	r3, #3
 800bdbe:	84bb      	strh	r3, [r7, #36]	@ 0x24

	status =
		VL53LX_f_020(
			VL53LX_p_012,
			VL53LX_p_012 + window_width,
 800bdc0:	8c3a      	ldrh	r2, [r7, #32]
 800bdc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bdc4:	4413      	add	r3, r2
 800bdc6:	b29b      	uxth	r3, r3
		VL53LX_f_020(
 800bdc8:	b219      	sxth	r1, r3
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	78da      	ldrb	r2, [r3, #3]
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	3314      	adds	r3, #20
 800bdd2:	7bbc      	ldrb	r4, [r7, #14]
 800bdd4:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 800bdd8:	9301      	str	r3, [sp, #4]
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	9300      	str	r3, [sp, #0]
 800bdde:	4623      	mov	r3, r4
 800bde0:	f000 f846 	bl	800be70 <VL53LX_f_020>
 800bde4:	4603      	mov	r3, r0
 800bde6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			clip_events,
			pbins,
			&(pdata->VL53LX_p_026));


	if (status == VL53LX_ERROR_NONE)
 800bdea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d114      	bne.n	800be1c <VL53LX_f_015+0x11a>
		status =
			VL53LX_f_020(
				VL53LX_p_013 - window_width,
 800bdf2:	8bfa      	ldrh	r2, [r7, #30]
 800bdf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bdf6:	1ad3      	subs	r3, r2, r3
 800bdf8:	b29b      	uxth	r3, r3
			VL53LX_f_020(
 800bdfa:	b218      	sxth	r0, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	78da      	ldrb	r2, [r3, #3]
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	331c      	adds	r3, #28
 800be04:	7bbc      	ldrb	r4, [r7, #14]
 800be06:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800be0a:	9301      	str	r3, [sp, #4]
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	9300      	str	r3, [sp, #0]
 800be10:	4623      	mov	r3, r4
 800be12:	f000 f82d 	bl	800be70 <VL53LX_f_020>
 800be16:	4603      	mov	r3, r0
 800be18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				clip_events,
				pbins,
				&(pdata->VL53LX_p_027));


	if (pdata->VL53LX_p_026 > pdata->VL53LX_p_027) {
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	695a      	ldr	r2, [r3, #20]
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	69db      	ldr	r3, [r3, #28]
 800be24:	429a      	cmp	r2, r3
 800be26:	d909      	bls.n	800be3c <VL53LX_f_015+0x13a>
		tmp_phase        = pdata->VL53LX_p_026;
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	695b      	ldr	r3, [r3, #20]
 800be2c:	61bb      	str	r3, [r7, #24]
		pdata->VL53LX_p_026 = pdata->VL53LX_p_027;
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	69da      	ldr	r2, [r3, #28]
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	615a      	str	r2, [r3, #20]
		pdata->VL53LX_p_027 = tmp_phase;
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	69ba      	ldr	r2, [r7, #24]
 800be3a:	61da      	str	r2, [r3, #28]
	}


	if (pdata->VL53LX_p_011 < pdata->VL53LX_p_026)
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	699a      	ldr	r2, [r3, #24]
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	695b      	ldr	r3, [r3, #20]
 800be44:	429a      	cmp	r2, r3
 800be46:	d203      	bcs.n	800be50 <VL53LX_f_015+0x14e>
		pdata->VL53LX_p_026 = pdata->VL53LX_p_011;
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	699a      	ldr	r2, [r3, #24]
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	615a      	str	r2, [r3, #20]


	if (pdata->VL53LX_p_011 > pdata->VL53LX_p_027)
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	699a      	ldr	r2, [r3, #24]
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	69db      	ldr	r3, [r3, #28]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d903      	bls.n	800be64 <VL53LX_f_015+0x162>
		pdata->VL53LX_p_027 = pdata->VL53LX_p_011;
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	699a      	ldr	r2, [r3, #24]
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	61da      	str	r2, [r3, #28]

	LOG_FUNCTION_END(status);

	return status;
 800be64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800be68:	4618      	mov	r0, r3
 800be6a:	372c      	adds	r7, #44	@ 0x2c
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd90      	pop	{r4, r7, pc}

0800be70 <VL53LX_f_020>:
	int16_t                            VL53LX_p_024,
	uint8_t                            VL53LX_p_030,
	uint8_t                            clip_events,
	VL53LX_histogram_bin_data_t       *pbins,
	uint32_t                          *pphase)
{
 800be70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	b09b      	sub	sp, #108	@ 0x6c
 800be76:	af00      	add	r7, sp, #0
 800be78:	461c      	mov	r4, r3
 800be7a:	4603      	mov	r3, r0
 800be7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800be7e:	460b      	mov	r3, r1
 800be80:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800be82:	4613      	mov	r3, r2
 800be84:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800be88:	4623      	mov	r3, r4
 800be8a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800be8e:	2300      	movs	r3, #0
 800be90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	int16_t  i            = 0;
 800be94:	2300      	movs	r3, #0
 800be96:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	int16_t  lb            = 0;
 800be9a:	2300      	movs	r3, #0
 800be9c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	int64_t VL53LX_p_018        = 0;
 800bea0:	f04f 0200 	mov.w	r2, #0
 800bea4:	f04f 0300 	mov.w	r3, #0
 800bea8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	int64_t event_sum     = 0;
 800beac:	f04f 0200 	mov.w	r2, #0
 800beb0:	f04f 0300 	mov.w	r3, #0
 800beb4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	int64_t weighted_sum  = 0;
 800beb8:	f04f 0200 	mov.w	r2, #0
 800bebc:	f04f 0300 	mov.w	r3, #0
 800bec0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	LOG_FUNCTION_START("");

	*pphase = VL53LX_MAX_ALLOWED_PHASE;
 800bec4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bec8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800becc:	6013      	str	r3, [r2, #0]

	if (VL53LX_p_030 != 0)
 800bece:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	f000 8098 	beq.w	800c008 <VL53LX_f_020+0x198>
	for (lb = VL53LX_p_019; lb <= VL53LX_p_024; lb++) {
 800bed8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800beda:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800bede:	e08c      	b.n	800bffa <VL53LX_f_020+0x18a>

		if (lb < 0)
 800bee0:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	da09      	bge.n	800befc <VL53LX_f_020+0x8c>
			i = lb + (int16_t)VL53LX_p_030;
 800bee8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800beec:	b29a      	uxth	r2, r3
 800beee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800bef2:	4413      	add	r3, r2
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800befa:	e00a      	b.n	800bf12 <VL53LX_f_020+0xa2>
		else
			i = lb % (int16_t)VL53LX_p_030;
 800befc:	f9b7 1064 	ldrsh.w	r1, [r7, #100]	@ 0x64
 800bf00:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800bf04:	fb91 f3f2 	sdiv	r3, r1, r2
 800bf08:	fb02 f303 	mul.w	r3, r2, r3
 800bf0c:	1acb      	subs	r3, r1, r3
 800bf0e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

		if ((i >= 0) && (i < VL53LX_HISTOGRAM_BUFFER_SIZE)) {
 800bf12:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	db68      	blt.n	800bfec <VL53LX_f_020+0x17c>
 800bf1a:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800bf1e:	2b17      	cmp	r3, #23
 800bf20:	dc64      	bgt.n	800bfec <VL53LX_f_020+0x17c>
			VL53LX_p_018 =
				(int64_t)pbins->bin_data[i] -
 800bf22:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800bf26:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800bf2a:	3306      	adds	r3, #6
 800bf2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf30:	17da      	asrs	r2, r3, #31
 800bf32:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf34:	637a      	str	r2, [r7, #52]	@ 0x34
				(int64_t)pbins->VL53LX_p_028;
 800bf36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bf3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bf3e:	17da      	asrs	r2, r3, #31
 800bf40:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf42:	62fa      	str	r2, [r7, #44]	@ 0x2c
			VL53LX_p_018 =
 800bf44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	1a9b      	subs	r3, r3, r2
 800bf4e:	623b      	str	r3, [r7, #32]
 800bf50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf52:	460a      	mov	r2, r1
 800bf54:	eb63 0302 	sbc.w	r3, r3, r2
 800bf58:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf5a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800bf5e:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58

			if (clip_events > 0 && VL53LX_p_018 < 0)
 800bf62:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d009      	beq.n	800bf7e <VL53LX_f_020+0x10e>
 800bf6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	da05      	bge.n	800bf7e <VL53LX_f_020+0x10e>
				VL53LX_p_018 = 0;
 800bf72:	f04f 0200 	mov.w	r2, #0
 800bf76:	f04f 0300 	mov.w	r3, #0
 800bf7a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
			event_sum += VL53LX_p_018;
 800bf7e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800bf82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bf86:	1884      	adds	r4, r0, r2
 800bf88:	61bc      	str	r4, [r7, #24]
 800bf8a:	eb41 0303 	adc.w	r3, r1, r3
 800bf8e:	61fb      	str	r3, [r7, #28]
 800bf90:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800bf94:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
			weighted_sum +=
				(VL53LX_p_018 * (1024 + (2048*(int64_t)lb)));
 800bf98:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800bf9c:	17da      	asrs	r2, r3, #31
 800bf9e:	461d      	mov	r5, r3
 800bfa0:	4616      	mov	r6, r2
 800bfa2:	f04f 0200 	mov.w	r2, #0
 800bfa6:	f04f 0300 	mov.w	r3, #0
 800bfaa:	02f3      	lsls	r3, r6, #11
 800bfac:	ea43 5355 	orr.w	r3, r3, r5, lsr #21
 800bfb0:	02ea      	lsls	r2, r5, #11
 800bfb2:	f512 6a80 	adds.w	sl, r2, #1024	@ 0x400
 800bfb6:	f143 0b00 	adc.w	fp, r3, #0
 800bfba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bfbc:	fb0b f203 	mul.w	r2, fp, r3
 800bfc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfc2:	fb0a f303 	mul.w	r3, sl, r3
 800bfc6:	441a      	add	r2, r3
 800bfc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bfca:	fba3 890a 	umull	r8, r9, r3, sl
 800bfce:	eb02 0309 	add.w	r3, r2, r9
 800bfd2:	4699      	mov	r9, r3
			weighted_sum +=
 800bfd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bfd8:	eb12 0108 	adds.w	r1, r2, r8
 800bfdc:	6139      	str	r1, [r7, #16]
 800bfde:	eb43 0309 	adc.w	r3, r3, r9
 800bfe2:	617b      	str	r3, [r7, #20]
 800bfe4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bfe8:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
	for (lb = VL53LX_p_019; lb <= VL53LX_p_024; lb++) {
 800bfec:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800bff0:	b29b      	uxth	r3, r3
 800bff2:	3301      	adds	r3, #1
 800bff4:	b29b      	uxth	r3, r3
 800bff6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800bffa:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	@ 0x64
 800bffe:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800c002:	429a      	cmp	r2, r3
 800c004:	f77f af6c 	ble.w	800bee0 <VL53LX_f_020+0x70>
			VL53LX_TRACE_LEVEL_INFO,
			" event_sum = %8d, weighted_sum = %8d\n",
			event_sum, weighted_sum);
	}

	if (event_sum  > 0) {
 800c008:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c00c:	2a01      	cmp	r2, #1
 800c00e:	f173 0300 	sbcs.w	r3, r3, #0
 800c012:	db34      	blt.n	800c07e <VL53LX_f_020+0x20e>
		weighted_sum += do_division_s(event_sum, 2);
 800c014:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c018:	2b00      	cmp	r3, #0
 800c01a:	da06      	bge.n	800c02a <VL53LX_f_020+0x1ba>
 800c01c:	1c51      	adds	r1, r2, #1
 800c01e:	60b9      	str	r1, [r7, #8]
 800c020:	f143 0300 	adc.w	r3, r3, #0
 800c024:	60fb      	str	r3, [r7, #12]
 800c026:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c02a:	f04f 0000 	mov.w	r0, #0
 800c02e:	f04f 0100 	mov.w	r1, #0
 800c032:	0850      	lsrs	r0, r2, #1
 800c034:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800c038:	1059      	asrs	r1, r3, #1
 800c03a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c03e:	1814      	adds	r4, r2, r0
 800c040:	603c      	str	r4, [r7, #0]
 800c042:	414b      	adcs	r3, r1
 800c044:	607b      	str	r3, [r7, #4]
 800c046:	e9d7 3400 	ldrd	r3, r4, [r7]
 800c04a:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
		weighted_sum = do_division_s(weighted_sum, event_sum);
 800c04e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c052:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800c056:	f7f4 f99b 	bl	8000390 <__aeabi_ldivmod>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		if (weighted_sum < 0)
 800c062:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c066:	2b00      	cmp	r3, #0
 800c068:	da05      	bge.n	800c076 <VL53LX_f_020+0x206>
			weighted_sum = 0;
 800c06a:	f04f 0200 	mov.w	r2, #0
 800c06e:	f04f 0300 	mov.w	r3, #0
 800c072:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		*pphase = (uint32_t)weighted_sum;
 800c076:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c078:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c07c:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(status);

	return status;
 800c07e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800c082:	4618      	mov	r0, r3
 800c084:	376c      	adds	r7, #108	@ 0x6c
 800c086:	46bd      	mov	sp, r7
 800c088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c08c <VL53LX_f_011>:
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo,
	int32_t                                pad_value,
	VL53LX_histogram_bin_data_t           *ppulse)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
 800c092:	60b9      	str	r1, [r7, #8]
 800c094:	607a      	str	r2, [r7, #4]
 800c096:	603b      	str	r3, [r7, #0]
 800c098:	4603      	mov	r3, r0
 800c09a:	73fb      	strb	r3, [r7, #15]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800c09c:	2300      	movs	r3, #0
 800c09e:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	757b      	strb	r3, [r7, #21]
	uint8_t  lb            = 0;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	75fb      	strb	r3, [r7, #23]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800c0a8:	7bfa      	ldrb	r2, [r7, #15]
 800c0aa:	4613      	mov	r3, r2
 800c0ac:	00db      	lsls	r3, r3, #3
 800c0ae:	4413      	add	r3, r2
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	3304      	adds	r3, #4
 800c0bc:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");



	memcpy(ppulse, pbins, sizeof(VL53LX_histogram_bin_data_t));
 800c0be:	22ac      	movs	r2, #172	@ 0xac
 800c0c0:	68b9      	ldr	r1, [r7, #8]
 800c0c2:	6a38      	ldr	r0, [r7, #32]
 800c0c4:	f013 f8c7 	bl	801f256 <memcpy>



	for (lb = palgo->VL53LX_p_044;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800c0ce:	75fb      	strb	r3, [r7, #23]
 800c0d0:	e020      	b.n	800c114 <VL53LX_f_011+0x88>
		lb < (palgo->VL53LX_p_044 +
		palgo->VL53LX_p_030);
		lb++) {

		if (lb < pdata->VL53LX_p_012 || lb > pdata->VL53LX_p_013) {
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	7dfa      	ldrb	r2, [r7, #23]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d304      	bcc.n	800c0e6 <VL53LX_f_011+0x5a>
 800c0dc:	693b      	ldr	r3, [r7, #16]
 800c0de:	791b      	ldrb	r3, [r3, #4]
 800c0e0:	7dfa      	ldrb	r2, [r7, #23]
 800c0e2:	429a      	cmp	r2, r3
 800c0e4:	d913      	bls.n	800c10e <VL53LX_f_011+0x82>
			i =  lb % palgo->VL53LX_p_030;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	78da      	ldrb	r2, [r3, #3]
 800c0ea:	7dfb      	ldrb	r3, [r7, #23]
 800c0ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800c0f0:	fb01 f202 	mul.w	r2, r1, r2
 800c0f4:	1a9b      	subs	r3, r3, r2
 800c0f6:	757b      	strb	r3, [r7, #21]
			if (i < ppulse->VL53LX_p_021)
 800c0f8:	6a3b      	ldr	r3, [r7, #32]
 800c0fa:	7a9b      	ldrb	r3, [r3, #10]
 800c0fc:	7d7a      	ldrb	r2, [r7, #21]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d205      	bcs.n	800c10e <VL53LX_f_011+0x82>
				ppulse->bin_data[i] = pad_value;
 800c102:	7d7a      	ldrb	r2, [r7, #21]
 800c104:	6a3b      	ldr	r3, [r7, #32]
 800c106:	3206      	adds	r2, #6
 800c108:	6839      	ldr	r1, [r7, #0]
 800c10a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		lb++) {
 800c10e:	7dfb      	ldrb	r3, [r7, #23]
 800c110:	3301      	adds	r3, #1
 800c112:	75fb      	strb	r3, [r7, #23]
		lb < (palgo->VL53LX_p_044 +
 800c114:	7dfa      	ldrb	r2, [r7, #23]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800c11c:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	78db      	ldrb	r3, [r3, #3]
		lb < (palgo->VL53LX_p_044 +
 800c122:	440b      	add	r3, r1
 800c124:	429a      	cmp	r2, r3
 800c126:	dbd4      	blt.n	800c0d2 <VL53LX_f_011+0x46>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800c128:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3718      	adds	r7, #24
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <VL53LX_f_014>:
	uint8_t                       crosstalk_compensation_enable,
	VL53LX_histogram_bin_data_t  *phist_data_ap,
	VL53LX_histogram_bin_data_t  *phist_data_zp,
	VL53LX_histogram_bin_data_t  *pxtalk_hist,
	uint16_t                     *psigma_est)
{
 800c134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c138:	b096      	sub	sp, #88	@ 0x58
 800c13a:	af08      	add	r7, sp, #32
 800c13c:	4604      	mov	r4, r0
 800c13e:	4608      	mov	r0, r1
 800c140:	4611      	mov	r1, r2
 800c142:	461a      	mov	r2, r3
 800c144:	4623      	mov	r3, r4
 800c146:	73fb      	strb	r3, [r7, #15]
 800c148:	4603      	mov	r3, r0
 800c14a:	73bb      	strb	r3, [r7, #14]
 800c14c:	460b      	mov	r3, r1
 800c14e:	737b      	strb	r3, [r7, #13]
 800c150:	4613      	mov	r3, r2
 800c152:	733b      	strb	r3, [r7, #12]


	VL53LX_Error status      = VL53LX_ERROR_NONE;
 800c154:	2300      	movs	r3, #0
 800c156:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53LX_Error func_status = VL53LX_ERROR_NONE;
 800c15a:	2300      	movs	r3, #0
 800c15c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	uint8_t  i    = 0;
 800c160:	2300      	movs	r3, #0
 800c162:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	int32_t  VL53LX_p_007    = 0;
 800c166:	2300      	movs	r3, #0
 800c168:	633b      	str	r3, [r7, #48]	@ 0x30
	int32_t  VL53LX_p_032    = 0;
 800c16a:	2300      	movs	r3, #0
 800c16c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int32_t  VL53LX_p_001    = 0;
 800c16e:	2300      	movs	r3, #0
 800c170:	62bb      	str	r3, [r7, #40]	@ 0x28
	int32_t  a_zp = 0;
 800c172:	2300      	movs	r3, #0
 800c174:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t  c_zp = 0;
 800c176:	2300      	movs	r3, #0
 800c178:	623b      	str	r3, [r7, #32]
	int32_t  ax   = 0;
 800c17a:	2300      	movs	r3, #0
 800c17c:	61fb      	str	r3, [r7, #28]
	int32_t  bx   = 0;
 800c17e:	2300      	movs	r3, #0
 800c180:	61bb      	str	r3, [r7, #24]
	int32_t  cx   = 0;
 800c182:	2300      	movs	r3, #0
 800c184:	617b      	str	r3, [r7, #20]


	if (VL53LX_p_030 == 0) {
 800c186:	7b7b      	ldrb	r3, [r7, #13]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d106      	bne.n	800c19a <VL53LX_f_014+0x66>
		*psigma_est = 0xFFFF;
 800c18c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c18e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c192:	801a      	strh	r2, [r3, #0]
		return VL53LX_ERROR_DIVISION_BY_ZERO;
 800c194:	f06f 030e 	mvn.w	r3, #14
 800c198:	e06f      	b.n	800c27a <VL53LX_f_014+0x146>
	}
	i = bin % VL53LX_p_030;
 800c19a:	7bfb      	ldrb	r3, [r7, #15]
 800c19c:	7b7a      	ldrb	r2, [r7, #13]
 800c19e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c1a2:	fb01 f202 	mul.w	r2, r1, r2
 800c1a6:	1a9b      	subs	r3, r3, r2
 800c1a8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35



	VL53LX_f_022(
 800c1ac:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c1b0:	7b39      	ldrb	r1, [r7, #12]
 800c1b2:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800c1b6:	f107 0320 	add.w	r3, r7, #32
 800c1ba:	9301      	str	r3, [sp, #4]
 800c1bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	4613      	mov	r3, r2
 800c1c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c1c6:	f000 fdcd 	bl	800cd64 <VL53LX_f_022>
			&VL53LX_p_032,
			&c_zp);



	VL53LX_f_022(
 800c1ca:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800c1ce:	7b39      	ldrb	r1, [r7, #12]
 800c1d0:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800c1d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c1d8:	9301      	str	r3, [sp, #4]
 800c1da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	4613      	mov	r3, r2
 800c1e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c1e4:	f000 fdbe 	bl	800cd64 <VL53LX_f_022>
			phist_data_ap,
			&VL53LX_p_007,
			&VL53LX_p_032,
			&VL53LX_p_001);

	if (crosstalk_compensation_enable > 0)
 800c1e8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d00e      	beq.n	800c20e <VL53LX_f_014+0xda>
		VL53LX_f_022(
 800c1f0:	f107 021c 	add.w	r2, r7, #28
 800c1f4:	7b39      	ldrb	r1, [r7, #12]
 800c1f6:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800c1fa:	f107 0314 	add.w	r3, r7, #20
 800c1fe:	9301      	str	r3, [sp, #4]
 800c200:	f107 0318 	add.w	r3, r7, #24
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	4613      	mov	r3, r2
 800c208:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c20a:	f000 fdab 	bl	800cd64 <VL53LX_f_022>




	func_status =
		VL53LX_f_023(
 800c20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c210:	469c      	mov	ip, r3
 800c212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c214:	469e      	mov	lr, r3
 800c216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c218:	4698      	mov	r8, r3
 800c21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21c:	4619      	mov	r1, r3
 800c21e:	6a3b      	ldr	r3, [r7, #32]
 800c220:	461c      	mov	r4, r3
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	461d      	mov	r5, r3
 800c226:	69fb      	ldr	r3, [r7, #28]
 800c228:	461e      	mov	r6, r3
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	60bb      	str	r3, [r7, #8]
			(uint32_t)a_zp,
			(uint32_t)c_zp,
			(uint32_t)bx,
			(uint32_t)ax,
			(uint32_t)cx,
			(uint32_t)phist_data_ap->VL53LX_p_028,
 800c22e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c230:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
		VL53LX_f_023(
 800c234:	607b      	str	r3, [r7, #4]
 800c236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c238:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800c23c:	7bb8      	ldrb	r0, [r7, #14]
 800c23e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c240:	9207      	str	r2, [sp, #28]
 800c242:	9306      	str	r3, [sp, #24]
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	9205      	str	r2, [sp, #20]
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	9304      	str	r3, [sp, #16]
 800c24c:	9603      	str	r6, [sp, #12]
 800c24e:	9502      	str	r5, [sp, #8]
 800c250:	9401      	str	r4, [sp, #4]
 800c252:	9100      	str	r1, [sp, #0]
 800c254:	4643      	mov	r3, r8
 800c256:	4672      	mov	r2, lr
 800c258:	4661      	mov	r1, ip
 800c25a:	f002 ff1f 	bl	800f09c <VL53LX_f_023>
 800c25e:	4603      	mov	r3, r0
 800c260:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			psigma_est);




	if (func_status == VL53LX_ERROR_DIVISION_BY_ZERO)
 800c264:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 800c268:	f113 0f0f 	cmn.w	r3, #15
 800c26c:	d103      	bne.n	800c276 <VL53LX_f_014+0x142>
		*psigma_est = 0xFFFF;
 800c26e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c270:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c274:	801a      	strh	r2, [r3, #0]


	return status;
 800c276:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3738      	adds	r7, #56	@ 0x38
 800c27e:	46bd      	mov	sp, r7
 800c280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c284 <VL53LX_f_017>:
	uint8_t                      valid_phase_high,
	uint16_t                     sigma_thres,
	VL53LX_histogram_bin_data_t *pbins,
	VL53LX_hist_pulse_data_t    *ppulse,
	VL53LX_range_data_t         *pdata)
{
 800c284:	b490      	push	{r4, r7}
 800c286:	b084      	sub	sp, #16
 800c288:	af00      	add	r7, sp, #0
 800c28a:	4604      	mov	r4, r0
 800c28c:	4608      	mov	r0, r1
 800c28e:	4611      	mov	r1, r2
 800c290:	461a      	mov	r2, r3
 800c292:	4623      	mov	r3, r4
 800c294:	71fb      	strb	r3, [r7, #7]
 800c296:	4603      	mov	r3, r0
 800c298:	71bb      	strb	r3, [r7, #6]
 800c29a:	460b      	mov	r3, r1
 800c29c:	717b      	strb	r3, [r7, #5]
 800c29e:	4613      	mov	r3, r2
 800c2a0:	807b      	strh	r3, [r7, #2]

	uint16_t  lower_phase_limit = 0;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	81fb      	strh	r3, [r7, #14]
	uint16_t  upper_phase_limit = 0;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	81bb      	strh	r3, [r7, #12]



	pdata->range_id              = range_id;
 800c2aa:	6a3b      	ldr	r3, [r7, #32]
 800c2ac:	79fa      	ldrb	r2, [r7, #7]
 800c2ae:	701a      	strb	r2, [r3, #0]
	pdata->time_stamp            = 0;
 800c2b0:	6a3b      	ldr	r3, [r7, #32]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_012          = ppulse->VL53LX_p_012;
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	781a      	ldrb	r2, [r3, #0]
 800c2ba:	6a3b      	ldr	r3, [r7, #32]
 800c2bc:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_019             = ppulse->VL53LX_p_019;
 800c2be:	69fb      	ldr	r3, [r7, #28]
 800c2c0:	785a      	ldrb	r2, [r3, #1]
 800c2c2:	6a3b      	ldr	r3, [r7, #32]
 800c2c4:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_023            = ppulse->VL53LX_p_023;
 800c2c6:	69fb      	ldr	r3, [r7, #28]
 800c2c8:	789a      	ldrb	r2, [r3, #2]
 800c2ca:	6a3b      	ldr	r3, [r7, #32]
 800c2cc:	729a      	strb	r2, [r3, #10]
	pdata->VL53LX_p_024              = ppulse->VL53LX_p_024;
 800c2ce:	69fb      	ldr	r3, [r7, #28]
 800c2d0:	78da      	ldrb	r2, [r3, #3]
 800c2d2:	6a3b      	ldr	r3, [r7, #32]
 800c2d4:	72da      	strb	r2, [r3, #11]
	pdata->VL53LX_p_013            = ppulse->VL53LX_p_013;
 800c2d6:	69fb      	ldr	r3, [r7, #28]
 800c2d8:	791a      	ldrb	r2, [r3, #4]
 800c2da:	6a3b      	ldr	r3, [r7, #32]
 800c2dc:	731a      	strb	r2, [r3, #12]
	pdata->VL53LX_p_025             = ppulse->VL53LX_p_025;
 800c2de:	69fb      	ldr	r3, [r7, #28]
 800c2e0:	795a      	ldrb	r2, [r3, #5]
 800c2e2:	6a3b      	ldr	r3, [r7, #32]
 800c2e4:	735a      	strb	r2, [r3, #13]



	pdata->VL53LX_p_029  =
		(ppulse->VL53LX_p_013 + 1) - ppulse->VL53LX_p_012;
 800c2e6:	69fb      	ldr	r3, [r7, #28]
 800c2e8:	791a      	ldrb	r2, [r3, #4]
 800c2ea:	69fb      	ldr	r3, [r7, #28]
 800c2ec:	781b      	ldrb	r3, [r3, #0]
 800c2ee:	1ad3      	subs	r3, r2, r3
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	b2da      	uxtb	r2, r3
	pdata->VL53LX_p_029  =
 800c2f6:	6a3b      	ldr	r3, [r7, #32]
 800c2f8:	741a      	strb	r2, [r3, #16]



	pdata->zero_distance_phase   = pbins->zero_distance_phase;
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800c300:	6a3b      	ldr	r3, [r7, #32]
 800c302:	829a      	strh	r2, [r3, #20]
	pdata->VL53LX_p_002              = ppulse->VL53LX_p_002;
 800c304:	69fb      	ldr	r3, [r7, #28]
 800c306:	8c1a      	ldrh	r2, [r3, #32]
 800c308:	6a3b      	ldr	r3, [r7, #32]
 800c30a:	879a      	strh	r2, [r3, #60]	@ 0x3c
	pdata->VL53LX_p_026             = (uint16_t)ppulse->VL53LX_p_026;
 800c30c:	69fb      	ldr	r3, [r7, #28]
 800c30e:	695b      	ldr	r3, [r3, #20]
 800c310:	b29a      	uxth	r2, r3
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	87da      	strh	r2, [r3, #62]	@ 0x3e
	pdata->VL53LX_p_011          = (uint16_t)ppulse->VL53LX_p_011;
 800c316:	69fb      	ldr	r3, [r7, #28]
 800c318:	699b      	ldr	r3, [r3, #24]
 800c31a:	b29a      	uxth	r2, r3
 800c31c:	6a3b      	ldr	r3, [r7, #32]
 800c31e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	pdata->VL53LX_p_027             = (uint16_t)ppulse->VL53LX_p_027;
 800c322:	69fb      	ldr	r3, [r7, #28]
 800c324:	69db      	ldr	r3, [r3, #28]
 800c326:	b29a      	uxth	r2, r3
 800c328:	6a3b      	ldr	r3, [r7, #32]
 800c32a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	pdata->VL53LX_p_017  = (uint32_t)ppulse->VL53LX_p_017;
 800c32e:	69fb      	ldr	r3, [r7, #28]
 800c330:	68db      	ldr	r3, [r3, #12]
 800c332:	461a      	mov	r2, r3
 800c334:	6a3b      	ldr	r3, [r7, #32]
 800c336:	629a      	str	r2, [r3, #40]	@ 0x28
	pdata->VL53LX_p_010   = ppulse->VL53LX_p_010;
 800c338:	69fb      	ldr	r3, [r7, #28]
 800c33a:	691a      	ldr	r2, [r3, #16]
 800c33c:	6a3b      	ldr	r3, [r7, #32]
 800c33e:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->VL53LX_p_016 = (uint32_t)ppulse->VL53LX_p_016;
 800c340:	69fb      	ldr	r3, [r7, #28]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	461a      	mov	r2, r3
 800c346:	6a3b      	ldr	r3, [r7, #32]
 800c348:	625a      	str	r2, [r3, #36]	@ 0x24
	pdata->total_periods_elapsed = pbins->total_periods_elapsed;
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c350:	6a3b      	ldr	r3, [r7, #32]
 800c352:	619a      	str	r2, [r3, #24]



	pdata->range_status = VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800c354:	6a3b      	ldr	r3, [r7, #32]
 800c356:	2213      	movs	r2, #19
 800c358:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a


	if (sigma_thres > 0 &&
 800c35c:	887b      	ldrh	r3, [r7, #2]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d00a      	beq.n	800c378 <VL53LX_f_017+0xf4>
		(uint32_t)ppulse->VL53LX_p_002 > ((uint32_t)sigma_thres << 5))
 800c362:	69fb      	ldr	r3, [r7, #28]
 800c364:	8c1b      	ldrh	r3, [r3, #32]
 800c366:	461a      	mov	r2, r3
 800c368:	887b      	ldrh	r3, [r7, #2]
 800c36a:	015b      	lsls	r3, r3, #5
	if (sigma_thres > 0 &&
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d903      	bls.n	800c378 <VL53LX_f_017+0xf4>
		pdata->range_status = VL53LX_DEVICEERROR_SIGMATHRESHOLDCHECK;
 800c370:	6a3b      	ldr	r3, [r7, #32]
 800c372:	2206      	movs	r2, #6
 800c374:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a



	lower_phase_limit  = (uint8_t)valid_phase_low << 8;
 800c378:	79bb      	ldrb	r3, [r7, #6]
 800c37a:	b29b      	uxth	r3, r3
 800c37c:	021b      	lsls	r3, r3, #8
 800c37e:	81fb      	strh	r3, [r7, #14]
	if (lower_phase_limit < pdata->zero_distance_phase)
 800c380:	6a3b      	ldr	r3, [r7, #32]
 800c382:	8a9b      	ldrh	r3, [r3, #20]
 800c384:	89fa      	ldrh	r2, [r7, #14]
 800c386:	429a      	cmp	r2, r3
 800c388:	d205      	bcs.n	800c396 <VL53LX_f_017+0x112>
		lower_phase_limit =
			pdata->zero_distance_phase -
 800c38a:	6a3b      	ldr	r3, [r7, #32]
 800c38c:	8a9a      	ldrh	r2, [r3, #20]
		lower_phase_limit =
 800c38e:	89fb      	ldrh	r3, [r7, #14]
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	81fb      	strh	r3, [r7, #14]
 800c394:	e001      	b.n	800c39a <VL53LX_f_017+0x116>
			lower_phase_limit;
	else
		lower_phase_limit  = 0;
 800c396:	2300      	movs	r3, #0
 800c398:	81fb      	strh	r3, [r7, #14]

	upper_phase_limit  = (uint8_t)valid_phase_high << 8;
 800c39a:	797b      	ldrb	r3, [r7, #5]
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	021b      	lsls	r3, r3, #8
 800c3a0:	81bb      	strh	r3, [r7, #12]
	upper_phase_limit += pbins->zero_distance_phase;
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800c3a8:	89bb      	ldrh	r3, [r7, #12]
 800c3aa:	4413      	add	r3, r2
 800c3ac:	81bb      	strh	r3, [r7, #12]

	if (pdata->VL53LX_p_011 < lower_phase_limit ||
 800c3ae:	6a3b      	ldr	r3, [r7, #32]
 800c3b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c3b4:	89fa      	ldrh	r2, [r7, #14]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d805      	bhi.n	800c3c6 <VL53LX_f_017+0x142>
		pdata->VL53LX_p_011 > upper_phase_limit)
 800c3ba:	6a3b      	ldr	r3, [r7, #32]
 800c3bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
	if (pdata->VL53LX_p_011 < lower_phase_limit ||
 800c3c0:	89ba      	ldrh	r2, [r7, #12]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d203      	bcs.n	800c3ce <VL53LX_f_017+0x14a>
		pdata->range_status = VL53LX_DEVICEERROR_RANGEPHASECHECK;
 800c3c6:	6a3b      	ldr	r3, [r7, #32]
 800c3c8:	2205      	movs	r2, #5
 800c3ca:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

}
 800c3ce:	bf00      	nop
 800c3d0:	3710      	adds	r7, #16
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bc90      	pop	{r4, r7}
 800c3d6:	4770      	bx	lr

0800c3d8 <VL53LX_f_025>:
	VL53LX_hist_gen3_algo_private_data_t   *palgo3,
	VL53LX_hist_gen4_algo_filtered_data_t  *pfiltered,
	VL53LX_hist_gen3_dmax_private_data_t   *pdmax_algo,
	VL53LX_range_results_t                 *presults,
	uint8_t                                histo_merge_nb)
{
 800c3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3da:	b08f      	sub	sp, #60	@ 0x3c
 800c3dc:	af06      	add	r7, sp, #24
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	607a      	str	r2, [r7, #4]
 800c3e4:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	77fb      	strb	r3, [r7, #31]

	VL53LX_hist_pulse_data_t     *ppulse_data;
	VL53LX_range_data_t          *prange_data;

	uint8_t                       p = 0;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	77bb      	strb	r3, [r7, #30]
	VL53LX_histogram_bin_data_t *pB = &(palgo3->VL53LX_p_006);
 800c3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3f0:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c3f4:	61bb      	str	r3, [r7, #24]





	VL53LX_f_003(palgo3);
 800c3f6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c3f8:	f7ff f864 	bl	800b4c4 <VL53LX_f_003>



	memcpy(
		&(palgo3->VL53LX_p_006),
 800c3fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3fe:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
	memcpy(
 800c402:	22ac      	movs	r2, #172	@ 0xac
 800c404:	6839      	ldr	r1, [r7, #0]
 800c406:	4618      	mov	r0, r3
 800c408:	f012 ff25 	bl	801f256 <memcpy>
		pbins_input,
		sizeof(VL53LX_histogram_bin_data_t));



	presults->cfg_device_state = pbins_input->cfg_device_state;
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	781a      	ldrb	r2, [r3, #0]
 800c410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c412:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pbins_input->rd_device_state;
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	785a      	ldrb	r2, [r3, #1]
 800c418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c41a:	705a      	strb	r2, [r3, #1]
	presults->zone_id          = pbins_input->zone_id;
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	789a      	ldrb	r2, [r3, #2]
 800c420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c422:	709a      	strb	r2, [r3, #2]
	presults->stream_count     = pbins_input->result__stream_count;
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	f893 207b 	ldrb.w	r2, [r3, #123]	@ 0x7b
 800c42a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c42c:	70da      	strb	r2, [r3, #3]
	presults->wrap_dmax_mm     = 0;
 800c42e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c430:	2200      	movs	r2, #0
 800c432:	81da      	strh	r2, [r3, #14]
	presults->max_results      = VL53LX_MAX_RANGE_RESULTS;
 800c434:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c436:	2204      	movs	r2, #4
 800c438:	745a      	strb	r2, [r3, #17]
	presults->active_results   = 0;
 800c43a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c43c:	2200      	movs	r2, #0
 800c43e:	749a      	strb	r2, [r3, #18]

	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++)
 800c440:	2300      	movs	r3, #0
 800c442:	77bb      	strb	r3, [r7, #30]
 800c444:	e008      	b.n	800c458 <VL53LX_f_025+0x80>
		presults->VL53LX_p_022[p] = 0;
 800c446:	7fbb      	ldrb	r3, [r7, #30]
 800c448:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c44a:	005b      	lsls	r3, r3, #1
 800c44c:	4413      	add	r3, r2
 800c44e:	2200      	movs	r2, #0
 800c450:	809a      	strh	r2, [r3, #4]
	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++)
 800c452:	7fbb      	ldrb	r3, [r7, #30]
 800c454:	3301      	adds	r3, #1
 800c456:	77bb      	strb	r3, [r7, #30]
 800c458:	7fbb      	ldrb	r3, [r7, #30]
 800c45a:	2b04      	cmp	r3, #4
 800c45c:	d9f3      	bls.n	800c446 <VL53LX_f_025+0x6e>



	VL53LX_hist_calc_zero_distance_phase(&(palgo3->VL53LX_p_006));
 800c45e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c460:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c464:	4618      	mov	r0, r3
 800c466:	f7fd ff64 	bl	800a332 <VL53LX_hist_calc_zero_distance_phase>



	VL53LX_hist_estimate_ambient_from_thresholded_bins(
		(int32_t)ppost_cfg->ambient_thresh_sigma0,
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	795b      	ldrb	r3, [r3, #5]
	VL53LX_hist_estimate_ambient_from_thresholded_bins(
 800c46e:	461a      	mov	r2, r3
 800c470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c472:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c476:	4619      	mov	r1, r3
 800c478:	4610      	mov	r0, r2
 800c47a:	f7fd ff9a 	bl	800a3b2 <VL53LX_hist_estimate_ambient_from_thresholded_bins>
		&(palgo3->VL53LX_p_006));

	VL53LX_hist_estimate_ambient_from_ambient_bins(
 800c47e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c480:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c484:	4618      	mov	r0, r3
 800c486:	f7fe fb74 	bl	800ab72 <VL53LX_hist_estimate_ambient_from_ambient_bins>
			&(palgo3->VL53LX_p_006));


	VL53LX_hist_remove_ambient_bins(&(palgo3->VL53LX_p_006));
 800c48a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c48c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c490:	4618      	mov	r0, r3
 800c492:	f7fe f808 	bl	800a4a6 <VL53LX_hist_remove_ambient_bins>


	if (ppost_cfg->algo__crosstalk_compensation_enable > 0)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d009      	beq.n	800c4b4 <VL53LX_f_025+0xdc>
		VL53LX_f_005(
 800c4a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4a2:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800c4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4a8:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800c4ac:	461a      	mov	r2, r3
 800c4ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c4b0:	f000 fda0 	bl	800cff4 <VL53LX_f_005>
				&(palgo3->VL53LX_p_006),
				&(palgo3->VL53LX_p_047));


	pdmax_cfg->ambient_thresh_sigma =
		ppost_cfg->ambient_thresh_sigma1;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	799a      	ldrb	r2, [r3, #6]
	pdmax_cfg->ambient_thresh_sigma =
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	705a      	strb	r2, [r3, #1]

	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++) {
 800c4bc:	2300      	movs	r3, #0
 800c4be:	77bb      	strb	r3, [r7, #30]
 800c4c0:	e01e      	b.n	800c500 <VL53LX_f_025+0x128>
		if (status == VL53LX_ERROR_NONE) {
 800c4c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d117      	bne.n	800c4fa <VL53LX_f_025+0x122>
			status =
			VL53LX_f_001(
 800c4ca:	7fbb      	ldrb	r3, [r7, #30]
 800c4cc:	68ba      	ldr	r2, [r7, #8]
 800c4ce:	3304      	adds	r3, #4
 800c4d0:	005b      	lsls	r3, r3, #1
 800c4d2:	4413      	add	r3, r2
 800c4d4:	8898      	ldrh	r0, [r3, #4]
 800c4d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4d8:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
				pdmax_cfg->target_reflectance_for_dmax_calc[p],
				pdmax_cal,
				pdmax_cfg,
				&(palgo3->VL53LX_p_006),
				pdmax_algo,
				&(presults->VL53LX_p_022[p]));
 800c4dc:	7fbb      	ldrb	r3, [r7, #30]
			VL53LX_f_001(
 800c4de:	005b      	lsls	r3, r3, #1
 800c4e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4e2:	4413      	add	r3, r2
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	9301      	str	r3, [sp, #4]
 800c4e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	460b      	mov	r3, r1
 800c4ee:	68ba      	ldr	r2, [r7, #8]
 800c4f0:	68f9      	ldr	r1, [r7, #12]
 800c4f2:	f7fe fb89 	bl	800ac08 <VL53LX_f_001>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	77fb      	strb	r3, [r7, #31]
	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++) {
 800c4fa:	7fbb      	ldrb	r3, [r7, #30]
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	77bb      	strb	r3, [r7, #30]
 800c500:	7fbb      	ldrb	r3, [r7, #30]
 800c502:	2b04      	cmp	r3, #4
 800c504:	d9dd      	bls.n	800c4c2 <VL53LX_f_025+0xea>





	if (status == VL53LX_ERROR_NONE)
 800c506:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d11a      	bne.n	800c544 <VL53LX_f_025+0x16c>
		status =
			VL53LX_f_006(
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	8918      	ldrh	r0, [r3, #8]
			ppost_cfg->ambient_thresh_events_scaler,
			(int32_t)pdmax_cfg->ambient_thresh_sigma,
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	785b      	ldrb	r3, [r3, #1]
			VL53LX_f_006(
 800c516:	461e      	mov	r6, r3
			(int32_t)ppost_cfg->min_ambient_thresh_events,
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	68dc      	ldr	r4, [r3, #12]
			VL53LX_f_006(
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f893 5028 	ldrb.w	r5, [r3, #40]	@ 0x28
 800c522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c524:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c52a:	f502 7252 	add.w	r2, r2, #840	@ 0x348
 800c52e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c530:	9102      	str	r1, [sp, #8]
 800c532:	9201      	str	r2, [sp, #4]
 800c534:	9300      	str	r3, [sp, #0]
 800c536:	462b      	mov	r3, r5
 800c538:	4622      	mov	r2, r4
 800c53a:	4631      	mov	r1, r6
 800c53c:	f7ff f83b 	bl	800b5b6 <VL53LX_f_006>
 800c540:	4603      	mov	r3, r0
 800c542:	77fb      	strb	r3, [r7, #31]





	if (status == VL53LX_ERROR_NONE)
 800c544:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d104      	bne.n	800c556 <VL53LX_f_025+0x17e>
		status =
			VL53LX_f_007(palgo3);
 800c54c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c54e:	f7ff f963 	bl	800b818 <VL53LX_f_007>
 800c552:	4603      	mov	r3, r0
 800c554:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 800c556:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d104      	bne.n	800c568 <VL53LX_f_025+0x190>
		status =
			VL53LX_f_008(palgo3);
 800c55e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c560:	f7ff f9a8 	bl	800b8b4 <VL53LX_f_008>
 800c564:	4603      	mov	r3, r0
 800c566:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 800c568:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d104      	bne.n	800c57a <VL53LX_f_025+0x1a2>
		status =
			VL53LX_f_009(palgo3);
 800c570:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c572:	f7ff fa1d 	bl	800b9b0 <VL53LX_f_009>
 800c576:	4603      	mov	r3, r0
 800c578:	77fb      	strb	r3, [r7, #31]



	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800c57a:	2300      	movs	r3, #0
 800c57c:	77bb      	strb	r3, [r7, #30]
 800c57e:	e0a6      	b.n	800c6ce <VL53LX_f_025+0x2f6>

		ppulse_data = &(palgo3->VL53LX_p_003[p]);
 800c580:	7fba      	ldrb	r2, [r7, #30]
 800c582:	4613      	mov	r3, r2
 800c584:	00db      	lsls	r3, r3, #3
 800c586:	4413      	add	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800c58e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c590:	4413      	add	r3, r2
 800c592:	3304      	adds	r3, #4
 800c594:	617b      	str	r3, [r7, #20]



		if (status == VL53LX_ERROR_NONE)
 800c596:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d109      	bne.n	800c5b2 <VL53LX_f_025+0x1da>
			status =
				VL53LX_f_010(
 800c59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5a0:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800c5a4:	7fbb      	ldrb	r3, [r7, #30]
 800c5a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	f7ff fb57 	bl	800bc5c <VL53LX_f_010>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_006),
					palgo3);



		if (status == VL53LX_ERROR_NONE)
 800c5b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d110      	bne.n	800c5dc <VL53LX_f_025+0x204>
			status =
				VL53LX_f_011(
 800c5ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5bc:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800c5c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5c8:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 800c5cc:	7fb8      	ldrb	r0, [r7, #30]
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	4613      	mov	r3, r2
 800c5d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c5d4:	f7ff fd5a 	bl	800c08c <VL53LX_f_011>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	77fb      	strb	r3, [r7, #31]
					pB->VL53LX_p_028,
					&(palgo3->VL53LX_p_048));



		if (status == VL53LX_ERROR_NONE) {
 800c5dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d10d      	bne.n	800c600 <VL53LX_f_025+0x228>
			status =
				VL53LX_f_011(
 800c5e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5e6:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800c5ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ec:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800c5f0:	7fb8      	ldrb	r0, [r7, #30]
 800c5f2:	9300      	str	r3, [sp, #0]
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c5f8:	f7ff fd48 	bl	800c08c <VL53LX_f_011>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_049));
		}



		if (status == VL53LX_ERROR_NONE) {
 800c600:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d10d      	bne.n	800c624 <VL53LX_f_025+0x24c>
			status =
				VL53LX_f_011(
 800c608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c60a:	f503 7152 	add.w	r1, r3, #840	@ 0x348
 800c60e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c610:	f203 534c 	addw	r3, r3, #1356	@ 0x54c
 800c614:	7fb8      	ldrb	r0, [r7, #30]
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	2300      	movs	r3, #0
 800c61a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c61c:	f7ff fd36 	bl	800c08c <VL53LX_f_011>
 800c620:	4603      	mov	r3, r0
 800c622:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_050));
		}



		if (status == VL53LX_ERROR_NONE)
 800c624:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d109      	bne.n	800c640 <VL53LX_f_025+0x268>
			status =
				VL53LX_f_026(
 800c62c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c62e:	f503 717d 	add.w	r1, r3, #1012	@ 0x3f4
 800c632:	7fb8      	ldrb	r0, [r7, #30]
 800c634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c636:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c638:	f000 f8dd 	bl	800c7f6 <VL53LX_f_026>
 800c63c:	4603      	mov	r3, r0
 800c63e:	77fb      	strb	r3, [r7, #31]
					palgo3,
					pfiltered);



		if (status == VL53LX_ERROR_NONE)
 800c640:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d108      	bne.n	800c65a <VL53LX_f_025+0x282>
			status =
				VL53LX_f_027(
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	8a19      	ldrh	r1, [r3, #16]
 800c64c:	7fb8      	ldrb	r0, [r7, #30]
 800c64e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c650:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c652:	f000 f95c 	bl	800c90e <VL53LX_f_027>
 800c656:	4603      	mov	r3, r0
 800c658:	77fb      	strb	r3, [r7, #31]
					p,
					ppost_cfg->noise_threshold,
					pfiltered,
					palgo3);

		if (status == VL53LX_ERROR_NONE)
 800c65a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d124      	bne.n	800c6ac <VL53LX_f_025+0x2d4>
			status =
			VL53LX_f_014(
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	789d      	ldrb	r5, [r3, #2]
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	7e1e      	ldrb	r6, [r3, #24]
 800c66a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c66c:	f893 c003 	ldrb.w	ip, [r3, #3]
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	f893 e006 	ldrb.w	lr, [r3, #6]
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c67c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c67e:	f502 727d 	add.w	r2, r2, #1012	@ 0x3f4
 800c682:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c684:	f501 6194 	add.w	r1, r1, #1184	@ 0x4a0
 800c688:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c68a:	f200 504c 	addw	r0, r0, #1356	@ 0x54c
 800c68e:	697c      	ldr	r4, [r7, #20]
 800c690:	3420      	adds	r4, #32
 800c692:	9404      	str	r4, [sp, #16]
 800c694:	9003      	str	r0, [sp, #12]
 800c696:	9102      	str	r1, [sp, #8]
 800c698:	9201      	str	r2, [sp, #4]
 800c69a:	9300      	str	r3, [sp, #0]
 800c69c:	4673      	mov	r3, lr
 800c69e:	4662      	mov	r2, ip
 800c6a0:	4631      	mov	r1, r6
 800c6a2:	4628      	mov	r0, r5
 800c6a4:	f7ff fd46 	bl	800c134 <VL53LX_f_014>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	77fb      	strb	r3, [r7, #31]
			&(palgo3->VL53LX_p_050),
			&(ppulse_data->VL53LX_p_002));



		if (status == VL53LX_ERROR_NONE)
 800c6ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d109      	bne.n	800c6c8 <VL53LX_f_025+0x2f0>
			status =
				VL53LX_f_015(
 800c6b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6b6:	f503 7227 	add.w	r2, r3, #668	@ 0x29c
 800c6ba:	7fb8      	ldrb	r0, [r7, #30]
 800c6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6be:	2101      	movs	r1, #1
 800c6c0:	f7ff fb1f 	bl	800bd02 <VL53LX_f_015>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	77fb      	strb	r3, [r7, #31]
	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800c6c8:	7fbb      	ldrb	r3, [r7, #30]
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	77bb      	strb	r3, [r7, #30]
 800c6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6d0:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800c6d4:	7fba      	ldrb	r2, [r7, #30]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	f4ff af52 	bcc.w	800c580 <VL53LX_f_025+0x1a8>

	}



	if (status == VL53LX_ERROR_NONE)
 800c6dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d107      	bne.n	800c6f4 <VL53LX_f_025+0x31c>
		status =
			VL53LX_f_016(
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	785b      	ldrb	r3, [r3, #1]
 800c6e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7ff fa32 	bl	800bb54 <VL53LX_f_016>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	77fb      	strb	r3, [r7, #31]
				ppost_cfg->hist_target_order,
				palgo3);



	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	77bb      	strb	r3, [r7, #30]
 800c6f8:	e071      	b.n	800c7de <VL53LX_f_025+0x406>

		ppulse_data = &(palgo3->VL53LX_p_003[p]);
 800c6fa:	7fba      	ldrb	r2, [r7, #30]
 800c6fc:	4613      	mov	r3, r2
 800c6fe:	00db      	lsls	r3, r3, #3
 800c700:	4413      	add	r3, r2
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800c708:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c70a:	4413      	add	r3, r2
 800c70c:	3304      	adds	r3, #4
 800c70e:	617b      	str	r3, [r7, #20]


		if (!(presults->active_results < presults->max_results))
 800c710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c712:	7c9a      	ldrb	r2, [r3, #18]
 800c714:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c716:	7c5b      	ldrb	r3, [r3, #17]
 800c718:	429a      	cmp	r2, r3
 800c71a:	d25c      	bcs.n	800c7d6 <VL53LX_f_025+0x3fe>
			continue;




		if (ppulse_data->VL53LX_p_010 >
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	691a      	ldr	r2, [r3, #16]
			ppost_cfg->signal_total_events_limit &&
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	695b      	ldr	r3, [r3, #20]
		if (ppulse_data->VL53LX_p_010 >
 800c724:	429a      	cmp	r2, r3
 800c726:	dd57      	ble.n	800c7d8 <VL53LX_f_025+0x400>
			ppulse_data->VL53LX_p_023 < 0xFF) {
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	789b      	ldrb	r3, [r3, #2]
			ppost_cfg->signal_total_events_limit &&
 800c72c:	2bff      	cmp	r3, #255	@ 0xff
 800c72e:	d053      	beq.n	800c7d8 <VL53LX_f_025+0x400>

			prange_data =
			&(presults->VL53LX_p_003[presults->active_results]);
 800c730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c732:	7c9b      	ldrb	r3, [r3, #18]
 800c734:	461a      	mov	r2, r3
			prange_data =
 800c736:	234c      	movs	r3, #76	@ 0x4c
 800c738:	fb02 f303 	mul.w	r3, r2, r3
 800c73c:	3310      	adds	r3, #16
 800c73e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c740:	4413      	add	r3, r2
 800c742:	3304      	adds	r3, #4
 800c744:	613b      	str	r3, [r7, #16]

			if (status == VL53LX_ERROR_NONE)
 800c746:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d115      	bne.n	800c77a <VL53LX_f_025+0x3a2>
				VL53LX_f_017(
 800c74e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c750:	7c98      	ldrb	r0, [r3, #18]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f893 1020 	ldrb.w	r1, [r3, #32]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f893 4021 	ldrb.w	r4, [r3, #33]	@ 0x21
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	8b5d      	ldrh	r5, [r3, #26]
 800c762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c764:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800c768:	693a      	ldr	r2, [r7, #16]
 800c76a:	9202      	str	r2, [sp, #8]
 800c76c:	697a      	ldr	r2, [r7, #20]
 800c76e:	9201      	str	r2, [sp, #4]
 800c770:	9300      	str	r3, [sp, #0]
 800c772:	462b      	mov	r3, r5
 800c774:	4622      	mov	r2, r4
 800c776:	f7ff fd85 	bl	800c284 <VL53LX_f_017>
						ppost_cfg->sigma_thresh,
						&(palgo3->VL53LX_p_006),
						ppulse_data,
						prange_data);

			if (status == VL53LX_ERROR_NONE)
 800c77a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d115      	bne.n	800c7ae <VL53LX_f_025+0x3d6>
				status =
				VL53LX_f_018(
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800c788:	69bb      	ldr	r3, [r7, #24]
 800c78a:	f8b3 1086 	ldrh.w	r1, [r3, #134]	@ 0x86
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c794:	69bb      	ldr	r3, [r7, #24]
 800c796:	f8b3 407c 	ldrh.w	r4, [r3, #124]	@ 0x7c
 800c79a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800c79e:	9301      	str	r3, [sp, #4]
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	9300      	str	r3, [sp, #0]
 800c7a4:	4623      	mov	r3, r4
 800c7a6:	f000 fb36 	bl	800ce16 <VL53LX_f_018>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	77fb      	strb	r3, [r7, #31]
				pB->total_periods_elapsed,
				pB->result__dss_actual_effective_spads,
				prange_data,
				histo_merge_nb);

			if (status == VL53LX_ERROR_NONE)
 800c7ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d108      	bne.n	800c7c8 <VL53LX_f_025+0x3f0>
				VL53LX_f_019(
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	8bd8      	ldrh	r0, [r3, #30]
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800c7c0:	693a      	ldr	r2, [r7, #16]
 800c7c2:	4619      	mov	r1, r3
 800c7c4:	f000 fbcc 	bl	800cf60 <VL53LX_f_019>
					ppost_cfg->gain_factor,
					ppost_cfg->range_offset_mm,
					prange_data);

			presults->active_results++;
 800c7c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7ca:	7c9b      	ldrb	r3, [r3, #18]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	b2da      	uxtb	r2, r3
 800c7d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7d2:	749a      	strb	r2, [r3, #18]
 800c7d4:	e000      	b.n	800c7d8 <VL53LX_f_025+0x400>
			continue;
 800c7d6:	bf00      	nop
	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800c7d8:	7fbb      	ldrb	r3, [r7, #30]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	77bb      	strb	r3, [r7, #30]
 800c7de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7e0:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800c7e4:	7fba      	ldrb	r2, [r7, #30]
 800c7e6:	429a      	cmp	r2, r3
 800c7e8:	d387      	bcc.n	800c6fa <VL53LX_f_025+0x322>



	LOG_FUNCTION_END(status);

	return status;
 800c7ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3724      	adds	r7, #36	@ 0x24
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c7f6 <VL53LX_f_026>:
VL53LX_Error VL53LX_f_026(
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *ppulse,
	VL53LX_hist_gen3_algo_private_data_t  *palgo3,
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered)
{
 800c7f6:	b580      	push	{r7, lr}
 800c7f8:	b08c      	sub	sp, #48	@ 0x30
 800c7fa:	af02      	add	r7, sp, #8
 800c7fc:	60b9      	str	r1, [r7, #8]
 800c7fe:	607a      	str	r2, [r7, #4]
 800c800:	603b      	str	r3, [r7, #0]
 800c802:	4603      	mov	r3, r0
 800c804:	73fb      	strb	r3, [r7, #15]




	VL53LX_Error  status       = VL53LX_ERROR_NONE;
 800c806:	2300      	movs	r3, #0
 800c808:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	VL53LX_hist_pulse_data_t *pdata = &(palgo3->VL53LX_p_003[pulse_no]);
 800c80c:	7bfa      	ldrb	r2, [r7, #15]
 800c80e:	4613      	mov	r3, r2
 800c810:	00db      	lsls	r3, r3, #3
 800c812:	4413      	add	r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	4413      	add	r3, r2
 800c81e:	3304      	adds	r3, #4
 800c820:	623b      	str	r3, [r7, #32]

	uint8_t  lb     = 0;
 800c822:	2300      	movs	r3, #0
 800c824:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t  i     = 0;
 800c828:	2300      	movs	r3, #0
 800c82a:	77fb      	strb	r3, [r7, #31]
	int32_t  suma  = 0;
 800c82c:	2300      	movs	r3, #0
 800c82e:	61bb      	str	r3, [r7, #24]
	int32_t  sumb  = 0;
 800c830:	2300      	movs	r3, #0
 800c832:	617b      	str	r3, [r7, #20]
	int32_t  sumc  = 0;
 800c834:	2300      	movs	r3, #0
 800c836:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	pfiltered->VL53LX_p_020    = palgo3->VL53LX_p_020;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	785a      	ldrb	r2, [r3, #1]
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	705a      	strb	r2, [r3, #1]
	pfiltered->VL53LX_p_019      = palgo3->VL53LX_p_019;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	781a      	ldrb	r2, [r3, #0]
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	701a      	strb	r2, [r3, #0]
	pfiltered->VL53LX_p_021 = palgo3->VL53LX_p_021;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	789a      	ldrb	r2, [r3, #2]
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	709a      	strb	r2, [r3, #2]



	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800c850:	6a3b      	ldr	r3, [r7, #32]
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c858:	e04d      	b.n	800c8f6 <VL53LX_f_026+0x100>

		i =  lb  % palgo3->VL53LX_p_030;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	78da      	ldrb	r2, [r3, #3]
 800c85e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c862:	fbb3 f1f2 	udiv	r1, r3, r2
 800c866:	fb01 f202 	mul.w	r2, r1, r2
 800c86a:	1a9b      	subs	r3, r3, r2
 800c86c:	77fb      	strb	r3, [r7, #31]


		VL53LX_f_022(
 800c86e:	6a3b      	ldr	r3, [r7, #32]
 800c870:	7999      	ldrb	r1, [r3, #6]
 800c872:	f107 0218 	add.w	r2, r7, #24
 800c876:	7ff8      	ldrb	r0, [r7, #31]
 800c878:	f107 0310 	add.w	r3, r7, #16
 800c87c:	9301      	str	r3, [sp, #4]
 800c87e:	f107 0314 	add.w	r3, r7, #20
 800c882:	9300      	str	r3, [sp, #0]
 800c884:	4613      	mov	r3, r2
 800c886:	68ba      	ldr	r2, [r7, #8]
 800c888:	f000 fa6c 	bl	800cd64 <VL53LX_f_022>
				&suma,
				&sumb,
				&sumc);


		pfiltered->VL53LX_p_007[i] = suma;
 800c88c:	7ffb      	ldrb	r3, [r7, #31]
 800c88e:	69ba      	ldr	r2, [r7, #24]
 800c890:	6839      	ldr	r1, [r7, #0]
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	440b      	add	r3, r1
 800c896:	605a      	str	r2, [r3, #4]
		pfiltered->VL53LX_p_032[i] = sumb;
 800c898:	7ffb      	ldrb	r3, [r7, #31]
 800c89a:	697a      	ldr	r2, [r7, #20]
 800c89c:	6839      	ldr	r1, [r7, #0]
 800c89e:	3318      	adds	r3, #24
 800c8a0:	009b      	lsls	r3, r3, #2
 800c8a2:	440b      	add	r3, r1
 800c8a4:	605a      	str	r2, [r3, #4]
		pfiltered->VL53LX_p_001[i] = sumc;
 800c8a6:	7ffb      	ldrb	r3, [r7, #31]
 800c8a8:	693a      	ldr	r2, [r7, #16]
 800c8aa:	6839      	ldr	r1, [r7, #0]
 800c8ac:	3330      	adds	r3, #48	@ 0x30
 800c8ae:	009b      	lsls	r3, r3, #2
 800c8b0:	440b      	add	r3, r1
 800c8b2:	605a      	str	r2, [r3, #4]



		pfiltered->VL53LX_p_053[i] =
			(suma + sumb) -
 800c8b4:	69ba      	ldr	r2, [r7, #24]
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	18d1      	adds	r1, r2, r3
			(sumc + palgo3->VL53LX_p_028);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	689a      	ldr	r2, [r3, #8]
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	441a      	add	r2, r3
		pfiltered->VL53LX_p_053[i] =
 800c8c2:	7ffb      	ldrb	r3, [r7, #31]
			(suma + sumb) -
 800c8c4:	1a8a      	subs	r2, r1, r2
		pfiltered->VL53LX_p_053[i] =
 800c8c6:	6839      	ldr	r1, [r7, #0]
 800c8c8:	3348      	adds	r3, #72	@ 0x48
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	440b      	add	r3, r1
 800c8ce:	605a      	str	r2, [r3, #4]



		pfiltered->VL53LX_p_054[i] =
			(sumb + sumc) -
 800c8d0:	697a      	ldr	r2, [r7, #20]
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	18d1      	adds	r1, r2, r3
			(suma + palgo3->VL53LX_p_028);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	689a      	ldr	r2, [r3, #8]
 800c8da:	69bb      	ldr	r3, [r7, #24]
 800c8dc:	441a      	add	r2, r3
		pfiltered->VL53LX_p_054[i] =
 800c8de:	7ffb      	ldrb	r3, [r7, #31]
			(sumb + sumc) -
 800c8e0:	1a8a      	subs	r2, r1, r2
		pfiltered->VL53LX_p_054[i] =
 800c8e2:	6839      	ldr	r1, [r7, #0]
 800c8e4:	3360      	adds	r3, #96	@ 0x60
 800c8e6:	009b      	lsls	r3, r3, #2
 800c8e8:	440b      	add	r3, r1
 800c8ea:	605a      	str	r2, [r3, #4]
	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800c8ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c8f6:	6a3b      	ldr	r3, [r7, #32]
 800c8f8:	791b      	ldrb	r3, [r3, #4]
 800c8fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d9ab      	bls.n	800c85a <VL53LX_f_026+0x64>
	}

	return status;
 800c902:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 800c906:	4618      	mov	r0, r3
 800c908:	3728      	adds	r7, #40	@ 0x28
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}

0800c90e <VL53LX_f_027>:
VL53LX_Error VL53LX_f_027(
	uint8_t                                pulse_no,
	uint16_t                               noise_threshold,
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered,
	VL53LX_hist_gen3_algo_private_data_t  *palgo3)
{
 800c90e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c910:	b08f      	sub	sp, #60	@ 0x3c
 800c912:	af06      	add	r7, sp, #24
 800c914:	60ba      	str	r2, [r7, #8]
 800c916:	607b      	str	r3, [r7, #4]
 800c918:	4603      	mov	r3, r0
 800c91a:	73fb      	strb	r3, [r7, #15]
 800c91c:	460b      	mov	r3, r1
 800c91e:	81bb      	strh	r3, [r7, #12]



	VL53LX_Error  status       = VL53LX_ERROR_NONE;
 800c920:	2300      	movs	r3, #0
 800c922:	77bb      	strb	r3, [r7, #30]
	VL53LX_Error  func_status  = VL53LX_ERROR_NONE;
 800c924:	2300      	movs	r3, #0
 800c926:	777b      	strb	r3, [r7, #29]

	VL53LX_hist_pulse_data_t *pdata = &(palgo3->VL53LX_p_003[pulse_no]);
 800c928:	7bfa      	ldrb	r2, [r7, #15]
 800c92a:	4613      	mov	r3, r2
 800c92c:	00db      	lsls	r3, r3, #3
 800c92e:	4413      	add	r3, r2
 800c930:	009b      	lsls	r3, r3, #2
 800c932:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	4413      	add	r3, r2
 800c93a:	3304      	adds	r3, #4
 800c93c:	61bb      	str	r3, [r7, #24]

	uint8_t  lb            = 0;
 800c93e:	2300      	movs	r3, #0
 800c940:	77fb      	strb	r3, [r7, #31]
	uint8_t  i            = 0;
 800c942:	2300      	movs	r3, #0
 800c944:	75fb      	strb	r3, [r7, #23]
	uint8_t  j            = 0;
 800c946:	2300      	movs	r3, #0
 800c948:	75bb      	strb	r3, [r7, #22]

	SUPPRESS_UNUSED_WARNING(noise_threshold);

	for (lb = pdata->VL53LX_p_012; lb < pdata->VL53LX_p_013; lb++) {
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	77fb      	strb	r3, [r7, #31]
 800c950:	e0b9      	b.n	800cac6 <VL53LX_f_027+0x1b8>

		i =  lb    % palgo3->VL53LX_p_030;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	78da      	ldrb	r2, [r3, #3]
 800c956:	7ffb      	ldrb	r3, [r7, #31]
 800c958:	fbb3 f1f2 	udiv	r1, r3, r2
 800c95c:	fb01 f202 	mul.w	r2, r1, r2
 800c960:	1a9b      	subs	r3, r3, r2
 800c962:	75fb      	strb	r3, [r7, #23]
		j = (lb+1) % palgo3->VL53LX_p_030;
 800c964:	7ffb      	ldrb	r3, [r7, #31]
 800c966:	3301      	adds	r3, #1
 800c968:	687a      	ldr	r2, [r7, #4]
 800c96a:	78d2      	ldrb	r2, [r2, #3]
 800c96c:	fb93 f1f2 	sdiv	r1, r3, r2
 800c970:	fb01 f202 	mul.w	r2, r1, r2
 800c974:	1a9b      	subs	r3, r3, r2
 800c976:	75bb      	strb	r3, [r7, #22]

		if (i < palgo3->VL53LX_p_021 &&
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	789b      	ldrb	r3, [r3, #2]
 800c97c:	7dfa      	ldrb	r2, [r7, #23]
 800c97e:	429a      	cmp	r2, r3
 800c980:	f080 809e 	bcs.w	800cac0 <VL53LX_f_027+0x1b2>
			j < palgo3->VL53LX_p_021) {
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	789b      	ldrb	r3, [r3, #2]
		if (i < palgo3->VL53LX_p_021 &&
 800c988:	7dba      	ldrb	r2, [r7, #22]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	f080 8098 	bcs.w	800cac0 <VL53LX_f_027+0x1b2>

			if (pfiltered->VL53LX_p_053[i] == 0 &&
 800c990:	7dfb      	ldrb	r3, [r7, #23]
 800c992:	68ba      	ldr	r2, [r7, #8]
 800c994:	3348      	adds	r3, #72	@ 0x48
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	4413      	add	r3, r2
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10e      	bne.n	800c9be <VL53LX_f_027+0xb0>
				pfiltered->VL53LX_p_054[i] == 0)
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	68ba      	ldr	r2, [r7, #8]
 800c9a4:	3360      	adds	r3, #96	@ 0x60
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	4413      	add	r3, r2
 800c9aa:	685b      	ldr	r3, [r3, #4]
			if (pfiltered->VL53LX_p_053[i] == 0 &&
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d106      	bne.n	800c9be <VL53LX_f_027+0xb0>

				pfiltered->VL53LX_p_040[i] = 0;
 800c9b0:	7dfb      	ldrb	r3, [r7, #23]
 800c9b2:	68ba      	ldr	r2, [r7, #8]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800c9bc:	e043      	b.n	800ca46 <VL53LX_f_027+0x138>

			else if (pfiltered->VL53LX_p_053[i] >= 0 &&
 800c9be:	7dfb      	ldrb	r3, [r7, #23]
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	3348      	adds	r3, #72	@ 0x48
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4413      	add	r3, r2
 800c9c8:	685b      	ldr	r3, [r3, #4]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	db0e      	blt.n	800c9ec <VL53LX_f_027+0xde>
					 pfiltered->VL53LX_p_054[i] >= 0)
 800c9ce:	7dfb      	ldrb	r3, [r7, #23]
 800c9d0:	68ba      	ldr	r2, [r7, #8]
 800c9d2:	3360      	adds	r3, #96	@ 0x60
 800c9d4:	009b      	lsls	r3, r3, #2
 800c9d6:	4413      	add	r3, r2
 800c9d8:	685b      	ldr	r3, [r3, #4]
			else if (pfiltered->VL53LX_p_053[i] >= 0 &&
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	db06      	blt.n	800c9ec <VL53LX_f_027+0xde>
				pfiltered->VL53LX_p_040[i] = 1;
 800c9de:	7dfb      	ldrb	r3, [r7, #23]
 800c9e0:	68ba      	ldr	r2, [r7, #8]
 800c9e2:	4413      	add	r3, r2
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800c9ea:	e02c      	b.n	800ca46 <VL53LX_f_027+0x138>

			else if (pfiltered->VL53LX_p_053[i] <  0 &&
 800c9ec:	7dfb      	ldrb	r3, [r7, #23]
 800c9ee:	68ba      	ldr	r2, [r7, #8]
 800c9f0:	3348      	adds	r3, #72	@ 0x48
 800c9f2:	009b      	lsls	r3, r3, #2
 800c9f4:	4413      	add	r3, r2
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	da1e      	bge.n	800ca3a <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_054[i] >= 0 &&
 800c9fc:	7dfb      	ldrb	r3, [r7, #23]
 800c9fe:	68ba      	ldr	r2, [r7, #8]
 800ca00:	3360      	adds	r3, #96	@ 0x60
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	4413      	add	r3, r2
 800ca06:	685b      	ldr	r3, [r3, #4]
			else if (pfiltered->VL53LX_p_053[i] <  0 &&
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	db16      	blt.n	800ca3a <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_053[j] >= 0 &&
 800ca0c:	7dbb      	ldrb	r3, [r7, #22]
 800ca0e:	68ba      	ldr	r2, [r7, #8]
 800ca10:	3348      	adds	r3, #72	@ 0x48
 800ca12:	009b      	lsls	r3, r3, #2
 800ca14:	4413      	add	r3, r2
 800ca16:	685b      	ldr	r3, [r3, #4]
					 pfiltered->VL53LX_p_054[i] >= 0 &&
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	db0e      	blt.n	800ca3a <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_054[j] <  0)
 800ca1c:	7dbb      	ldrb	r3, [r7, #22]
 800ca1e:	68ba      	ldr	r2, [r7, #8]
 800ca20:	3360      	adds	r3, #96	@ 0x60
 800ca22:	009b      	lsls	r3, r3, #2
 800ca24:	4413      	add	r3, r2
 800ca26:	685b      	ldr	r3, [r3, #4]
					 pfiltered->VL53LX_p_053[j] >= 0 &&
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	da06      	bge.n	800ca3a <VL53LX_f_027+0x12c>
				pfiltered->VL53LX_p_040[i] = 1;
 800ca2c:	7dfb      	ldrb	r3, [r7, #23]
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	4413      	add	r3, r2
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800ca38:	e005      	b.n	800ca46 <VL53LX_f_027+0x138>

			else
				pfiltered->VL53LX_p_040[i] = 0;
 800ca3a:	7dfb      	ldrb	r3, [r7, #23]
 800ca3c:	68ba      	ldr	r2, [r7, #8]
 800ca3e:	4413      	add	r3, r2
 800ca40:	2200      	movs	r2, #0
 800ca42:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4


			if (pfiltered->VL53LX_p_040[i] > 0) {
 800ca46:	7dfb      	ldrb	r3, [r7, #23]
 800ca48:	68ba      	ldr	r2, [r7, #8]
 800ca4a:	4413      	add	r3, r2
 800ca4c:	f893 31e4 	ldrb.w	r3, [r3, #484]	@ 0x1e4
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d035      	beq.n	800cac0 <VL53LX_f_027+0x1b2>

				pdata->VL53LX_p_023 = lb;
 800ca54:	69bb      	ldr	r3, [r7, #24]
 800ca56:	7ffa      	ldrb	r2, [r7, #31]
 800ca58:	709a      	strb	r2, [r3, #2]

				func_status =
					VL53LX_f_028(
 800ca5a:	7dfb      	ldrb	r3, [r7, #23]
 800ca5c:	68ba      	ldr	r2, [r7, #8]
 800ca5e:	009b      	lsls	r3, r3, #2
 800ca60:	4413      	add	r3, r2
 800ca62:	685c      	ldr	r4, [r3, #4]
 800ca64:	7dfb      	ldrb	r3, [r7, #23]
 800ca66:	68ba      	ldr	r2, [r7, #8]
 800ca68:	3318      	adds	r3, #24
 800ca6a:	009b      	lsls	r3, r3, #2
 800ca6c:	4413      	add	r3, r2
 800ca6e:	685d      	ldr	r5, [r3, #4]
 800ca70:	7dfb      	ldrb	r3, [r7, #23]
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	3330      	adds	r3, #48	@ 0x30
 800ca76:	009b      	lsls	r3, r3, #2
 800ca78:	4413      	add	r3, r2
 800ca7a:	685e      	ldr	r6, [r3, #4]
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	689b      	ldr	r3, [r3, #8]
 800ca80:	687a      	ldr	r2, [r7, #4]
 800ca82:	78d2      	ldrb	r2, [r2, #3]
 800ca84:	69b9      	ldr	r1, [r7, #24]
 800ca86:	3118      	adds	r1, #24
 800ca88:	7ff8      	ldrb	r0, [r7, #31]
 800ca8a:	9105      	str	r1, [sp, #20]
 800ca8c:	9204      	str	r2, [sp, #16]
 800ca8e:	9303      	str	r3, [sp, #12]
 800ca90:	2300      	movs	r3, #0
 800ca92:	9302      	str	r3, [sp, #8]
 800ca94:	2300      	movs	r3, #0
 800ca96:	9301      	str	r3, [sp, #4]
 800ca98:	2300      	movs	r3, #0
 800ca9a:	9300      	str	r3, [sp, #0]
 800ca9c:	4633      	mov	r3, r6
 800ca9e:	462a      	mov	r2, r5
 800caa0:	4621      	mov	r1, r4
 800caa2:	f000 f81c 	bl	800cade <VL53LX_f_028>
 800caa6:	4603      	mov	r3, r0
 800caa8:	777b      	strb	r3, [r7, #29]
					0,
					palgo3->VL53LX_p_028,
					palgo3->VL53LX_p_030,
					&(pdata->VL53LX_p_011));

				if (func_status ==
 800caaa:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800caae:	f113 0f0f 	cmn.w	r3, #15
 800cab2:	d105      	bne.n	800cac0 <VL53LX_f_027+0x1b2>
					VL53LX_ERROR_DIVISION_BY_ZERO)
					pfiltered->VL53LX_p_040[i] = 0;
 800cab4:	7dfb      	ldrb	r3, [r7, #23]
 800cab6:	68ba      	ldr	r2, [r7, #8]
 800cab8:	4413      	add	r3, r2
 800caba:	2200      	movs	r2, #0
 800cabc:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
	for (lb = pdata->VL53LX_p_012; lb < pdata->VL53LX_p_013; lb++) {
 800cac0:	7ffb      	ldrb	r3, [r7, #31]
 800cac2:	3301      	adds	r3, #1
 800cac4:	77fb      	strb	r3, [r7, #31]
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	791b      	ldrb	r3, [r3, #4]
 800caca:	7ffa      	ldrb	r2, [r7, #31]
 800cacc:	429a      	cmp	r2, r3
 800cace:	f4ff af40 	bcc.w	800c952 <VL53LX_f_027+0x44>

			}
		}
	}

	return status;
 800cad2:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3724      	adds	r7, #36	@ 0x24
 800cada:	46bd      	mov	sp, r7
 800cadc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cade <VL53LX_f_028>:
	int32_t   bx,
	int32_t   cx,
	int32_t   VL53LX_p_028,
	uint8_t   VL53LX_p_030,
	uint32_t *pmean_phase)
{
 800cade:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cae2:	b0b0      	sub	sp, #192	@ 0xc0
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800caea:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800caee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97


	VL53LX_Error  status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800caf8:	23f1      	movs	r3, #241	@ 0xf1
 800cafa:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf

	int64_t  mean_phase  = VL53LX_MAX_ALLOWED_PHASE;
 800cafe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cb02:	f04f 0300 	mov.w	r3, #0
 800cb06:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
	int32_t  mean_phase32;
	int64_t  VL53LX_p_055   = 0;
 800cb0a:	f04f 0200 	mov.w	r2, #0
 800cb0e:	f04f 0300 	mov.w	r3, #0
 800cb12:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
	int64_t  half_b_minus_amb = 0;
 800cb16:	f04f 0200 	mov.w	r2, #0
 800cb1a:	f04f 0300 	mov.w	r3, #0
 800cb1e:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0


	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 800cb22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cb26:	17da      	asrs	r2, r3, #31
 800cb28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cb2c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
		(int64_t)cx - (int64_t)VL53LX_p_007 -  (int64_t)ax);
 800cb30:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800cb34:	17da      	asrs	r2, r3, #31
 800cb36:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cb38:	67fa      	str	r2, [r7, #124]	@ 0x7c
	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 800cb3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cb3e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800cb42:	4602      	mov	r2, r0
 800cb44:	ebb3 0802 	subs.w	r8, r3, r2
 800cb48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cb4c:	460a      	mov	r2, r1
 800cb4e:	eb63 0902 	sbc.w	r9, r3, r2
		(int64_t)cx - (int64_t)VL53LX_p_007 -  (int64_t)ax);
 800cb52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb56:	17da      	asrs	r2, r3, #31
 800cb58:	673b      	str	r3, [r7, #112]	@ 0x70
 800cb5a:	677a      	str	r2, [r7, #116]	@ 0x74
 800cb5c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800cb60:	460b      	mov	r3, r1
 800cb62:	ebb8 0a03 	subs.w	sl, r8, r3
 800cb66:	4613      	mov	r3, r2
 800cb68:	eb69 0b03 	sbc.w	fp, r9, r3
 800cb6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb70:	17da      	asrs	r2, r3, #31
 800cb72:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb74:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cb76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	ebba 0403 	subs.w	r4, sl, r3
 800cb80:	4613      	mov	r3, r2
 800cb82:	eb6b 0503 	sbc.w	r5, fp, r3
	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 800cb86:	f04f 0200 	mov.w	r2, #0
 800cb8a:	f04f 0300 	mov.w	r3, #0
 800cb8e:	032b      	lsls	r3, r5, #12
 800cb90:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800cb94:	0322      	lsls	r2, r4, #12
 800cb96:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 800cb9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb9e:	17da      	asrs	r2, r3, #31
 800cba0:	663b      	str	r3, [r7, #96]	@ 0x60
 800cba2:	667a      	str	r2, [r7, #100]	@ 0x64
		(int64_t)bx - (int64_t)VL53LX_p_028);
 800cba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cba8:	17da      	asrs	r2, r3, #31
 800cbaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cbac:	65fa      	str	r2, [r7, #92]	@ 0x5c
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 800cbae:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800cbb2:	4623      	mov	r3, r4
 800cbb4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800cbb8:	4602      	mov	r2, r0
 800cbba:	1a9b      	subs	r3, r3, r2
 800cbbc:	653b      	str	r3, [r7, #80]	@ 0x50
 800cbbe:	462b      	mov	r3, r5
 800cbc0:	460a      	mov	r2, r1
 800cbc2:	eb63 0302 	sbc.w	r3, r3, r2
 800cbc6:	657b      	str	r3, [r7, #84]	@ 0x54
		(int64_t)bx - (int64_t)VL53LX_p_028);
 800cbc8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800cbcc:	17da      	asrs	r2, r3, #31
 800cbce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbd0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800cbd2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800cbd6:	4623      	mov	r3, r4
 800cbd8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800cbdc:	4602      	mov	r2, r0
 800cbde:	1a9b      	subs	r3, r3, r2
 800cbe0:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbe2:	462b      	mov	r3, r5
 800cbe4:	460a      	mov	r2, r1
 800cbe6:	eb63 0302 	sbc.w	r3, r3, r2
 800cbea:	647b      	str	r3, [r7, #68]	@ 0x44
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 800cbec:	f04f 0200 	mov.w	r2, #0
 800cbf0:	f04f 0300 	mov.w	r3, #0
 800cbf4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800cbf8:	4629      	mov	r1, r5
 800cbfa:	030b      	lsls	r3, r1, #12
 800cbfc:	4621      	mov	r1, r4
 800cbfe:	ea43 5311 	orr.w	r3, r3, r1, lsr #20
 800cc02:	4621      	mov	r1, r4
 800cc04:	030a      	lsls	r2, r1, #12
 800cc06:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

	if (half_b_minus_amb != 0) {
 800cc0a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	f000 809c 	beq.w	800cd4c <VL53LX_f_028+0x26e>

		mean_phase = (4096 * VL53LX_p_055) + half_b_minus_amb;
 800cc14:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800cc18:	f04f 0000 	mov.w	r0, #0
 800cc1c:	f04f 0100 	mov.w	r1, #0
 800cc20:	0319      	lsls	r1, r3, #12
 800cc22:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 800cc26:	0310      	lsls	r0, r2, #12
 800cc28:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800cc2c:	1814      	adds	r4, r2, r0
 800cc2e:	62bc      	str	r4, [r7, #40]	@ 0x28
 800cc30:	414b      	adcs	r3, r1
 800cc32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc34:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800cc38:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
		mean_phase = do_division_s(mean_phase, (half_b_minus_amb * 2));
 800cc3c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800cc40:	1891      	adds	r1, r2, r2
 800cc42:	6239      	str	r1, [r7, #32]
 800cc44:	415b      	adcs	r3, r3
 800cc46:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc48:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cc4c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800cc50:	f7f3 fb9e 	bl	8000390 <__aeabi_ldivmod>
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

		mean_phase  +=  2048;
 800cc5c:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800cc60:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 800cc64:	61b9      	str	r1, [r7, #24]
 800cc66:	f143 0300 	adc.w	r3, r3, #0
 800cc6a:	61fb      	str	r3, [r7, #28]
 800cc6c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800cc70:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
		mean_phase  += (4096 * (int64_t)bin);
 800cc74:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cc78:	2200      	movs	r2, #0
 800cc7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cc7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800cc7e:	f04f 0200 	mov.w	r2, #0
 800cc82:	f04f 0300 	mov.w	r3, #0
 800cc86:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800cc8a:	4629      	mov	r1, r5
 800cc8c:	030b      	lsls	r3, r1, #12
 800cc8e:	4621      	mov	r1, r4
 800cc90:	ea43 5311 	orr.w	r3, r3, r1, lsr #20
 800cc94:	4621      	mov	r1, r4
 800cc96:	030a      	lsls	r2, r1, #12
 800cc98:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800cc9c:	1884      	adds	r4, r0, r2
 800cc9e:	613c      	str	r4, [r7, #16]
 800cca0:	eb41 0303 	adc.w	r3, r1, r3
 800cca4:	617b      	str	r3, [r7, #20]
 800cca6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800ccaa:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0


		mean_phase  = do_division_s((mean_phase + 1), 2);
 800ccae:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800ccb2:	1c51      	adds	r1, r2, #1
 800ccb4:	6339      	str	r1, [r7, #48]	@ 0x30
 800ccb6:	f143 0300 	adc.w	r3, r3, #0
 800ccba:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccbc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	da06      	bge.n	800ccd2 <VL53LX_f_028+0x1f4>
 800ccc4:	1c51      	adds	r1, r2, #1
 800ccc6:	60b9      	str	r1, [r7, #8]
 800ccc8:	f143 0300 	adc.w	r3, r3, #0
 800cccc:	60fb      	str	r3, [r7, #12]
 800ccce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ccd2:	f04f 0000 	mov.w	r0, #0
 800ccd6:	f04f 0100 	mov.w	r1, #0
 800ccda:	0850      	lsrs	r0, r2, #1
 800ccdc:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800cce0:	1059      	asrs	r1, r3, #1
 800cce2:	e9c7 012c 	strd	r0, r1, [r7, #176]	@ 0xb0


		if (mean_phase  < 0)
 800cce6:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	da05      	bge.n	800ccfa <VL53LX_f_028+0x21c>
			mean_phase = 0;
 800ccee:	f04f 0200 	mov.w	r2, #0
 800ccf2:	f04f 0300 	mov.w	r3, #0
 800ccf6:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		if (mean_phase > VL53LX_MAX_ALLOWED_PHASE)
 800ccfa:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800ccfe:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800cd02:	f173 0300 	sbcs.w	r3, r3, #0
 800cd06:	db05      	blt.n	800cd14 <VL53LX_f_028+0x236>
			mean_phase = VL53LX_MAX_ALLOWED_PHASE;
 800cd08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cd0c:	f04f 0300 	mov.w	r3, #0
 800cd10:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0


		mean_phase32 = (int32_t)mean_phase;
 800cd14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cd18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		mean_phase32 = mean_phase32 %
			((int32_t)VL53LX_p_030 * 2048);
 800cd1c:	f897 30f0 	ldrb.w	r3, [r7, #240]	@ 0xf0
 800cd20:	02da      	lsls	r2, r3, #11
		mean_phase32 = mean_phase32 %
 800cd22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd26:	fb93 f1f2 	sdiv	r1, r3, r2
 800cd2a:	fb01 f202 	mul.w	r2, r1, r2
 800cd2e:	1a9b      	subs	r3, r3, r2
 800cd30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		mean_phase = mean_phase32;
 800cd34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd38:	17da      	asrs	r2, r3, #31
 800cd3a:	603b      	str	r3, [r7, #0]
 800cd3c:	607a      	str	r2, [r7, #4]
 800cd3e:	e9d7 3400 	ldrd	r3, r4, [r7]
 800cd42:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0

		status = VL53LX_ERROR_NONE;
 800cd46:	2300      	movs	r3, #0
 800cd48:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf

	}

	*pmean_phase = (uint32_t)mean_phase;
 800cd4c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cd50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cd54:	601a      	str	r2, [r3, #0]

	return status;
 800cd56:	f997 30bf 	ldrsb.w	r3, [r7, #191]	@ 0xbf
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	37c0      	adds	r7, #192	@ 0xc0
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800cd64 <VL53LX_f_022>:
	uint8_t                         filter_woi,
	VL53LX_histogram_bin_data_t    *pbins,
	int32_t                        *pa,
	int32_t                        *pb,
	int32_t                        *pc)
{
 800cd64:	b480      	push	{r7}
 800cd66:	b087      	sub	sp, #28
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	60ba      	str	r2, [r7, #8]
 800cd6c:	607b      	str	r3, [r7, #4]
 800cd6e:	4603      	mov	r3, r0
 800cd70:	73fb      	strb	r3, [r7, #15]
 800cd72:	460b      	mov	r3, r1
 800cd74:	73bb      	strb	r3, [r7, #14]


	uint8_t w = 0;
 800cd76:	2300      	movs	r3, #0
 800cd78:	75fb      	strb	r3, [r7, #23]
	uint8_t j = 0;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	75bb      	strb	r3, [r7, #22]

	*pa = 0;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	601a      	str	r2, [r3, #0]
	*pb = pbins->bin_data[VL53LX_p_032];
 800cd84:	7bfa      	ldrb	r2, [r7, #15]
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	3206      	adds	r2, #6
 800cd8a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cd8e:	6a3b      	ldr	r3, [r7, #32]
 800cd90:	601a      	str	r2, [r3, #0]
	*pc = 0;
 800cd92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd94:	2200      	movs	r2, #0
 800cd96:	601a      	str	r2, [r3, #0]

	for (w = 0 ; w < ((filter_woi << 1)+1) ; w++) {
 800cd98:	2300      	movs	r3, #0
 800cd9a:	75fb      	strb	r3, [r7, #23]
 800cd9c:	e02f      	b.n	800cdfe <VL53LX_f_022+0x9a>


		j = ((VL53LX_p_032 + w + pbins->VL53LX_p_021) -
 800cd9e:	7bfa      	ldrb	r2, [r7, #15]
 800cda0:	7dfb      	ldrb	r3, [r7, #23]
 800cda2:	4413      	add	r3, r2
 800cda4:	68ba      	ldr	r2, [r7, #8]
 800cda6:	7a92      	ldrb	r2, [r2, #10]
 800cda8:	441a      	add	r2, r3
 800cdaa:	7bbb      	ldrb	r3, [r7, #14]
 800cdac:	1ad3      	subs	r3, r2, r3
			filter_woi) % pbins->VL53LX_p_021;
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	7a92      	ldrb	r2, [r2, #10]
 800cdb2:	fb93 f1f2 	sdiv	r1, r3, r2
 800cdb6:	fb01 f202 	mul.w	r2, r1, r2
 800cdba:	1a9b      	subs	r3, r3, r2
		j = ((VL53LX_p_032 + w + pbins->VL53LX_p_021) -
 800cdbc:	75bb      	strb	r3, [r7, #22]


		if (w < filter_woi)
 800cdbe:	7dfa      	ldrb	r2, [r7, #23]
 800cdc0:	7bbb      	ldrb	r3, [r7, #14]
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	d20a      	bcs.n	800cddc <VL53LX_f_022+0x78>
			*pa += pbins->bin_data[j];
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681a      	ldr	r2, [r3, #0]
 800cdca:	7db9      	ldrb	r1, [r7, #22]
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	3106      	adds	r1, #6
 800cdd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cdd4:	441a      	add	r2, r3
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	601a      	str	r2, [r3, #0]
 800cdda:	e00d      	b.n	800cdf8 <VL53LX_f_022+0x94>
		else if (w > filter_woi)
 800cddc:	7dfa      	ldrb	r2, [r7, #23]
 800cdde:	7bbb      	ldrb	r3, [r7, #14]
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d909      	bls.n	800cdf8 <VL53LX_f_022+0x94>
			*pc += pbins->bin_data[j];
 800cde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cde6:	681a      	ldr	r2, [r3, #0]
 800cde8:	7db9      	ldrb	r1, [r7, #22]
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	3106      	adds	r1, #6
 800cdee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cdf2:	441a      	add	r2, r3
 800cdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf6:	601a      	str	r2, [r3, #0]
	for (w = 0 ; w < ((filter_woi << 1)+1) ; w++) {
 800cdf8:	7dfb      	ldrb	r3, [r7, #23]
 800cdfa:	3301      	adds	r3, #1
 800cdfc:	75fb      	strb	r3, [r7, #23]
 800cdfe:	7bbb      	ldrb	r3, [r7, #14]
 800ce00:	005a      	lsls	r2, r3, #1
 800ce02:	7dfb      	ldrb	r3, [r7, #23]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	daca      	bge.n	800cd9e <VL53LX_f_022+0x3a>
	}
}
 800ce08:	bf00      	nop
 800ce0a:	bf00      	nop
 800ce0c:	371c      	adds	r7, #28
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr

0800ce16 <VL53LX_f_018>:
	uint16_t           fast_osc_frequency,
	uint32_t           total_periods_elapsed,
	uint16_t           VL53LX_p_004,
	VL53LX_range_data_t  *pdata,
	uint8_t histo_merge_nb)
{
 800ce16:	b580      	push	{r7, lr}
 800ce18:	b088      	sub	sp, #32
 800ce1a:	af00      	add	r7, sp, #0
 800ce1c:	60ba      	str	r2, [r7, #8]
 800ce1e:	461a      	mov	r2, r3
 800ce20:	4603      	mov	r3, r0
 800ce22:	81fb      	strh	r3, [r7, #14]
 800ce24:	460b      	mov	r3, r1
 800ce26:	81bb      	strh	r3, [r7, #12]
 800ce28:	4613      	mov	r3, r2
 800ce2a:	80fb      	strh	r3, [r7, #6]
	VL53LX_Error     status = VL53LX_ERROR_NONE;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	77fb      	strb	r3, [r7, #31]

	uint32_t    pll_period_us       = 0;
 800ce30:	2300      	movs	r3, #0
 800ce32:	617b      	str	r3, [r7, #20]
	uint32_t    periods_elapsed     = 0;
 800ce34:	2300      	movs	r3, #0
 800ce36:	613b      	str	r3, [r7, #16]
	uint32_t    count_rate_total    = 0;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");



	pdata->width                  = vcsel_width;
 800ce3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce3e:	89fa      	ldrh	r2, [r7, #14]
 800ce40:	81da      	strh	r2, [r3, #14]
	pdata->fast_osc_frequency     = fast_osc_frequency;
 800ce42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce44:	89ba      	ldrh	r2, [r7, #12]
 800ce46:	825a      	strh	r2, [r3, #18]
	pdata->total_periods_elapsed  = total_periods_elapsed;
 800ce48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce4a:	68ba      	ldr	r2, [r7, #8]
 800ce4c:	619a      	str	r2, [r3, #24]
	pdata->VL53LX_p_004 = VL53LX_p_004;
 800ce4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce50:	88fa      	ldrh	r2, [r7, #6]
 800ce52:	82da      	strh	r2, [r3, #22]



	if (pdata->fast_osc_frequency == 0)
 800ce54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce56:	8a5b      	ldrh	r3, [r3, #18]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d101      	bne.n	800ce60 <VL53LX_f_018+0x4a>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800ce5c:	23f1      	movs	r3, #241	@ 0xf1
 800ce5e:	77fb      	strb	r3, [r7, #31]

	if (pdata->total_periods_elapsed == 0)
 800ce60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce62:	699b      	ldr	r3, [r3, #24]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d101      	bne.n	800ce6c <VL53LX_f_018+0x56>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800ce68:	23f1      	movs	r3, #241	@ 0xf1
 800ce6a:	77fb      	strb	r3, [r7, #31]

	if (status == VL53LX_ERROR_NONE) {
 800ce6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d16f      	bne.n	800cf54 <VL53LX_f_018+0x13e>



		pll_period_us =
			VL53LX_calc_pll_period_us(pdata->fast_osc_frequency);
 800ce74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce76:	8a5b      	ldrh	r3, [r3, #18]
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7fd f91d 	bl	800a0b8 <VL53LX_calc_pll_period_us>
 800ce7e:	6178      	str	r0, [r7, #20]



		periods_elapsed      = pdata->total_periods_elapsed + 1;
 800ce80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce82:	699b      	ldr	r3, [r3, #24]
 800ce84:	3301      	adds	r3, #1
 800ce86:	613b      	str	r3, [r7, #16]



		pdata->peak_duration_us    = VL53LX_duration_maths(
			pll_period_us,
			(uint32_t)pdata->width,
 800ce88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce8a:	89db      	ldrh	r3, [r3, #14]
		pdata->peak_duration_us    = VL53LX_duration_maths(
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce94:	6978      	ldr	r0, [r7, #20]
 800ce96:	f7fd f926 	bl	800a0e6 <VL53LX_duration_maths>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce9e:	61da      	str	r2, [r3, #28]
			VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
			periods_elapsed);

		pdata->woi_duration_us     = VL53LX_duration_maths(
			pll_period_us,
			((uint32_t)pdata->VL53LX_p_029) << 4,
 800cea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea2:	7c1b      	ldrb	r3, [r3, #16]
		pdata->woi_duration_us     = VL53LX_duration_maths(
 800cea4:	0119      	lsls	r1, r3, #4
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ceac:	6978      	ldr	r0, [r7, #20]
 800ceae:	f7fd f91a 	bl	800a0e6 <VL53LX_duration_maths>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceb6:	621a      	str	r2, [r3, #32]
			periods_elapsed);



		pdata->peak_signal_count_rate_mcps = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_010,
 800ceb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
		pdata->peak_signal_count_rate_mcps = VL53LX_rate_maths(
 800cebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cebe:	69db      	ldr	r3, [r3, #28]
 800cec0:	4619      	mov	r1, r3
 800cec2:	4610      	mov	r0, r2
 800cec4:	f7fd fb87 	bl	800a5d6 <VL53LX_rate_maths>
 800cec8:	4603      	mov	r3, r0
 800ceca:	461a      	mov	r2, r3
 800cecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cece:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->peak_duration_us);

		pdata->avg_signal_count_rate_mcps = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_010,
 800ced0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ced2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
		pdata->avg_signal_count_rate_mcps = VL53LX_rate_maths(
 800ced4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ced6:	6a1b      	ldr	r3, [r3, #32]
 800ced8:	4619      	mov	r1, r3
 800ceda:	4610      	mov	r0, r2
 800cedc:	f7fd fb7b 	bl	800a5d6 <VL53LX_rate_maths>
 800cee0:	4603      	mov	r3, r0
 800cee2:	461a      	mov	r2, r3
 800cee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee6:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->woi_duration_us);

		pdata->ambient_count_rate_mcps    = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_016,
 800cee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		pdata->ambient_count_rate_mcps    = VL53LX_rate_maths(
 800ceec:	461a      	mov	r2, r3
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	6a1b      	ldr	r3, [r3, #32]
 800cef2:	4619      	mov	r1, r3
 800cef4:	4610      	mov	r0, r2
 800cef6:	f7fd fb6e 	bl	800a5d6 <VL53LX_rate_maths>
 800cefa:	4603      	mov	r3, r0
 800cefc:	461a      	mov	r2, r3
 800cefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf00:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->woi_duration_us);



		count_rate_total =
			(uint32_t)pdata->peak_signal_count_rate_mcps +
 800cf02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf04:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800cf06:	461a      	mov	r2, r3
			(uint32_t)pdata->ambient_count_rate_mcps;
 800cf08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf0a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
		count_rate_total =
 800cf0c:	4413      	add	r3, r2
 800cf0e:	61bb      	str	r3, [r7, #24]

		if (histo_merge_nb > 1)
 800cf10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d905      	bls.n	800cf24 <VL53LX_f_018+0x10e>
			count_rate_total /= histo_merge_nb;
 800cf18:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cf1c:	69ba      	ldr	r2, [r7, #24]
 800cf1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf22:	61bb      	str	r3, [r7, #24]

		pdata->total_rate_per_spad_mcps   =
			VL53LX_rate_per_spad_maths(
 800cf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf26:	8ada      	ldrh	r2, [r3, #22]
 800cf28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cf2c:	69b9      	ldr	r1, [r7, #24]
 800cf2e:	2006      	movs	r0, #6
 800cf30:	f7fd fb96 	bl	800a660 <VL53LX_rate_per_spad_maths>
 800cf34:	4603      	mov	r3, r0
 800cf36:	461a      	mov	r2, r3
		pdata->total_rate_per_spad_mcps   =
 800cf38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf3a:	86da      	strh	r2, [r3, #54]	@ 0x36
					 0xFFFF);



		pdata->VL53LX_p_009   =
			VL53LX_events_per_spad_maths(
 800cf3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf3e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800cf40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf42:	8ad9      	ldrh	r1, [r3, #22]
 800cf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf46:	69db      	ldr	r3, [r3, #28]
 800cf48:	461a      	mov	r2, r3
 800cf4a:	f7fd f925 	bl	800a198 <VL53LX_events_per_spad_maths>
 800cf4e:	4602      	mov	r2, r0
		pdata->VL53LX_p_009   =
 800cf50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf52:	639a      	str	r2, [r3, #56]	@ 0x38

	}

	LOG_FUNCTION_END(status);

	return status;
 800cf54:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cf58:	4618      	mov	r0, r3
 800cf5a:	3720      	adds	r7, #32
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	bd80      	pop	{r7, pc}

0800cf60 <VL53LX_f_019>:

void VL53LX_f_019(
	uint16_t             gain_factor,
	int16_t              range_offset_mm,
	VL53LX_range_data_t *pdata)
{
 800cf60:	b590      	push	{r4, r7, lr}
 800cf62:	b085      	sub	sp, #20
 800cf64:	af02      	add	r7, sp, #8
 800cf66:	4603      	mov	r3, r0
 800cf68:	603a      	str	r2, [r7, #0]
 800cf6a:	80fb      	strh	r3, [r7, #6]
 800cf6c:	460b      	mov	r3, r1
 800cf6e:	80bb      	strh	r3, [r7, #4]
	LOG_FUNCTION_START("");



	pdata->min_range_mm =
		(int16_t)VL53LX_range_maths(
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	8a58      	ldrh	r0, [r3, #18]
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	8a9c      	ldrh	r4, [r3, #20]
 800cf7c:	88fb      	ldrh	r3, [r7, #6]
 800cf7e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800cf82:	9201      	str	r2, [sp, #4]
 800cf84:	9300      	str	r3, [sp, #0]
 800cf86:	2300      	movs	r3, #0
 800cf88:	4622      	mov	r2, r4
 800cf8a:	f7fd fb9d 	bl	800a6c8 <VL53LX_range_maths>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	b21a      	sxth	r2, r3
	pdata->min_range_mm =
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
				0,
				(int32_t)gain_factor,
				(int32_t)range_offset_mm);

	pdata->median_range_mm =
		(int16_t)VL53LX_range_maths(
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	8a58      	ldrh	r0, [r3, #18]
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	f8b3 1040 	ldrh.w	r1, [r3, #64]	@ 0x40
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	8a9c      	ldrh	r4, [r3, #20]
 800cfa6:	88fb      	ldrh	r3, [r7, #6]
 800cfa8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800cfac:	9201      	str	r2, [sp, #4]
 800cfae:	9300      	str	r3, [sp, #0]
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	4622      	mov	r2, r4
 800cfb4:	f7fd fb88 	bl	800a6c8 <VL53LX_range_maths>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	b21a      	sxth	r2, r3
	pdata->median_range_mm =
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
				0,
				(int32_t)gain_factor,
				(int32_t)range_offset_mm);

	pdata->max_range_mm =
		(int16_t)VL53LX_range_maths(
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	8a58      	ldrh	r0, [r3, #18]
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	f8b3 1042 	ldrh.w	r1, [r3, #66]	@ 0x42
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	8a9c      	ldrh	r4, [r3, #20]
 800cfd0:	88fb      	ldrh	r3, [r7, #6]
 800cfd2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800cfd6:	9201      	str	r2, [sp, #4]
 800cfd8:	9300      	str	r3, [sp, #0]
 800cfda:	2300      	movs	r3, #0
 800cfdc:	4622      	mov	r2, r4
 800cfde:	f7fd fb73 	bl	800a6c8 <VL53LX_range_maths>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	b21a      	sxth	r2, r3
	pdata->max_range_mm =
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48




	LOG_FUNCTION_END(0);
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd90      	pop	{r4, r7, pc}

0800cff4 <VL53LX_f_005>:

void  VL53LX_f_005(
	VL53LX_histogram_bin_data_t   *pxtalk,
	VL53LX_histogram_bin_data_t   *pbins,
	VL53LX_histogram_bin_data_t   *pxtalk_realigned)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b086      	sub	sp, #24
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	60f8      	str	r0, [r7, #12]
 800cffc:	60b9      	str	r1, [r7, #8]
 800cffe:	607a      	str	r2, [r7, #4]


	uint8_t i          = 0;
 800d000:	2300      	movs	r3, #0
 800d002:	75fb      	strb	r3, [r7, #23]
	uint8_t min_bins   = 0;
 800d004:	2300      	movs	r3, #0
 800d006:	75bb      	strb	r3, [r7, #22]
	int8_t  bin_offset = 0;
 800d008:	2300      	movs	r3, #0
 800d00a:	753b      	strb	r3, [r7, #20]
	int8_t  bin_access = 0;
 800d00c:	2300      	movs	r3, #0
 800d00e:	757b      	strb	r3, [r7, #21]





	memcpy(
 800d010:	22ac      	movs	r2, #172	@ 0xac
 800d012:	68b9      	ldr	r1, [r7, #8]
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f012 f91e 	bl	801f256 <memcpy>
		pxtalk_realigned,
		pbins,
		sizeof(VL53LX_histogram_bin_data_t));

	for (i = 0 ; i < pxtalk_realigned->VL53LX_p_020 ; i++)
 800d01a:	2300      	movs	r3, #0
 800d01c:	75fb      	strb	r3, [r7, #23]
 800d01e:	e008      	b.n	800d032 <VL53LX_f_005+0x3e>
		pxtalk_realigned->bin_data[i] = 0;
 800d020:	7dfa      	ldrb	r2, [r7, #23]
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	3206      	adds	r2, #6
 800d026:	2100      	movs	r1, #0
 800d028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0 ; i < pxtalk_realigned->VL53LX_p_020 ; i++)
 800d02c:	7dfb      	ldrb	r3, [r7, #23]
 800d02e:	3301      	adds	r3, #1
 800d030:	75fb      	strb	r3, [r7, #23]
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	7a5b      	ldrb	r3, [r3, #9]
 800d036:	7dfa      	ldrb	r2, [r7, #23]
 800d038:	429a      	cmp	r2, r3
 800d03a:	d3f1      	bcc.n	800d020 <VL53LX_f_005+0x2c>



	bin_offset =  VL53LX_f_030(
 800d03c:	68f9      	ldr	r1, [r7, #12]
 800d03e:	68b8      	ldr	r0, [r7, #8]
 800d040:	f000 f878 	bl	800d134 <VL53LX_f_030>
 800d044:	4603      	mov	r3, r0
 800d046:	753b      	strb	r3, [r7, #20]
						pbins,
						pxtalk);



	if (pxtalk->VL53LX_p_021 < pbins->VL53LX_p_021)
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	7a9a      	ldrb	r2, [r3, #10]
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	7a9b      	ldrb	r3, [r3, #10]
 800d050:	429a      	cmp	r2, r3
 800d052:	d203      	bcs.n	800d05c <VL53LX_f_005+0x68>
		min_bins = pxtalk->VL53LX_p_021;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	7a9b      	ldrb	r3, [r3, #10]
 800d058:	75bb      	strb	r3, [r7, #22]
 800d05a:	e002      	b.n	800d062 <VL53LX_f_005+0x6e>
	else
		min_bins = pbins->VL53LX_p_021;
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	7a9b      	ldrb	r3, [r3, #10]
 800d060:	75bb      	strb	r3, [r7, #22]


	for (i = 0 ; i <  min_bins ; i++) {
 800d062:	2300      	movs	r3, #0
 800d064:	75fb      	strb	r3, [r7, #23]
 800d066:	e05c      	b.n	800d122 <VL53LX_f_005+0x12e>



		if (bin_offset >= 0)
 800d068:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	db0f      	blt.n	800d090 <VL53LX_f_005+0x9c>
			bin_access = ((int8_t)i + (int8_t)bin_offset)
 800d070:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d074:	461a      	mov	r2, r3
 800d076:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800d07a:	4413      	add	r3, r2
				% (int8_t)pbins->VL53LX_p_021;
 800d07c:	68ba      	ldr	r2, [r7, #8]
 800d07e:	7a92      	ldrb	r2, [r2, #10]
 800d080:	b252      	sxtb	r2, r2
 800d082:	fb93 f1f2 	sdiv	r1, r3, r2
 800d086:	fb01 f202 	mul.w	r2, r1, r2
 800d08a:	1a9b      	subs	r3, r3, r2
			bin_access = ((int8_t)i + (int8_t)bin_offset)
 800d08c:	757b      	strb	r3, [r7, #21]
 800d08e:	e013      	b.n	800d0b8 <VL53LX_f_005+0xc4>
		else
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	7a9b      	ldrb	r3, [r3, #10]
 800d094:	b25b      	sxtb	r3, r3
 800d096:	461a      	mov	r2, r3
				((int8_t)i + (int8_t)bin_offset))
 800d098:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d09c:	4619      	mov	r1, r3
 800d09e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800d0a2:	440b      	add	r3, r1
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 800d0a4:	4413      	add	r3, r2
					% (int8_t)pbins->VL53LX_p_021;
 800d0a6:	68ba      	ldr	r2, [r7, #8]
 800d0a8:	7a92      	ldrb	r2, [r2, #10]
 800d0aa:	b252      	sxtb	r2, r2
 800d0ac:	fb93 f1f2 	sdiv	r1, r3, r2
 800d0b0:	fb01 f202 	mul.w	r2, r1, r2
 800d0b4:	1a9b      	subs	r3, r3, r2
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 800d0b6:	757b      	strb	r3, [r7, #21]
			pbins->bin_data[(uint8_t)bin_access],
			pxtalk->bin_data[i]);



		if (pbins->bin_data[(uint8_t)bin_access] >
 800d0b8:	7d7b      	ldrb	r3, [r7, #21]
 800d0ba:	461a      	mov	r2, r3
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	3206      	adds	r2, #6
 800d0c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			pxtalk->bin_data[i]) {
 800d0c4:	7df9      	ldrb	r1, [r7, #23]
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	3106      	adds	r1, #6
 800d0ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
		if (pbins->bin_data[(uint8_t)bin_access] >
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	dd12      	ble.n	800d0f8 <VL53LX_f_005+0x104>

			pbins->bin_data[(uint8_t)bin_access] =
				pbins->bin_data[(uint8_t)bin_access]
 800d0d2:	7d7b      	ldrb	r3, [r7, #21]
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	68bb      	ldr	r3, [r7, #8]
 800d0d8:	3206      	adds	r2, #6
 800d0da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				- pxtalk->bin_data[i];
 800d0de:	7df9      	ldrb	r1, [r7, #23]
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	3106      	adds	r1, #6
 800d0e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
			pbins->bin_data[(uint8_t)bin_access] =
 800d0e8:	7d79      	ldrb	r1, [r7, #21]
 800d0ea:	4608      	mov	r0, r1
				- pxtalk->bin_data[i];
 800d0ec:	1ad1      	subs	r1, r2, r3
			pbins->bin_data[(uint8_t)bin_access] =
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	1d82      	adds	r2, r0, #6
 800d0f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d0f6:	e006      	b.n	800d106 <VL53LX_f_005+0x112>

		} else {
			pbins->bin_data[(uint8_t)bin_access] = 0;
 800d0f8:	7d7b      	ldrb	r3, [r7, #21]
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	3206      	adds	r2, #6
 800d100:	2100      	movs	r1, #0
 800d102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]




		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
			pxtalk->bin_data[i];
 800d106:	7dfa      	ldrb	r2, [r7, #23]
		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
 800d108:	7d7b      	ldrb	r3, [r7, #21]
 800d10a:	4618      	mov	r0, r3
			pxtalk->bin_data[i];
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	3206      	adds	r2, #6
 800d110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	1d82      	adds	r2, r0, #6
 800d118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0 ; i <  min_bins ; i++) {
 800d11c:	7dfb      	ldrb	r3, [r7, #23]
 800d11e:	3301      	adds	r3, #1
 800d120:	75fb      	strb	r3, [r7, #23]
 800d122:	7dfa      	ldrb	r2, [r7, #23]
 800d124:	7dbb      	ldrb	r3, [r7, #22]
 800d126:	429a      	cmp	r2, r3
 800d128:	d39e      	bcc.n	800d068 <VL53LX_f_005+0x74>
	}



	LOG_FUNCTION_END(0);
}
 800d12a:	bf00      	nop
 800d12c:	bf00      	nop
 800d12e:	3718      	adds	r7, #24
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}

0800d134 <VL53LX_f_030>:


int8_t  VL53LX_f_030(
	VL53LX_histogram_bin_data_t   *pdata1,
	VL53LX_histogram_bin_data_t   *pdata2)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b086      	sub	sp, #24
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	6039      	str	r1, [r7, #0]


	int32_t  phase_delta      = 0;
 800d13e:	2300      	movs	r3, #0
 800d140:	60fb      	str	r3, [r7, #12]
	int8_t   bin_offset       = 0;
 800d142:	2300      	movs	r3, #0
 800d144:	75fb      	strb	r3, [r7, #23]
	uint32_t period           = 0;
 800d146:	2300      	movs	r3, #0
 800d148:	60bb      	str	r3, [r7, #8]
	uint32_t remapped_phase   = 0;
 800d14a:	2300      	movs	r3, #0
 800d14c:	613b      	str	r3, [r7, #16]
	LOG_FUNCTION_START("");



	period = 2048 *
		(uint32_t)VL53LX_decode_vcsel_period(pdata1->VL53LX_p_005);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d154:	4618      	mov	r0, r3
 800d156:	f7fd fba1 	bl	800a89c <VL53LX_decode_vcsel_period>
 800d15a:	4603      	mov	r3, r0
	period = 2048 *
 800d15c:	02db      	lsls	r3, r3, #11
 800d15e:	60bb      	str	r3, [r7, #8]

	if (period != 0)
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00a      	beq.n	800d17c <VL53LX_f_030+0x48>
		remapped_phase =
		(uint32_t)pdata2->zero_distance_phase % period;
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
		remapped_phase =
 800d16c:	68ba      	ldr	r2, [r7, #8]
 800d16e:	fbb3 f2f2 	udiv	r2, r3, r2
 800d172:	68b9      	ldr	r1, [r7, #8]
 800d174:	fb01 f202 	mul.w	r2, r1, r2
 800d178:	1a9b      	subs	r3, r3, r2
 800d17a:	613b      	str	r3, [r7, #16]


	phase_delta = (int32_t)pdata1->zero_distance_phase
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800d182:	461a      	mov	r2, r3
				- (int32_t)remapped_phase;
 800d184:	693b      	ldr	r3, [r7, #16]
	phase_delta = (int32_t)pdata1->zero_distance_phase
 800d186:	1ad3      	subs	r3, r2, r3
 800d188:	60fb      	str	r3, [r7, #12]



	if (phase_delta > 0)
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	dd09      	ble.n	800d1a4 <VL53LX_f_030+0x70>
		bin_offset = (int8_t)((phase_delta + 1024) / 2048);
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d196:	2b00      	cmp	r3, #0
 800d198:	da01      	bge.n	800d19e <VL53LX_f_030+0x6a>
 800d19a:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800d19e:	12db      	asrs	r3, r3, #11
 800d1a0:	75fb      	strb	r3, [r7, #23]
 800d1a2:	e008      	b.n	800d1b6 <VL53LX_f_030+0x82>
	else
		bin_offset = (int8_t)((phase_delta - 1024) / 2048);
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	da01      	bge.n	800d1b2 <VL53LX_f_030+0x7e>
 800d1ae:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800d1b2:	12db      	asrs	r3, r3, #11
 800d1b4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(0);

	return bin_offset;
 800d1b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3718      	adds	r7, #24
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}

0800d1c2 <VL53LX_f_031>:


VL53LX_Error  VL53LX_f_031(
	VL53LX_histogram_bin_data_t   *pidata,
	VL53LX_histogram_bin_data_t   *podata)
{
 800d1c2:	b580      	push	{r7, lr}
 800d1c4:	b08e      	sub	sp, #56	@ 0x38
 800d1c6:	af00      	add	r7, sp, #0
 800d1c8:	6078      	str	r0, [r7, #4]
 800d1ca:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	uint8_t  bin_initial_index[VL53LX_MAX_BIN_SEQUENCE_CODE+1];
	uint8_t  bin_repeat_count[VL53LX_MAX_BIN_SEQUENCE_CODE+1];

	uint8_t  bin_cfg        = 0;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t  bin_seq_length = 0;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	int32_t  repeat_count   = 0;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	uint8_t  VL53LX_p_032       = 0;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t  lc       = 0;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t  i       = 0;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	LOG_FUNCTION_START("");



	memcpy(podata, pidata, sizeof(VL53LX_histogram_bin_data_t));
 800d1f4:	22ac      	movs	r2, #172	@ 0xac
 800d1f6:	6879      	ldr	r1, [r7, #4]
 800d1f8:	6838      	ldr	r0, [r7, #0]
 800d1fa:	f012 f82c 	bl	801f256 <memcpy>


	podata->VL53LX_p_021 = 0;
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	2200      	movs	r2, #0
 800d202:	729a      	strb	r2, [r3, #10]

	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++)
 800d204:	2300      	movs	r3, #0
 800d206:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d20a:	e00a      	b.n	800d222 <VL53LX_f_031+0x60>
		podata->bin_seq[lc] = VL53LX_MAX_BIN_SEQUENCE_CODE+1;
 800d20c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d210:	683a      	ldr	r2, [r7, #0]
 800d212:	4413      	add	r3, r2
 800d214:	2210      	movs	r2, #16
 800d216:	731a      	strb	r2, [r3, #12]
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++)
 800d218:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d21c:	3301      	adds	r3, #1
 800d21e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d222:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d226:	2b05      	cmp	r3, #5
 800d228:	d9f0      	bls.n	800d20c <VL53LX_f_031+0x4a>

	for (lc = 0 ; lc < podata->VL53LX_p_020 ; lc++)
 800d22a:	2300      	movs	r3, #0
 800d22c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d230:	e00b      	b.n	800d24a <VL53LX_f_031+0x88>
		podata->bin_data[lc] = 0;
 800d232:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	3206      	adds	r2, #6
 800d23a:	2100      	movs	r1, #0
 800d23c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (lc = 0 ; lc < podata->VL53LX_p_020 ; lc++)
 800d240:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d244:	3301      	adds	r3, #1
 800d246:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	7a5b      	ldrb	r3, [r3, #9]
 800d24e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800d252:	429a      	cmp	r2, r3
 800d254:	d3ed      	bcc.n	800d232 <VL53LX_f_031+0x70>



	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 800d256:	2300      	movs	r3, #0
 800d258:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d25c:	e012      	b.n	800d284 <VL53LX_f_031+0xc2>
		bin_initial_index[lc] = 0x00;
 800d25e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d262:	3338      	adds	r3, #56	@ 0x38
 800d264:	443b      	add	r3, r7
 800d266:	2200      	movs	r2, #0
 800d268:	f803 2c20 	strb.w	r2, [r3, #-32]
		bin_repeat_count[lc]  = 0x00;
 800d26c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d270:	3338      	adds	r3, #56	@ 0x38
 800d272:	443b      	add	r3, r7
 800d274:	2200      	movs	r2, #0
 800d276:	f803 2c30 	strb.w	r2, [r3, #-48]
	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 800d27a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d27e:	3301      	adds	r3, #1
 800d280:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d284:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d288:	2b0f      	cmp	r3, #15
 800d28a:	d9e8      	bls.n	800d25e <VL53LX_f_031+0x9c>
	}




	bin_seq_length = 0x00;
 800d28c:	2300      	movs	r3, #0
 800d28e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 800d292:	2300      	movs	r3, #0
 800d294:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d298:	e068      	b.n	800d36c <VL53LX_f_031+0x1aa>

		bin_cfg = pidata->bin_seq[lc];
 800d29a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	7b1b      	ldrb	r3, [r3, #12]
 800d2a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33



		if (bin_repeat_count[bin_cfg] == 0) {
 800d2a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d2ac:	3338      	adds	r3, #56	@ 0x38
 800d2ae:	443b      	add	r3, r7
 800d2b0:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d115      	bne.n	800d2e4 <VL53LX_f_031+0x122>
			bin_initial_index[bin_cfg]      = bin_seq_length * 4;
 800d2b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d2bc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d2c0:	0092      	lsls	r2, r2, #2
 800d2c2:	b2d2      	uxtb	r2, r2
 800d2c4:	3338      	adds	r3, #56	@ 0x38
 800d2c6:	443b      	add	r3, r7
 800d2c8:	f803 2c20 	strb.w	r2, [r3, #-32]
			podata->bin_seq[bin_seq_length] = bin_cfg;
 800d2cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d2d0:	683a      	ldr	r2, [r7, #0]
 800d2d2:	4413      	add	r3, r2
 800d2d4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800d2d8:	731a      	strb	r2, [r3, #12]
			bin_seq_length++;
 800d2da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d2de:	3301      	adds	r3, #1
 800d2e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		}

		bin_repeat_count[bin_cfg]++;
 800d2e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d2e8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d2ec:	443a      	add	r2, r7
 800d2ee:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 800d2f2:	3201      	adds	r2, #1
 800d2f4:	b2d2      	uxtb	r2, r2
 800d2f6:	3338      	adds	r3, #56	@ 0x38
 800d2f8:	443b      	add	r3, r7
 800d2fa:	f803 2c30 	strb.w	r2, [r3, #-48]



		VL53LX_p_032 = bin_initial_index[bin_cfg];
 800d2fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d302:	3338      	adds	r3, #56	@ 0x38
 800d304:	443b      	add	r3, r7
 800d306:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800d30a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		for (i = 0 ; i < 4 ; i++)
 800d30e:	2300      	movs	r3, #0
 800d310:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800d314:	e021      	b.n	800d35a <VL53LX_f_031+0x198>
			podata->bin_data[VL53LX_p_032+i] +=
 800d316:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800d31a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d31e:	441a      	add	r2, r3
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	3206      	adds	r2, #6
 800d324:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
				pidata->bin_data[lc*4+i];
 800d328:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d32c:	009a      	lsls	r2, r3, #2
 800d32e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d332:	441a      	add	r2, r3
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	3206      	adds	r2, #6
 800d338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			podata->bin_data[VL53LX_p_032+i] +=
 800d33c:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800d340:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800d344:	4402      	add	r2, r0
 800d346:	4419      	add	r1, r3
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	3206      	adds	r2, #6
 800d34c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0 ; i < 4 ; i++)
 800d350:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d354:	3301      	adds	r3, #1
 800d356:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800d35a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d35e:	2b03      	cmp	r3, #3
 800d360:	d9d9      	bls.n	800d316 <VL53LX_f_031+0x154>
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 800d362:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d366:	3301      	adds	r3, #1
 800d368:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d36c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d370:	2b05      	cmp	r3, #5
 800d372:	d992      	bls.n	800d29a <VL53LX_f_031+0xd8>

	}



	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 800d374:	2300      	movs	r3, #0
 800d376:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d37a:	e022      	b.n	800d3c2 <VL53LX_f_031+0x200>

		bin_cfg = podata->bin_seq[lc];
 800d37c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d380:	683a      	ldr	r2, [r7, #0]
 800d382:	4413      	add	r3, r2
 800d384:	7b1b      	ldrb	r3, [r3, #12]
 800d386:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		if (bin_cfg <= VL53LX_MAX_BIN_SEQUENCE_CODE)
 800d38a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d38e:	2b0f      	cmp	r3, #15
 800d390:	d80c      	bhi.n	800d3ac <VL53LX_f_031+0x1ea>
			podata->bin_rep[lc] =
				bin_repeat_count[bin_cfg];
 800d392:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
			podata->bin_rep[lc] =
 800d396:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
				bin_repeat_count[bin_cfg];
 800d39a:	3238      	adds	r2, #56	@ 0x38
 800d39c:	443a      	add	r2, r7
 800d39e:	f812 1c30 	ldrb.w	r1, [r2, #-48]
			podata->bin_rep[lc] =
 800d3a2:	683a      	ldr	r2, [r7, #0]
 800d3a4:	4413      	add	r3, r2
 800d3a6:	460a      	mov	r2, r1
 800d3a8:	749a      	strb	r2, [r3, #18]
 800d3aa:	e005      	b.n	800d3b8 <VL53LX_f_031+0x1f6>
		else
			podata->bin_rep[lc] = 0;
 800d3ac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d3b0:	683a      	ldr	r2, [r7, #0]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	749a      	strb	r2, [r3, #18]
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 800d3b8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d3bc:	3301      	adds	r3, #1
 800d3be:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d3c2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d3c6:	2b05      	cmp	r3, #5
 800d3c8:	d9d8      	bls.n	800d37c <VL53LX_f_031+0x1ba>
	}

	podata->VL53LX_p_021 = bin_seq_length * 4;
 800d3ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d3ce:	009b      	lsls	r3, r3, #2
 800d3d0:	b2da      	uxtb	r2, r3
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	729a      	strb	r2, [r3, #10]





	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d3dc:	e051      	b.n	800d482 <VL53LX_f_031+0x2c0>

		repeat_count = (int32_t)bin_repeat_count[lc];
 800d3de:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d3e2:	3338      	adds	r3, #56	@ 0x38
 800d3e4:	443b      	add	r3, r7
 800d3e6:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800d3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if (repeat_count > 0) {
 800d3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	dd42      	ble.n	800d478 <VL53LX_f_031+0x2b6>

			VL53LX_p_032 = bin_initial_index[lc];
 800d3f2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d3f6:	3338      	adds	r3, #56	@ 0x38
 800d3f8:	443b      	add	r3, r7
 800d3fa:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800d3fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

			for (i = 0 ; i < 4 ; i++) {
 800d402:	2300      	movs	r3, #0
 800d404:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800d408:	e032      	b.n	800d470 <VL53LX_f_031+0x2ae>
				podata->bin_data[VL53LX_p_032+i] +=
 800d40a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800d40e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d412:	441a      	add	r2, r3
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	3206      	adds	r2, #6
 800d418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(repeat_count/2);
 800d41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d41e:	2b00      	cmp	r3, #0
 800d420:	da00      	bge.n	800d424 <VL53LX_f_031+0x262>
 800d422:	3301      	adds	r3, #1
 800d424:	105b      	asrs	r3, r3, #1
 800d426:	4618      	mov	r0, r3
				podata->bin_data[VL53LX_p_032+i] +=
 800d428:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800d42c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d430:	441a      	add	r2, r3
 800d432:	4401      	add	r1, r0
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	3206      	adds	r2, #6
 800d438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				podata->bin_data[VL53LX_p_032+i] /=
 800d43c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800d440:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d444:	441a      	add	r2, r3
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	3206      	adds	r2, #6
 800d44a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d44e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800d452:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d456:	441a      	add	r2, r3
 800d458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d45a:	fb91 f1f3 	sdiv	r1, r1, r3
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	3206      	adds	r2, #6
 800d462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0 ; i < 4 ; i++) {
 800d466:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d46a:	3301      	adds	r3, #1
 800d46c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800d470:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d474:	2b03      	cmp	r3, #3
 800d476:	d9c8      	bls.n	800d40a <VL53LX_f_031+0x248>
	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 800d478:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d47c:	3301      	adds	r3, #1
 800d47e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800d482:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d486:	2b0f      	cmp	r3, #15
 800d488:	d9a9      	bls.n	800d3de <VL53LX_f_031+0x21c>
		}
	}



	podata->number_of_ambient_bins = 0;
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	2200      	movs	r2, #0
 800d48e:	72da      	strb	r2, [r3, #11]
	if ((bin_repeat_count[7] > 0) ||
 800d490:	7bfb      	ldrb	r3, [r7, #15]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d102      	bne.n	800d49c <VL53LX_f_031+0x2da>
		(bin_repeat_count[15] > 0))
 800d496:	7dfb      	ldrb	r3, [r7, #23]
	if ((bin_repeat_count[7] > 0) ||
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d002      	beq.n	800d4a2 <VL53LX_f_031+0x2e0>
		podata->number_of_ambient_bins = 4;
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	2204      	movs	r2, #4
 800d4a0:	72da      	strb	r2, [r3, #11]

	LOG_FUNCTION_END(status);

	return status;
 800d4a2:	f997 3034 	ldrsb.w	r3, [r7, #52]	@ 0x34
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	3738      	adds	r7, #56	@ 0x38
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}

0800d4ae <VL53LX_hist_process_data>:
	VL53LX_xtalk_histogram_data_t      *pxtalk_shape,
	uint8_t                            *pArea1,
	uint8_t                            *pArea2,
	VL53LX_range_results_t             *presults,
	uint8_t                            *HistMergeNumber)
{
 800d4ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4b0:	b0cb      	sub	sp, #300	@ 0x12c
 800d4b2:	af06      	add	r7, sp, #24
 800d4b4:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 800d4b8:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 800d4bc:	6020      	str	r0, [r4, #0]
 800d4be:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800d4c2:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 800d4c6:	6001      	str	r1, [r0, #0]
 800d4c8:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800d4cc:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800d4d0:	600a      	str	r2, [r1, #0]
 800d4d2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800d4d6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800d4da:	6013      	str	r3, [r2, #0]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

	VL53LX_hist_gen3_algo_private_data_t  *palgo_gen3 =
 800d4e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
			(VL53LX_hist_gen3_algo_private_data_t *) pArea1;
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered4 =
 800d4ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			(VL53LX_hist_gen4_algo_filtered_data_t *) pArea2;

	VL53LX_hist_gen3_dmax_private_data_t   dmax_algo_gen3;
	VL53LX_hist_gen3_dmax_private_data_t  *pdmax_algo_gen3 =
 800d4f2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800d4f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
						&dmax_algo_gen3;

	VL53LX_histogram_bin_data_t             bins_averaged;
	VL53LX_histogram_bin_data_t           *pbins_averaged = &bins_averaged;
 800d4fa:	f107 0318 	add.w	r3, r7, #24
 800d4fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	VL53LX_range_data_t                   *pdata;

	uint32_t xtalk_rate_kcps               = 0;
 800d502:	2300      	movs	r3, #0
 800d504:	617b      	str	r3, [r7, #20]
	uint32_t max_xtalk_rate_per_spad_kcps  = 0;
 800d506:	2300      	movs	r3, #0
 800d508:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
	uint8_t  xtalk_enable                  = 0;
 800d50c:	2300      	movs	r3, #0
 800d50e:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
	uint8_t  r                             = 0;
 800d512:	2300      	movs	r3, #0
 800d514:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
	uint8_t  t                             = 0;
 800d518:	2300      	movs	r3, #0
 800d51a:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
	uint32_t XtalkDetectMaxSigma           = 0;
 800d51e:	2300      	movs	r3, #0
 800d520:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0


	int16_t  delta_mm                      = 0;
 800d524:	2300      	movs	r3, #0
 800d526:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

	LOG_FUNCTION_START("");



	VL53LX_f_031(
 800d52a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d52e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800d532:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 800d536:	6818      	ldr	r0, [r3, #0]
 800d538:	f7ff fe43 	bl	800d1c2 <VL53LX_f_031>



	VL53LX_init_histogram_bin_data_struct(
			0,
			pxtalk_shape->xtalk_shape.VL53LX_p_021,
 800d53c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d540:	7a9b      	ldrb	r3, [r3, #10]
	VL53LX_init_histogram_bin_data_struct(
 800d542:	4619      	mov	r1, r3
 800d544:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d548:	3348      	adds	r3, #72	@ 0x48
 800d54a:	461a      	mov	r2, r3
 800d54c:	2000      	movs	r0, #0
 800d54e:	f7fd f9f6 	bl	800a93e <VL53LX_init_histogram_bin_data_struct>
			&(pxtalk_shape->xtalk_hist_removed));



	VL53LX_copy_xtalk_bin_data_to_histogram_data_struct(
 800d552:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d556:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d55a:	3348      	adds	r3, #72	@ 0x48
 800d55c:	4619      	mov	r1, r3
 800d55e:	4610      	mov	r0, r2
 800d560:	f7fd f9af 	bl	800a8c2 <VL53LX_copy_xtalk_bin_data_to_histogram_data_struct>
			&(pxtalk_shape->xtalk_shape),
			&(pxtalk_shape->xtalk_hist_removed));



	if ((status == VL53LX_ERROR_NONE) &&
 800d564:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d142      	bne.n	800d5f2 <VL53LX_hist_process_data+0x144>
		(ppost_cfg->algo__crosstalk_compensation_enable > 0))
 800d56c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d570:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if ((status == VL53LX_ERROR_NONE) &&
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d039      	beq.n	800d5f2 <VL53LX_hist_process_data+0x144>
		status =
		VL53LX_f_032(
 800d57e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d582:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800d58a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d58e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	f9b3 5030 	ldrsh.w	r5, [r3, #48]	@ 0x30
 800d598:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d59c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f9b3 6032 	ldrsh.w	r6, [r3, #50]	@ 0x32
 800d5a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d5aa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800d5b4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800d5b8:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800d5bc:	6812      	ldr	r2, [r2, #0]
 800d5be:	f892 20a8 	ldrb.w	r2, [r2, #168]	@ 0xa8
 800d5c2:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800d5c6:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800d5ca:	6809      	ldr	r1, [r1, #0]
 800d5cc:	f891 10a9 	ldrb.w	r1, [r1, #169]	@ 0xa9
 800d5d0:	f107 0014 	add.w	r0, r7, #20
 800d5d4:	9004      	str	r0, [sp, #16]
 800d5d6:	9103      	str	r1, [sp, #12]
 800d5d8:	9202      	str	r2, [sp, #8]
 800d5da:	9301      	str	r3, [sp, #4]
 800d5dc:	2300      	movs	r3, #0
 800d5de:	9300      	str	r3, [sp, #0]
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	4632      	mov	r2, r6
 800d5e4:	4629      	mov	r1, r5
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	f002 f988 	bl	800f8fc <VL53LX_f_032>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		pbins_input->roi_config__user_roi_requested_global_xy_size,
		&(xtalk_rate_kcps));



	if ((status == VL53LX_ERROR_NONE) &&
 800d5f2:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d115      	bne.n	800d626 <VL53LX_hist_process_data+0x178>
		(ppost_cfg->algo__crosstalk_compensation_enable > 0))
 800d5fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d5fe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if ((status == VL53LX_ERROR_NONE) &&
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d00c      	beq.n	800d626 <VL53LX_hist_process_data+0x178>
		status =
			VL53LX_f_033(
 800d60c:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 800d610:	697a      	ldr	r2, [r7, #20]
 800d612:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d616:	3348      	adds	r3, #72	@ 0x48
 800d618:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800d61c:	f002 fbb5 	bl	800fd8a <VL53LX_f_033>
 800d620:	4603      	mov	r3, r0
 800d622:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f




	presults->xmonitor.total_periods_elapsed =
		pbins_averaged->total_periods_elapsed;
 800d626:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d62a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
	presults->xmonitor.total_periods_elapsed =
 800d62e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d632:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	presults->xmonitor.VL53LX_p_004 =
		pbins_averaged->result__dss_actual_effective_spads;
 800d636:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d63a:	f8b3 207c 	ldrh.w	r2, [r3, #124]	@ 0x7c
	presults->xmonitor.VL53LX_p_004 =
 800d63e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d642:	f8a3 215a 	strh.w	r2, [r3, #346]	@ 0x15a

	presults->xmonitor.peak_signal_count_rate_mcps = 0;
 800d646:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d64a:	2200      	movs	r2, #0
 800d64c:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
	presults->xmonitor.VL53LX_p_009     = 0;
 800d650:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d654:	2200      	movs	r2, #0
 800d656:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

	presults->xmonitor.range_id     = 0;
 800d65a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d65e:	2200      	movs	r2, #0
 800d660:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	presults->xmonitor.range_status = VL53LX_DEVICEERROR_NOUPDATE;
 800d664:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d668:	2200      	movs	r2, #0
 800d66a:	f883 218e 	strb.w	r2, [r3, #398]	@ 0x18e



	xtalk_enable = 0;
 800d66e:	2300      	movs	r3, #0
 800d670:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
	if (ppost_cfg->algo__crosstalk_compensation_enable > 0)
 800d674:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d678:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d682:	2b00      	cmp	r3, #0
 800d684:	d002      	beq.n	800d68c <VL53LX_hist_process_data+0x1de>
		xtalk_enable = 1;
 800d686:	2301      	movs	r3, #1
 800d688:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e



	for (r = 0 ; r <= xtalk_enable ; r++) {
 800d68c:	2300      	movs	r3, #0
 800d68e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 800d692:	e108      	b.n	800d8a6 <VL53LX_hist_process_data+0x3f8>


		ppost_cfg->algo__crosstalk_compensation_enable = r;
 800d694:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d698:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 800d6a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28



		status =
		VL53LX_f_025(
 800d6a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d6aa:	3348      	adds	r3, #72	@ 0x48
 800d6ac:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 800d6b0:	7814      	ldrb	r4, [r2, #0]
 800d6b2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800d6b6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800d6ba:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800d6be:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 800d6c2:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800d6c6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d6ca:	9405      	str	r4, [sp, #20]
 800d6cc:	f8d7 4134 	ldr.w	r4, [r7, #308]	@ 0x134
 800d6d0:	9404      	str	r4, [sp, #16]
 800d6d2:	f8d7 40fc 	ldr.w	r4, [r7, #252]	@ 0xfc
 800d6d6:	9403      	str	r4, [sp, #12]
 800d6d8:	f8d7 4100 	ldr.w	r4, [r7, #256]	@ 0x100
 800d6dc:	9402      	str	r4, [sp, #8]
 800d6de:	f8d7 4104 	ldr.w	r4, [r7, #260]	@ 0x104
 800d6e2:	9401      	str	r4, [sp, #4]
 800d6e4:	9300      	str	r3, [sp, #0]
 800d6e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d6ea:	6812      	ldr	r2, [r2, #0]
 800d6ec:	6809      	ldr	r1, [r1, #0]
 800d6ee:	6800      	ldr	r0, [r0, #0]
 800d6f0:	f7fe fe72 	bl	800c3d8 <VL53LX_f_025>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			pdmax_algo_gen3,
			presults,
			*HistMergeNumber);


		if (!(status == VL53LX_ERROR_NONE && r == 0))
 800d6fa:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	f040 80cb 	bne.w	800d89a <VL53LX_hist_process_data+0x3ec>
 800d704:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800d708:	2b00      	cmp	r3, #0
 800d70a:	f040 80c6 	bne.w	800d89a <VL53LX_hist_process_data+0x3ec>
			continue;



		if (presults->active_results == 0) {
 800d70e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d712:	7c9b      	ldrb	r3, [r3, #18]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d110      	bne.n	800d73a <VL53LX_hist_process_data+0x28c>
			pdata = &(presults->VL53LX_p_003[0]);
 800d718:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d71c:	3314      	adds	r3, #20
 800d71e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
			pdata->ambient_count_rate_mcps =
				pdmax_algo_gen3->VL53LX_p_034;
 800d722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d726:	8b1a      	ldrh	r2, [r3, #24]
			pdata->ambient_count_rate_mcps =
 800d728:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d72c:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->VL53LX_p_004 =
				pdmax_algo_gen3->VL53LX_p_004;
 800d72e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d732:	8b5a      	ldrh	r2, [r3, #26]
			pdata->VL53LX_p_004 =
 800d734:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d738:	82da      	strh	r2, [r3, #22]
		}



		max_xtalk_rate_per_spad_kcps = (uint32_t)(
		ppost_cfg->algo__crosstalk_detect_max_valid_rate_kcps);
 800d73a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d73e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
		max_xtalk_rate_per_spad_kcps = (uint32_t)(
 800d746:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
		max_xtalk_rate_per_spad_kcps *= (uint32_t)(*HistMergeNumber);
 800d74a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	461a      	mov	r2, r3
 800d752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d756:	fb02 f303 	mul.w	r3, r2, r3
 800d75a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
		max_xtalk_rate_per_spad_kcps <<= 4;
 800d75e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d762:	011b      	lsls	r3, r3, #4
 800d764:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

		for (t = 0 ; t < presults->active_results ; t++) {
 800d768:	2300      	movs	r3, #0
 800d76a:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 800d76e:	e08b      	b.n	800d888 <VL53LX_hist_process_data+0x3da>

			pdata = &(presults->VL53LX_p_003[t]);
 800d770:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 800d774:	224c      	movs	r2, #76	@ 0x4c
 800d776:	fb02 f303 	mul.w	r3, r2, r3
 800d77a:	3310      	adds	r3, #16
 800d77c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800d780:	4413      	add	r3, r2
 800d782:	3304      	adds	r3, #4
 800d784:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec



			if (pdata->max_range_mm > pdata->min_range_mm)
 800d788:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d78c:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 800d790:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d794:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800d798:	429a      	cmp	r2, r3
 800d79a:	dd0e      	ble.n	800d7ba <VL53LX_hist_process_data+0x30c>
				delta_mm =
					pdata->max_range_mm -
 800d79c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d7a0:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800d7a4:	b29a      	uxth	r2, r3
					pdata->min_range_mm;
 800d7a6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d7aa:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800d7ae:	b29b      	uxth	r3, r3
					pdata->max_range_mm -
 800d7b0:	1ad3      	subs	r3, r2, r3
 800d7b2:	b29b      	uxth	r3, r3
				delta_mm =
 800d7b4:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
 800d7b8:	e00d      	b.n	800d7d6 <VL53LX_hist_process_data+0x328>
			else
				delta_mm =
					pdata->min_range_mm -
 800d7ba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d7be:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800d7c2:	b29a      	uxth	r2, r3
					pdata->max_range_mm;
 800d7c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d7c8:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800d7cc:	b29b      	uxth	r3, r3
					pdata->min_range_mm -
 800d7ce:	1ad3      	subs	r3, r2, r3
 800d7d0:	b29b      	uxth	r3, r3
				delta_mm =
 800d7d2:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			XtalkDetectMaxSigma =
				ppost_cfg->algo__crosstalk_detect_max_sigma_mm;
 800d7d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d7da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
			XtalkDetectMaxSigma =
 800d7e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			XtalkDetectMaxSigma *= (uint32_t)(*HistMergeNumber);
 800d7e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	461a      	mov	r2, r3
 800d7ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d7f2:	fb02 f303 	mul.w	r3, r2, r3
 800d7f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			XtalkDetectMaxSigma <<= 5;
 800d7fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d7fe:	015b      	lsls	r3, r3, #5
 800d800:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			if (pdata->median_range_mm  >
 800d804:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d808:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
			ppost_cfg->algo__crosstalk_detect_min_valid_range_mm &&
 800d80c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d810:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
			if (pdata->median_range_mm  >
 800d81a:	429a      	cmp	r2, r3
 800d81c:	dd2f      	ble.n	800d87e <VL53LX_hist_process_data+0x3d0>
			pdata->median_range_mm  <
 800d81e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d822:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
			ppost_cfg->algo__crosstalk_detect_max_valid_range_mm &&
 800d826:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d82a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
			ppost_cfg->algo__crosstalk_detect_min_valid_range_mm &&
 800d834:	429a      	cmp	r2, r3
 800d836:	da22      	bge.n	800d87e <VL53LX_hist_process_data+0x3d0>
			pdata->VL53LX_p_009 <
 800d838:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
			ppost_cfg->algo__crosstalk_detect_max_valid_range_mm &&
 800d83e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800d842:	429a      	cmp	r2, r3
 800d844:	d91b      	bls.n	800d87e <VL53LX_hist_process_data+0x3d0>
			max_xtalk_rate_per_spad_kcps &&
			pdata->VL53LX_p_002 < XtalkDetectMaxSigma &&
 800d846:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d84a:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800d84c:	461a      	mov	r2, r3
			max_xtalk_rate_per_spad_kcps &&
 800d84e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d852:	4293      	cmp	r3, r2
 800d854:	d913      	bls.n	800d87e <VL53LX_hist_process_data+0x3d0>
			delta_mm <
 800d856:	f9b7 310a 	ldrsh.w	r3, [r7, #266]	@ 0x10a
			ppost_cfg->algo__crosstalk_detect_min_max_tolerance) {
 800d85a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800d85e:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800d862:	6812      	ldr	r2, [r2, #0]
 800d864:	8fd2      	ldrh	r2, [r2, #62]	@ 0x3e
			pdata->VL53LX_p_002 < XtalkDetectMaxSigma &&
 800d866:	4293      	cmp	r3, r2
 800d868:	da09      	bge.n	800d87e <VL53LX_hist_process_data+0x3d0>



				memcpy(
					&(presults->xmonitor),
 800d86a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d86e:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
				memcpy(
 800d872:	224c      	movs	r2, #76	@ 0x4c
 800d874:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 800d878:	4618      	mov	r0, r3
 800d87a:	f011 fcec 	bl	801f256 <memcpy>
		for (t = 0 ; t < presults->active_results ; t++) {
 800d87e:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 800d882:	3301      	adds	r3, #1
 800d884:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 800d888:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d88c:	7c9b      	ldrb	r3, [r3, #18]
 800d88e:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 800d892:	429a      	cmp	r2, r3
 800d894:	f4ff af6c 	bcc.w	800d770 <VL53LX_hist_process_data+0x2c2>
 800d898:	e000      	b.n	800d89c <VL53LX_hist_process_data+0x3ee>
			continue;
 800d89a:	bf00      	nop
	for (r = 0 ; r <= xtalk_enable ; r++) {
 800d89c:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800d8a0:	3301      	adds	r3, #1
 800d8a2:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 800d8a6:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 800d8aa:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 800d8ae:	429a      	cmp	r2, r3
 800d8b0:	f67f aef0 	bls.w	800d694 <VL53LX_hist_process_data+0x1e6>

	}



	ppost_cfg->algo__crosstalk_compensation_enable = xtalk_enable;
 800d8b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d8b8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 800d8c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

	LOG_FUNCTION_END(status);

	return status;
 800d8c6:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d8d4 <VL53LX_nvm_enable>:

VL53LX_Error VL53LX_nvm_enable(
	VL53LX_DEV      Dev,
	uint16_t        nvm_ctrl_pulse_width,
	int32_t         nvm_power_up_delay_us)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b086      	sub	sp, #24
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	60f8      	str	r0, [r7, #12]
 800d8dc:	460b      	mov	r3, r1
 800d8de:	607a      	str	r2, [r7, #4]
 800d8e0:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");




	if (status == VL53LX_ERROR_NONE)
 800d8e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d104      	bne.n	800d8f8 <VL53LX_nvm_enable+0x24>
		status = VL53LX_disable_firmware(Dev);
 800d8ee:	68f8      	ldr	r0, [r7, #12]
 800d8f0:	f7f9 fbe7 	bl	80070c2 <VL53LX_disable_firmware>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	75fb      	strb	r3, [r7, #23]




	if (status == VL53LX_ERROR_NONE)
 800d8f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d104      	bne.n	800d90a <VL53LX_nvm_enable+0x36>
		status = VL53LX_enable_powerforce(Dev);
 800d900:	68f8      	ldr	r0, [r7, #12]
 800d902:	f7f9 fc0f 	bl	8007124 <VL53LX_enable_powerforce>
 800d906:	4603      	mov	r3, r0
 800d908:	75fb      	strb	r3, [r7, #23]



	if (status == VL53LX_ERROR_NONE)
 800d90a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d105      	bne.n	800d91e <VL53LX_nvm_enable+0x4a>
		status = VL53LX_WaitUs(
 800d912:	21fa      	movs	r1, #250	@ 0xfa
 800d914:	68f8      	ldr	r0, [r7, #12]
 800d916:	f002 fca7 	bl	8010268 <VL53LX_WaitUs>
 800d91a:	4603      	mov	r3, r0
 800d91c:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53LX_ENABLE_POWERFORCE_SETTLING_TIME_US);



	if (status == VL53LX_ERROR_NONE)
 800d91e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d107      	bne.n	800d936 <VL53LX_nvm_enable+0x62>
		status = VL53LX_WrByte(
 800d926:	2201      	movs	r2, #1
 800d928:	f240 7181 	movw	r1, #1921	@ 0x781
 800d92c:	68f8      	ldr	r0, [r7, #12]
 800d92e:	f002 fba9 	bl	8010084 <VL53LX_WrByte>
 800d932:	4603      	mov	r3, r0
 800d934:	75fb      	strb	r3, [r7, #23]
					VL53LX_RANGING_CORE__NVM_CTRL__PDN,
					0x01);



	if (status == VL53LX_ERROR_NONE)
 800d936:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d107      	bne.n	800d94e <VL53LX_nvm_enable+0x7a>
		status = VL53LX_WrByte(
 800d93e:	2205      	movs	r2, #5
 800d940:	f240 6183 	movw	r1, #1667	@ 0x683
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f002 fb9d 	bl	8010084 <VL53LX_WrByte>
 800d94a:	4603      	mov	r3, r0
 800d94c:	75fb      	strb	r3, [r7, #23]
					VL53LX_RANGING_CORE__CLK_CTRL1,
					0x05);



	if (status == VL53LX_ERROR_NONE)
 800d94e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d105      	bne.n	800d962 <VL53LX_nvm_enable+0x8e>
		status = VL53LX_WaitUs(
 800d956:	6879      	ldr	r1, [r7, #4]
 800d958:	68f8      	ldr	r0, [r7, #12]
 800d95a:	f002 fc85 	bl	8010268 <VL53LX_WaitUs>
 800d95e:	4603      	mov	r3, r0
 800d960:	75fb      	strb	r3, [r7, #23]
					Dev,
					nvm_power_up_delay_us);



	if (status == VL53LX_ERROR_NONE)
 800d962:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d107      	bne.n	800d97a <VL53LX_nvm_enable+0xa6>
		status = VL53LX_WrByte(
 800d96a:	2201      	movs	r2, #1
 800d96c:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800d970:	68f8      	ldr	r0, [r7, #12]
 800d972:	f002 fb87 	bl	8010084 <VL53LX_WrByte>
 800d976:	4603      	mov	r3, r0
 800d978:	75fb      	strb	r3, [r7, #23]
					Dev,
					VL53LX_RANGING_CORE__NVM_CTRL__MODE,
					0x01);

	if (status == VL53LX_ERROR_NONE)
 800d97a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d108      	bne.n	800d994 <VL53LX_nvm_enable+0xc0>
		status = VL53LX_WrWord(
 800d982:	897b      	ldrh	r3, [r7, #10]
 800d984:	461a      	mov	r2, r3
 800d986:	f240 7184 	movw	r1, #1924	@ 0x784
 800d98a:	68f8      	ldr	r0, [r7, #12]
 800d98c:	f002 fba4 	bl	80100d8 <VL53LX_WrWord>
 800d990:	4603      	mov	r3, r0
 800d992:	75fb      	strb	r3, [r7, #23]
			VL53LX_RANGING_CORE__NVM_CTRL__PULSE_WIDTH_MSB,
			nvm_ctrl_pulse_width);

	LOG_FUNCTION_END(status);

	return status;
 800d994:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800d998:	4618      	mov	r0, r3
 800d99a:	3718      	adds	r7, #24
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <VL53LX_nvm_read>:
VL53LX_Error VL53LX_nvm_read(
	VL53LX_DEV    Dev,
	uint8_t       start_address,
	uint8_t       count,
	uint8_t      *pdata)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b086      	sub	sp, #24
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	60f8      	str	r0, [r7, #12]
 800d9a8:	607b      	str	r3, [r7, #4]
 800d9aa:	460b      	mov	r3, r1
 800d9ac:	72fb      	strb	r3, [r7, #11]
 800d9ae:	4613      	mov	r3, r2
 800d9b0:	72bb      	strb	r3, [r7, #10]


	VL53LX_Error status   = VL53LX_ERROR_NONE;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	75fb      	strb	r3, [r7, #23]
	uint8_t      nvm_addr = 0;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	75bb      	strb	r3, [r7, #22]
	trace_print(
		   VL53LX_TRACE_LEVEL_INFO,
		   "%-12s = 0x%02X (%3u)\n",
		   "count", count, count);

	for (nvm_addr = start_address;
 800d9ba:	7afb      	ldrb	r3, [r7, #11]
 800d9bc:	75bb      	strb	r3, [r7, #22]
 800d9be:	e041      	b.n	800da44 <VL53LX_nvm_read+0xa4>
		nvm_addr < (start_address+count) ; nvm_addr++) {



		if (status == VL53LX_ERROR_NONE)
 800d9c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d108      	bne.n	800d9da <VL53LX_nvm_read+0x3a>
			status = VL53LX_WrByte(
 800d9c8:	7dbb      	ldrb	r3, [r7, #22]
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	f240 7194 	movw	r1, #1940	@ 0x794
 800d9d0:	68f8      	ldr	r0, [r7, #12]
 800d9d2:	f002 fb57 	bl	8010084 <VL53LX_WrByte>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	75fb      	strb	r3, [r7, #23]
				VL53LX_RANGING_CORE__NVM_CTRL__ADDR,
				nvm_addr);



		if (status == VL53LX_ERROR_NONE)
 800d9da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d107      	bne.n	800d9f2 <VL53LX_nvm_read+0x52>
			status = VL53LX_WrByte(
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	f240 7183 	movw	r1, #1923	@ 0x783
 800d9e8:	68f8      	ldr	r0, [r7, #12]
 800d9ea:	f002 fb4b 	bl	8010084 <VL53LX_WrByte>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	75fb      	strb	r3, [r7, #23]
				VL53LX_RANGING_CORE__NVM_CTRL__READN,
				0x00);



		if (status == VL53LX_ERROR_NONE)
 800d9f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d105      	bne.n	800da06 <VL53LX_nvm_read+0x66>
			status = VL53LX_WaitUs(
 800d9fa:	2105      	movs	r1, #5
 800d9fc:	68f8      	ldr	r0, [r7, #12]
 800d9fe:	f002 fc33 	bl	8010268 <VL53LX_WaitUs>
 800da02:	4603      	mov	r3, r0
 800da04:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_NVM_READ_TRIGGER_DELAY_US);

		if (status == VL53LX_ERROR_NONE)
 800da06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d107      	bne.n	800da1e <VL53LX_nvm_read+0x7e>
			status = VL53LX_WrByte(
 800da0e:	2201      	movs	r2, #1
 800da10:	f240 7183 	movw	r1, #1923	@ 0x783
 800da14:	68f8      	ldr	r0, [r7, #12]
 800da16:	f002 fb35 	bl	8010084 <VL53LX_WrByte>
 800da1a:	4603      	mov	r3, r0
 800da1c:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_RANGING_CORE__NVM_CTRL__READN,
				0x01);


		if (status == VL53LX_ERROR_NONE)
 800da1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d108      	bne.n	800da38 <VL53LX_nvm_read+0x98>
			status = VL53LX_ReadMulti(
 800da26:	2304      	movs	r3, #4
 800da28:	687a      	ldr	r2, [r7, #4]
 800da2a:	f44f 61f2 	mov.w	r1, #1936	@ 0x790
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f002 faf2 	bl	8010018 <VL53LX_ReadMulti>
 800da34:	4603      	mov	r3, r0
 800da36:	75fb      	strb	r3, [r7, #23]
			"NVM address : 0x%02X = 0x%02X%02X%02X%02X\n",
			nvm_addr, *pdata, *(pdata+1), *(pdata+2), *(pdata+3));



		pdata = pdata + 4;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	3304      	adds	r3, #4
 800da3c:	607b      	str	r3, [r7, #4]
		nvm_addr < (start_address+count) ; nvm_addr++) {
 800da3e:	7dbb      	ldrb	r3, [r7, #22]
 800da40:	3301      	adds	r3, #1
 800da42:	75bb      	strb	r3, [r7, #22]
 800da44:	7dba      	ldrb	r2, [r7, #22]
 800da46:	7af9      	ldrb	r1, [r7, #11]
 800da48:	7abb      	ldrb	r3, [r7, #10]
 800da4a:	440b      	add	r3, r1
 800da4c:	429a      	cmp	r2, r3
 800da4e:	dbb7      	blt.n	800d9c0 <VL53LX_nvm_read+0x20>

	}

	LOG_FUNCTION_END(status);

	return status;
 800da50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da54:	4618      	mov	r0, r3
 800da56:	3718      	adds	r7, #24
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <VL53LX_nvm_disable>:


VL53LX_Error VL53LX_nvm_disable(
	VL53LX_DEV    Dev)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800da64:	2300      	movs	r3, #0
 800da66:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 800da68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d107      	bne.n	800da80 <VL53LX_nvm_disable+0x24>
		status = VL53LX_WrByte(
 800da70:	2201      	movs	r2, #1
 800da72:	f240 7183 	movw	r1, #1923	@ 0x783
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f002 fb04 	bl	8010084 <VL53LX_WrByte>
 800da7c:	4603      	mov	r3, r0
 800da7e:	73fb      	strb	r3, [r7, #15]
					VL53LX_RANGING_CORE__NVM_CTRL__READN,
					0x01);



	if (status == VL53LX_ERROR_NONE)
 800da80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d107      	bne.n	800da98 <VL53LX_nvm_disable+0x3c>
		status = VL53LX_WrByte(
 800da88:	2200      	movs	r2, #0
 800da8a:	f240 7181 	movw	r1, #1921	@ 0x781
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f002 faf8 	bl	8010084 <VL53LX_WrByte>
 800da94:	4603      	mov	r3, r0
 800da96:	73fb      	strb	r3, [r7, #15]
					VL53LX_RANGING_CORE__NVM_CTRL__PDN,
					0x00);



	if (status == VL53LX_ERROR_NONE)
 800da98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d104      	bne.n	800daaa <VL53LX_nvm_disable+0x4e>
		status = VL53LX_disable_powerforce(Dev);
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f7f9 fb51 	bl	8007148 <VL53LX_disable_powerforce>
 800daa6:	4603      	mov	r3, r0
 800daa8:	73fb      	strb	r3, [r7, #15]



	if (status == VL53LX_ERROR_NONE)
 800daaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d104      	bne.n	800dabc <VL53LX_nvm_disable+0x60>
		status = VL53LX_enable_firmware(Dev);
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f7f9 faf3 	bl	800709e <VL53LX_enable_firmware>
 800dab8:	4603      	mov	r3, r0
 800daba:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800dabc:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3710      	adds	r7, #16
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <VL53LX_nvm_decode_optical_centre>:

VL53LX_Error VL53LX_nvm_decode_optical_centre(
	uint16_t                    buf_size,
	uint8_t                    *pbuffer,
	VL53LX_optical_centre_t    *pdata)
{
 800dac8:	b480      	push	{r7}
 800daca:	b087      	sub	sp, #28
 800dacc:	af00      	add	r7, sp, #0
 800dace:	4603      	mov	r3, r0
 800dad0:	60b9      	str	r1, [r7, #8]
 800dad2:	607a      	str	r2, [r7, #4]
 800dad4:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 800dad6:	2300      	movs	r3, #0
 800dad8:	757b      	strb	r3, [r7, #21]

	uint16_t  tmp = 0;
 800dada:	2300      	movs	r3, #0
 800dadc:	82fb      	strh	r3, [r7, #22]

	if (buf_size < VL53LX_NVM__FMT__OPTICAL_CENTRE_DATA_SIZE)
 800dade:	89fb      	ldrh	r3, [r7, #14]
 800dae0:	2b03      	cmp	r3, #3
 800dae2:	d802      	bhi.n	800daea <VL53LX_nvm_decode_optical_centre+0x22>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 800dae4:	f06f 0308 	mvn.w	r3, #8
 800dae8:	e017      	b.n	800db1a <VL53LX_nvm_decode_optical_centre+0x52>


	tmp  = 0x00F0;
 800daea:	23f0      	movs	r3, #240	@ 0xf0
 800daec:	82fb      	strh	r3, [r7, #22]
	tmp -= (uint16_t)*(pbuffer + 2);
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	3302      	adds	r3, #2
 800daf2:	781b      	ldrb	r3, [r3, #0]
 800daf4:	461a      	mov	r2, r3
 800daf6:	8afb      	ldrh	r3, [r7, #22]
 800daf8:	1a9b      	subs	r3, r3, r2
 800dafa:	82fb      	strh	r3, [r7, #22]
	if (tmp > 0x0FF)
 800dafc:	8afb      	ldrh	r3, [r7, #22]
 800dafe:	2bff      	cmp	r3, #255	@ 0xff
 800db00:	d901      	bls.n	800db06 <VL53LX_nvm_decode_optical_centre+0x3e>
		tmp = 0;
 800db02:	2300      	movs	r3, #0
 800db04:	82fb      	strh	r3, [r7, #22]

	pdata->x_centre = (uint8_t)tmp;
 800db06:	8afb      	ldrh	r3, [r7, #22]
 800db08:	b2da      	uxtb	r2, r3
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	701a      	strb	r2, [r3, #0]
	pdata->y_centre = *(pbuffer + 3);
 800db0e:	68bb      	ldr	r3, [r7, #8]
 800db10:	78da      	ldrb	r2, [r3, #3]
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	705a      	strb	r2, [r3, #1]

	return status;
 800db16:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	371c      	adds	r7, #28
 800db1e:	46bd      	mov	sp, r7
 800db20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db24:	4770      	bx	lr

0800db26 <VL53LX_nvm_decode_cal_peak_rate_map>:

VL53LX_Error VL53LX_nvm_decode_cal_peak_rate_map(
	uint16_t                    buf_size,
	uint8_t                    *pbuffer,
	VL53LX_cal_peak_rate_map_t *pdata)
{
 800db26:	b590      	push	{r4, r7, lr}
 800db28:	b087      	sub	sp, #28
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	4603      	mov	r3, r0
 800db2e:	60b9      	str	r1, [r7, #8]
 800db30:	607a      	str	r2, [r7, #4]
 800db32:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 800db34:	2300      	movs	r3, #0
 800db36:	74bb      	strb	r3, [r7, #18]

	uint8_t   *ptmp = NULL;
 800db38:	2300      	movs	r3, #0
 800db3a:	617b      	str	r3, [r7, #20]
	uint8_t       i = 0;
 800db3c:	2300      	movs	r3, #0
 800db3e:	74fb      	strb	r3, [r7, #19]

	if (buf_size < VL53LX_NVM__FMT__CAL_PEAK_RATE_MAP_DATA_SIZE)
 800db40:	89fb      	ldrh	r3, [r7, #14]
 800db42:	2b37      	cmp	r3, #55	@ 0x37
 800db44:	d802      	bhi.n	800db4c <VL53LX_nvm_decode_cal_peak_rate_map+0x26>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 800db46:	f06f 0308 	mvn.w	r3, #8
 800db4a:	e03e      	b.n	800dbca <VL53LX_nvm_decode_cal_peak_rate_map+0xa4>

	pdata->cal_distance_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 800db4c:	68b9      	ldr	r1, [r7, #8]
 800db4e:	2002      	movs	r0, #2
 800db50:	f7f9 f98b 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800db54:	4603      	mov	r3, r0
 800db56:	b21a      	sxth	r2, r3
	pdata->cal_distance_mm =
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	801a      	strh	r2, [r3, #0]

	pdata->cal_reflectance_pc =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 2);
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	3302      	adds	r3, #2
 800db60:	4619      	mov	r1, r3
 800db62:	2002      	movs	r0, #2
 800db64:	f7f9 f981 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800db68:	4603      	mov	r3, r0
 800db6a:	461a      	mov	r2, r3
	pdata->cal_reflectance_pc =
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	805a      	strh	r2, [r3, #2]
	pdata->cal_reflectance_pc =
		pdata->cal_reflectance_pc >> 6;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	885b      	ldrh	r3, [r3, #2]
	pdata->cal_reflectance_pc =
 800db74:	099b      	lsrs	r3, r3, #6
 800db76:	b29a      	uxth	r2, r3
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	805a      	strh	r2, [r3, #2]

	pdata->max_samples = VL53LX_NVM_PEAK_RATE_MAP_SAMPLES;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	2219      	movs	r2, #25
 800db80:	809a      	strh	r2, [r3, #4]
	pdata->width       = VL53LX_NVM_PEAK_RATE_MAP_WIDTH;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2205      	movs	r2, #5
 800db86:	80da      	strh	r2, [r3, #6]
	pdata->height      = VL53LX_NVM_PEAK_RATE_MAP_HEIGHT;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2205      	movs	r2, #5
 800db8c:	811a      	strh	r2, [r3, #8]

	ptmp = pbuffer + 4;
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	3304      	adds	r3, #4
 800db92:	617b      	str	r3, [r7, #20]
	for (i = 0 ; i < VL53LX_NVM_PEAK_RATE_MAP_SAMPLES ; i++) {
 800db94:	2300      	movs	r3, #0
 800db96:	74fb      	strb	r3, [r7, #19]
 800db98:	e012      	b.n	800dbc0 <VL53LX_nvm_decode_cal_peak_rate_map+0x9a>
		pdata->peak_rate_mcps[i] =
 800db9a:	7cfc      	ldrb	r4, [r7, #19]
			(uint16_t)VL53LX_i2c_decode_uint16_t(2, ptmp);
 800db9c:	6979      	ldr	r1, [r7, #20]
 800db9e:	2002      	movs	r0, #2
 800dba0:	f7f9 f963 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dba4:	4603      	mov	r3, r0
 800dba6:	4619      	mov	r1, r3
		pdata->peak_rate_mcps[i] =
 800dba8:	687a      	ldr	r2, [r7, #4]
 800dbaa:	1d23      	adds	r3, r4, #4
 800dbac:	005b      	lsls	r3, r3, #1
 800dbae:	4413      	add	r3, r2
 800dbb0:	460a      	mov	r2, r1
 800dbb2:	805a      	strh	r2, [r3, #2]
		ptmp += 2;
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	3302      	adds	r3, #2
 800dbb8:	617b      	str	r3, [r7, #20]
	for (i = 0 ; i < VL53LX_NVM_PEAK_RATE_MAP_SAMPLES ; i++) {
 800dbba:	7cfb      	ldrb	r3, [r7, #19]
 800dbbc:	3301      	adds	r3, #1
 800dbbe:	74fb      	strb	r3, [r7, #19]
 800dbc0:	7cfb      	ldrb	r3, [r7, #19]
 800dbc2:	2b18      	cmp	r3, #24
 800dbc4:	d9e9      	bls.n	800db9a <VL53LX_nvm_decode_cal_peak_rate_map+0x74>
	}

	return status;
 800dbc6:	f997 3012 	ldrsb.w	r3, [r7, #18]
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	371c      	adds	r7, #28
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd90      	pop	{r4, r7, pc}

0800dbd2 <VL53LX_nvm_decode_additional_offset_cal_data>:

VL53LX_Error VL53LX_nvm_decode_additional_offset_cal_data(
	uint16_t                             buf_size,
	uint8_t                             *pbuffer,
	VL53LX_additional_offset_cal_data_t *pdata)
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b086      	sub	sp, #24
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	4603      	mov	r3, r0
 800dbda:	60b9      	str	r1, [r7, #8]
 800dbdc:	607a      	str	r2, [r7, #4]
 800dbde:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	75fb      	strb	r3, [r7, #23]

	if (buf_size < VL53LX_NVM__FMT__ADDITIONAL_OFFSET_CAL_DATA_SIZE)
 800dbe4:	89fb      	ldrh	r3, [r7, #14]
 800dbe6:	2b07      	cmp	r3, #7
 800dbe8:	d802      	bhi.n	800dbf0 <VL53LX_nvm_decode_additional_offset_cal_data+0x1e>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 800dbea:	f06f 0308 	mvn.w	r3, #8
 800dbee:	e027      	b.n	800dc40 <VL53LX_nvm_decode_additional_offset_cal_data+0x6e>

	pdata->result__mm_inner_actual_effective_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 800dbf0:	68b9      	ldr	r1, [r7, #8]
 800dbf2:	2002      	movs	r0, #2
 800dbf4:	f7f9 f939 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads =
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	801a      	strh	r2, [r3, #0]

	pdata->result__mm_outer_actual_effective_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 2);
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	3302      	adds	r3, #2
 800dc04:	4619      	mov	r1, r3
 800dc06:	2002      	movs	r0, #2
 800dc08:	f7f9 f92f 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads =
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	805a      	strh	r2, [r3, #2]

	pdata->result__mm_inner_peak_signal_count_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 4);
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	3304      	adds	r3, #4
 800dc18:	4619      	mov	r1, r3
 800dc1a:	2002      	movs	r0, #2
 800dc1c:	f7f9 f925 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dc20:	4603      	mov	r3, r0
 800dc22:	461a      	mov	r2, r3
	pdata->result__mm_inner_peak_signal_count_rtn_mcps =
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	809a      	strh	r2, [r3, #4]

	pdata->result__mm_outer_peak_signal_count_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 6);
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	3306      	adds	r3, #6
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	2002      	movs	r0, #2
 800dc30:	f7f9 f91b 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dc34:	4603      	mov	r3, r0
 800dc36:	461a      	mov	r2, r3
	pdata->result__mm_outer_peak_signal_count_rtn_mcps =
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	80da      	strh	r2, [r3, #6]

	return status;
 800dc3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3718      	adds	r7, #24
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <VL53LX_nvm_decode_fmt_range_results_data>:

VL53LX_Error VL53LX_nvm_decode_fmt_range_results_data(
	uint16_t                             buf_size,
	uint8_t                             *pbuffer,
	VL53LX_decoded_nvm_fmt_range_data_t *pdata)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b086      	sub	sp, #24
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	4603      	mov	r3, r0
 800dc50:	60b9      	str	r1, [r7, #8]
 800dc52:	607a      	str	r2, [r7, #4]
 800dc54:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 800dc56:	2300      	movs	r3, #0
 800dc58:	75fb      	strb	r3, [r7, #23]

	if (buf_size < VL53LX_NVM__FMT__RANGE_RESULTS__SIZE_BYTES)
 800dc5a:	89fb      	ldrh	r3, [r7, #14]
 800dc5c:	2b0f      	cmp	r3, #15
 800dc5e:	d802      	bhi.n	800dc66 <VL53LX_nvm_decode_fmt_range_results_data+0x1e>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 800dc60:	f06f 0308 	mvn.w	r3, #8
 800dc64:	e04d      	b.n	800dd02 <VL53LX_nvm_decode_fmt_range_results_data+0xba>

	pdata->result__actual_effective_rtn_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 800dc66:	68b9      	ldr	r1, [r7, #8]
 800dc68:	2002      	movs	r0, #2
 800dc6a:	f7f9 f8fe 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	461a      	mov	r2, r3
	pdata->result__actual_effective_rtn_spads =
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	801a      	strh	r2, [r3, #0]

	pdata->ref_spad_array__num_requested_ref_spads =
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	789a      	ldrb	r2, [r3, #2]
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	709a      	strb	r2, [r3, #2]
		*(pbuffer+2);

	pdata->ref_spad_array__ref_location =
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	78da      	ldrb	r2, [r3, #3]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	70da      	strb	r2, [r3, #3]
		*(pbuffer+3);

	pdata->result__peak_signal_count_rate_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 4);
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	3304      	adds	r3, #4
 800dc8a:	4619      	mov	r1, r3
 800dc8c:	2002      	movs	r0, #2
 800dc8e:	f7f9 f8ec 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dc92:	4603      	mov	r3, r0
 800dc94:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_rtn_mcps =
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	809a      	strh	r2, [r3, #4]

	pdata->result__ambient_count_rate_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 6);
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	3306      	adds	r3, #6
 800dc9e:	4619      	mov	r1, r3
 800dca0:	2002      	movs	r0, #2
 800dca2:	f7f9 f8e2 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dca6:	4603      	mov	r3, r0
 800dca8:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_rtn_mcps =
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	80da      	strh	r2, [r3, #6]

	pdata->result__peak_signal_count_rate_ref_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 8);
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	3308      	adds	r3, #8
 800dcb2:	4619      	mov	r1, r3
 800dcb4:	2002      	movs	r0, #2
 800dcb6:	f7f9 f8d8 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_ref_mcps =
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	811a      	strh	r2, [r3, #8]

	pdata->result__ambient_count_rate_ref_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 10);
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	330a      	adds	r3, #10
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	2002      	movs	r0, #2
 800dcca:	f7f9 f8ce 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_ref_mcps =
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	815a      	strh	r2, [r3, #10]

	pdata->measured_distance_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 12);
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	330c      	adds	r3, #12
 800dcda:	4619      	mov	r1, r3
 800dcdc:	2002      	movs	r0, #2
 800dcde:	f7f9 f8c4 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dce2:	4603      	mov	r3, r0
 800dce4:	461a      	mov	r2, r3
	pdata->measured_distance_mm =
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	819a      	strh	r2, [r3, #12]

	pdata->measured_distance_stdev_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 14);
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	330e      	adds	r3, #14
 800dcee:	4619      	mov	r1, r3
 800dcf0:	2002      	movs	r0, #2
 800dcf2:	f7f9 f8ba 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	461a      	mov	r2, r3
	pdata->measured_distance_stdev_mm =
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	81da      	strh	r2, [r3, #14]

	return status;
 800dcfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3718      	adds	r7, #24
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}

0800dd0a <VL53LX_read_nvm_raw_data>:
VL53LX_Error VL53LX_read_nvm_raw_data(
	VL53LX_DEV     Dev,
	uint8_t        start_address,
	uint8_t        count,
	uint8_t       *pnvm_raw_data)
{
 800dd0a:	b580      	push	{r7, lr}
 800dd0c:	b086      	sub	sp, #24
 800dd0e:	af00      	add	r7, sp, #0
 800dd10:	60f8      	str	r0, [r7, #12]
 800dd12:	607b      	str	r3, [r7, #4]
 800dd14:	460b      	mov	r3, r1
 800dd16:	72fb      	strb	r3, [r7, #11]
 800dd18:	4613      	mov	r3, r2
 800dd1a:	72bb      	strb	r3, [r7, #10]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 800dd20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d106      	bne.n	800dd36 <VL53LX_read_nvm_raw_data+0x2c>
		status = VL53LX_nvm_enable(
 800dd28:	2232      	movs	r2, #50	@ 0x32
 800dd2a:	2104      	movs	r1, #4
 800dd2c:	68f8      	ldr	r0, [r7, #12]
 800dd2e:	f7ff fdd1 	bl	800d8d4 <VL53LX_nvm_enable>
 800dd32:	4603      	mov	r3, r0
 800dd34:	75fb      	strb	r3, [r7, #23]
					0x0004,
					VL53LX_NVM_POWER_UP_DELAY_US);



	if (status == VL53LX_ERROR_NONE)
 800dd36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d107      	bne.n	800dd4e <VL53LX_read_nvm_raw_data+0x44>
		status = VL53LX_nvm_read(
 800dd3e:	7aba      	ldrb	r2, [r7, #10]
 800dd40:	7af9      	ldrb	r1, [r7, #11]
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	68f8      	ldr	r0, [r7, #12]
 800dd46:	f7ff fe2b 	bl	800d9a0 <VL53LX_nvm_read>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	75fb      	strb	r3, [r7, #23]
			count,
			pnvm_raw_data);



	if (status == VL53LX_ERROR_NONE)
 800dd4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d104      	bne.n	800dd60 <VL53LX_read_nvm_raw_data+0x56>
		status = VL53LX_nvm_disable(Dev);
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f7ff fe80 	bl	800da5c <VL53LX_nvm_disable>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(status);

	return status;
 800dd60:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3718      	adds	r7, #24
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}

0800dd6c <VL53LX_read_nvm_optical_centre>:


VL53LX_Error VL53LX_read_nvm_optical_centre(
	VL53LX_DEV                        Dev,
	VL53LX_optical_centre_t          *pcentre)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800dd76:	2300      	movs	r3, #0
 800dd78:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 800dd7a:	f107 0308 	add.w	r3, r7, #8
 800dd7e:	2201      	movs	r2, #1
 800dd80:	212e      	movs	r1, #46	@ 0x2e
 800dd82:	6878      	ldr	r0, [r7, #4]
 800dd84:	f7ff ffc1 	bl	800dd0a <VL53LX_read_nvm_raw_data>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	73fb      	strb	r3, [r7, #15]
					>> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 800dd8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d108      	bne.n	800dda6 <VL53LX_read_nvm_optical_centre+0x3a>
		status =
			VL53LX_nvm_decode_optical_centre(
 800dd94:	f107 0308 	add.w	r3, r7, #8
 800dd98:	683a      	ldr	r2, [r7, #0]
 800dd9a:	4619      	mov	r1, r3
 800dd9c:	2004      	movs	r0, #4
 800dd9e:	f7ff fe93 	bl	800dac8 <VL53LX_nvm_decode_optical_centre>
 800dda2:	4603      	mov	r3, r0
 800dda4:	73fb      	strb	r3, [r7, #15]
				nvm_data,
				pcentre);

	LOG_FUNCTION_END(status);

	return status;
 800dda6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ddaa:	4618      	mov	r0, r3
 800ddac:	3710      	adds	r7, #16
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}

0800ddb2 <VL53LX_read_nvm_cal_peak_rate_map>:


VL53LX_Error VL53LX_read_nvm_cal_peak_rate_map(
	VL53LX_DEV                           Dev,
	VL53LX_cal_peak_rate_map_t          *pcal_data)
{
 800ddb2:	b580      	push	{r7, lr}
 800ddb4:	b092      	sub	sp, #72	@ 0x48
 800ddb6:	af00      	add	r7, sp, #0
 800ddb8:	6078      	str	r0, [r7, #4]
 800ddba:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 800ddc2:	f107 030c 	add.w	r3, r7, #12
 800ddc6:	220e      	movs	r2, #14
 800ddc8:	2157      	movs	r1, #87	@ 0x57
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f7ff ff9d 	bl	800dd0a <VL53LX_read_nvm_raw_data>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					>> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 800ddd6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d109      	bne.n	800ddf2 <VL53LX_read_nvm_cal_peak_rate_map+0x40>
		status =
			VL53LX_nvm_decode_cal_peak_rate_map(
 800ddde:	f107 030c 	add.w	r3, r7, #12
 800dde2:	683a      	ldr	r2, [r7, #0]
 800dde4:	4619      	mov	r1, r3
 800dde6:	2038      	movs	r0, #56	@ 0x38
 800dde8:	f7ff fe9d 	bl	800db26 <VL53LX_nvm_decode_cal_peak_rate_map>
 800ddec:	4603      	mov	r3, r0
 800ddee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				nvm_data,
				pcal_data);

	LOG_FUNCTION_END(status);

	return status;
 800ddf2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	3748      	adds	r7, #72	@ 0x48
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}

0800ddfe <VL53LX_read_nvm_additional_offset_cal_data>:


VL53LX_Error VL53LX_read_nvm_additional_offset_cal_data(
	VL53LX_DEV                           Dev,
	VL53LX_additional_offset_cal_data_t *pcal_data)
{
 800ddfe:	b580      	push	{r7, lr}
 800de00:	b086      	sub	sp, #24
 800de02:	af00      	add	r7, sp, #0
 800de04:	6078      	str	r0, [r7, #4]
 800de06:	6039      	str	r1, [r7, #0]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 800de08:	2300      	movs	r3, #0
 800de0a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 800de0c:	f107 030c 	add.w	r3, r7, #12
 800de10:	2202      	movs	r2, #2
 800de12:	2165      	movs	r1, #101	@ 0x65
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f7ff ff78 	bl	800dd0a <VL53LX_read_nvm_raw_data>
 800de1a:	4603      	mov	r3, r0
 800de1c:	75fb      	strb	r3, [r7, #23]
			VL53LX_NVM__FMT__ADDITIONAL_OFFSET_CAL_DATA_SIZE >> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 800de1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d108      	bne.n	800de38 <VL53LX_read_nvm_additional_offset_cal_data+0x3a>
		status = VL53LX_nvm_decode_additional_offset_cal_data(
 800de26:	f107 030c 	add.w	r3, r7, #12
 800de2a:	683a      	ldr	r2, [r7, #0]
 800de2c:	4619      	mov	r1, r3
 800de2e:	2008      	movs	r0, #8
 800de30:	f7ff fecf 	bl	800dbd2 <VL53LX_nvm_decode_additional_offset_cal_data>
 800de34:	4603      	mov	r3, r0
 800de36:	75fb      	strb	r3, [r7, #23]
			nvm_data,
			pcal_data);

	LOG_FUNCTION_END(status);

	return status;
 800de38:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3718      	adds	r7, #24
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}

0800de44 <VL53LX_read_nvm_fmt_range_results_data>:

VL53LX_Error VL53LX_read_nvm_fmt_range_results_data(
	VL53LX_DEV                           Dev,
	uint16_t                             range_results_select,
	VL53LX_decoded_nvm_fmt_range_data_t *prange_data)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b08a      	sub	sp, #40	@ 0x28
 800de48:	af00      	add	r7, sp, #0
 800de4a:	60f8      	str	r0, [r7, #12]
 800de4c:	460b      	mov	r3, r1
 800de4e:	607a      	str	r2, [r7, #4]
 800de50:	817b      	strh	r3, [r7, #10]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 800de52:	2300      	movs	r3, #0
 800de54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	LOG_FUNCTION_START("");



	status = VL53LX_read_nvm_raw_data(
 800de58:	897b      	ldrh	r3, [r7, #10]
 800de5a:	089b      	lsrs	r3, r3, #2
 800de5c:	b29b      	uxth	r3, r3
 800de5e:	b2d9      	uxtb	r1, r3
 800de60:	f107 0314 	add.w	r3, r7, #20
 800de64:	2204      	movs	r2, #4
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	f7ff ff4f 	bl	800dd0a <VL53LX_read_nvm_raw_data>
 800de6c:	4603      	mov	r3, r0
 800de6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		(uint8_t)(VL53LX_NVM__FMT__RANGE_RESULTS__SIZE_BYTES >> 2),
		nvm_data);



	if (status == VL53LX_ERROR_NONE)
 800de72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800de76:	2b00      	cmp	r3, #0
 800de78:	d109      	bne.n	800de8e <VL53LX_read_nvm_fmt_range_results_data+0x4a>
		status =
			VL53LX_nvm_decode_fmt_range_results_data(
 800de7a:	f107 0314 	add.w	r3, r7, #20
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	4619      	mov	r1, r3
 800de82:	2010      	movs	r0, #16
 800de84:	f7ff fee0 	bl	800dc48 <VL53LX_nvm_decode_fmt_range_results_data>
 800de88:	4603      	mov	r3, r0
 800de8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				nvm_data,
				prange_data);

	LOG_FUNCTION_END(status);

	return status;
 800de8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27

}
 800de92:	4618      	mov	r0, r3
 800de94:	3728      	adds	r7, #40	@ 0x28
 800de96:	46bd      	mov	sp, r7
 800de98:	bd80      	pop	{r7, pc}

0800de9a <VL53LX_i2c_encode_static_nvm_managed>:

VL53LX_Error VL53LX_i2c_encode_static_nvm_managed(
	VL53LX_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800de9a:	b580      	push	{r7, lr}
 800de9c:	b086      	sub	sp, #24
 800de9e:	af00      	add	r7, sp, #0
 800dea0:	60f8      	str	r0, [r7, #12]
 800dea2:	460b      	mov	r3, r1
 800dea4:	607a      	str	r2, [r7, #4]
 800dea6:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800dea8:	2300      	movs	r3, #0
 800deaa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES)
 800deac:	897b      	ldrh	r3, [r7, #10]
 800deae:	2b0a      	cmp	r3, #10
 800deb0:	d802      	bhi.n	800deb8 <VL53LX_i2c_encode_static_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800deb2:	f06f 0309 	mvn.w	r3, #9
 800deb6:	e047      	b.n	800df48 <VL53LX_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dec0:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800dece:	f002 020f 	and.w	r2, r2, #15
 800ded2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800ded4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800dede:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dee2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800dee4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800deee:	f002 0203 	and.w	r2, r2, #3
 800def2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800def4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800defe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800df02:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800df04:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	88d8      	ldrh	r0, [r3, #6]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	3305      	adds	r3, #5
 800df0e:	461a      	mov	r2, r3
 800df10:	2102      	movs	r1, #2
 800df12:	f7f8 ff7f 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800df1e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800df24:	68fa      	ldr	r2, [r7, #12]
 800df26:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800df28:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800df32:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800df36:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800df38:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800df3e:	68fa      	ldr	r2, [r7, #12]
 800df40:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800df42:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800df44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df48:	4618      	mov	r0, r3
 800df4a:	3718      	adds	r7, #24
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}

0800df50 <VL53LX_i2c_decode_static_nvm_managed>:

VL53LX_Error VL53LX_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_static_nvm_managed_t  *pdata)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b086      	sub	sp, #24
 800df54:	af00      	add	r7, sp, #0
 800df56:	4603      	mov	r3, r0
 800df58:	60b9      	str	r1, [r7, #8]
 800df5a:	607a      	str	r2, [r7, #4]
 800df5c:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800df5e:	2300      	movs	r3, #0
 800df60:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES)
 800df62:	89fb      	ldrh	r3, [r7, #14]
 800df64:	2b0a      	cmp	r3, #10
 800df66:	d802      	bhi.n	800df6e <VL53LX_i2c_decode_static_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800df68:	f06f 0309 	mvn.w	r3, #9
 800df6c:	e046      	b.n	800dffc <VL53LX_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	781b      	ldrb	r3, [r3, #0]
 800df72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df76:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	3301      	adds	r3, #1
 800df80:	781b      	ldrb	r3, [r3, #0]
 800df82:	f003 030f 	and.w	r3, r3, #15
 800df86:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	3302      	adds	r3, #2
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df96:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800df9c:	68bb      	ldr	r3, [r7, #8]
 800df9e:	3303      	adds	r3, #3
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	f003 0303 	and.w	r3, r3, #3
 800dfa6:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	3304      	adds	r3, #4
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfb6:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   5));
 800dfbc:	68bb      	ldr	r3, [r7, #8]
 800dfbe:	3305      	adds	r3, #5
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	2002      	movs	r0, #2
 800dfc4:	f7f8 ff51 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	79da      	ldrb	r2, [r3, #7]
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	7a1a      	ldrb	r2, [r3, #8]
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	3309      	adds	r3, #9
 800dfe4:	781b      	ldrb	r3, [r3, #0]
 800dfe6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dfea:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	7a9a      	ldrb	r2, [r3, #10]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800dff8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3718      	adds	r7, #24
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <VL53LX_get_static_nvm_managed>:


VL53LX_Error VL53LX_get_static_nvm_managed(
	VL53LX_DEV                 Dev,
	VL53LX_static_nvm_managed_t  *pdata)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b086      	sub	sp, #24
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e00e:	2300      	movs	r3, #0
 800e010:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 800e012:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d108      	bne.n	800e02c <VL53LX_get_static_nvm_managed+0x28>
		status = VL53LX_ReadMulti(
 800e01a:	f107 020c 	add.w	r2, r7, #12
 800e01e:	230b      	movs	r3, #11
 800e020:	2101      	movs	r1, #1
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f001 fff8 	bl	8010018 <VL53LX_ReadMulti>
 800e028:	4603      	mov	r3, r0
 800e02a:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53LX_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 800e02c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d108      	bne.n	800e046 <VL53LX_get_static_nvm_managed+0x42>
		status = VL53LX_i2c_decode_static_nvm_managed(
 800e034:	f107 030c 	add.w	r3, r7, #12
 800e038:	683a      	ldr	r2, [r7, #0]
 800e03a:	4619      	mov	r1, r3
 800e03c:	200b      	movs	r0, #11
 800e03e:	f7ff ff87 	bl	800df50 <VL53LX_i2c_decode_static_nvm_managed>
 800e042:	4603      	mov	r3, r0
 800e044:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800e046:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3718      	adds	r7, #24
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}

0800e052 <VL53LX_i2c_encode_customer_nvm_managed>:

VL53LX_Error VL53LX_i2c_encode_customer_nvm_managed(
	VL53LX_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e052:	b580      	push	{r7, lr}
 800e054:	b086      	sub	sp, #24
 800e056:	af00      	add	r7, sp, #0
 800e058:	60f8      	str	r0, [r7, #12]
 800e05a:	460b      	mov	r3, r1
 800e05c:	607a      	str	r2, [r7, #4]
 800e05e:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e060:	2300      	movs	r3, #0
 800e062:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES)
 800e064:	897b      	ldrh	r3, [r7, #10]
 800e066:	2b16      	cmp	r3, #22
 800e068:	d802      	bhi.n	800e070 <VL53LX_i2c_encode_customer_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e06a:	f06f 0309 	mvn.w	r3, #9
 800e06e:	e076      	b.n	800e15e <VL53LX_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800e07c:	68fa      	ldr	r2, [r7, #12]
 800e07e:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800e080:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800e086:	68fa      	ldr	r2, [r7, #12]
 800e088:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800e08a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800e090:	68fa      	ldr	r2, [r7, #12]
 800e092:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800e094:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800e09e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800e0a8:	f002 020f 	and.w	r2, r2, #15
 800e0ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800e0ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800e0b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800e0c2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e0c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800e0c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800e0d2:	f002 0203 	and.w	r2, r2, #3
 800e0d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800e0d8:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	8958      	ldrh	r0, [r3, #10]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	3309      	adds	r3, #9
 800e0e2:	461a      	mov	r2, r3
 800e0e4:	2102      	movs	r1, #2
 800e0e6:	f7f8 fe95 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53LX_i2c_encode_int16_t(
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	330b      	adds	r3, #11
 800e0f4:	461a      	mov	r2, r3
 800e0f6:	2102      	movs	r1, #2
 800e0f8:	f7f8 fed8 	bl	8006eac <VL53LX_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53LX_i2c_encode_int16_t(
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	330d      	adds	r3, #13
 800e106:	461a      	mov	r2, r3
 800e108:	2102      	movs	r1, #2
 800e10a:	f7f8 fecf 	bl	8006eac <VL53LX_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53LX_i2c_encode_uint16_t(
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	8a18      	ldrh	r0, [r3, #16]
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	330f      	adds	r3, #15
 800e116:	461a      	mov	r2, r3
 800e118:	2102      	movs	r1, #2
 800e11a:	f7f8 fe7b 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53LX_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53LX_i2c_encode_int16_t(
 800e124:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e128:	b218      	sxth	r0, r3
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	3311      	adds	r3, #17
 800e12e:	461a      	mov	r2, r3
 800e130:	2102      	movs	r1, #2
 800e132:	f7f8 febb 	bl	8006eac <VL53LX_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53LX_i2c_encode_int16_t(
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	3313      	adds	r3, #19
 800e140:	461a      	mov	r2, r3
 800e142:	2102      	movs	r1, #2
 800e144:	f7f8 feb2 	bl	8006eac <VL53LX_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53LX_i2c_encode_int16_t(
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	3315      	adds	r3, #21
 800e152:	461a      	mov	r2, r3
 800e154:	2102      	movs	r1, #2
 800e156:	f7f8 fea9 	bl	8006eac <VL53LX_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800e15a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3718      	adds	r7, #24
 800e162:	46bd      	mov	sp, r7
 800e164:	bd80      	pop	{r7, pc}

0800e166 <VL53LX_i2c_decode_customer_nvm_managed>:

VL53LX_Error VL53LX_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_customer_nvm_managed_t  *pdata)
{
 800e166:	b580      	push	{r7, lr}
 800e168:	b086      	sub	sp, #24
 800e16a:	af00      	add	r7, sp, #0
 800e16c:	4603      	mov	r3, r0
 800e16e:	60b9      	str	r1, [r7, #8]
 800e170:	607a      	str	r2, [r7, #4]
 800e172:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e174:	2300      	movs	r3, #0
 800e176:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES)
 800e178:	89fb      	ldrh	r3, [r7, #14]
 800e17a:	2b16      	cmp	r3, #22
 800e17c:	d802      	bhi.n	800e184 <VL53LX_i2c_decode_customer_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e17e:	f06f 0309 	mvn.w	r3, #9
 800e182:	e079      	b.n	800e278 <VL53LX_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800e18c:	68bb      	ldr	r3, [r7, #8]
 800e18e:	785a      	ldrb	r2, [r3, #1]
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800e194:	68bb      	ldr	r3, [r7, #8]
 800e196:	789a      	ldrb	r2, [r3, #2]
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	78da      	ldrb	r2, [r3, #3]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	791a      	ldrb	r2, [r3, #4]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	3305      	adds	r3, #5
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	f003 030f 	and.w	r3, r3, #15
 800e1b6:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	799a      	ldrb	r2, [r3, #6]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	3307      	adds	r3, #7
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e1ce:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	3308      	adds	r3, #8
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	f003 0303 	and.w	r3, r3, #3
 800e1de:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   9));
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	3309      	adds	r3, #9
 800e1e8:	4619      	mov	r1, r3
 800e1ea:	2002      	movs	r0, #2
 800e1ec:	f7f8 fe3d 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  11));
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	330b      	adds	r3, #11
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	2002      	movs	r0, #2
 800e200:	f7f8 fe80 	bl	8006f04 <VL53LX_i2c_decode_int16_t>
 800e204:	4603      	mov	r3, r0
 800e206:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  13));
 800e20c:	68bb      	ldr	r3, [r7, #8]
 800e20e:	330d      	adds	r3, #13
 800e210:	4619      	mov	r1, r3
 800e212:	2002      	movs	r0, #2
 800e214:	f7f8 fe76 	bl	8006f04 <VL53LX_i2c_decode_int16_t>
 800e218:	4603      	mov	r3, r0
 800e21a:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  15));
 800e220:	68bb      	ldr	r3, [r7, #8]
 800e222:	330f      	adds	r3, #15
 800e224:	4619      	mov	r1, r3
 800e226:	2002      	movs	r0, #2
 800e228:	f7f8 fe1f 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e22c:	4603      	mov	r3, r0
 800e22e:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	3311      	adds	r3, #17
 800e238:	4619      	mov	r1, r3
 800e23a:	2002      	movs	r0, #2
 800e23c:	f7f8 fe62 	bl	8006f04 <VL53LX_i2c_decode_int16_t>
 800e240:	4603      	mov	r3, r0
 800e242:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e246:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  19));
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	3313      	adds	r3, #19
 800e250:	4619      	mov	r1, r3
 800e252:	2002      	movs	r0, #2
 800e254:	f7f8 fe56 	bl	8006f04 <VL53LX_i2c_decode_int16_t>
 800e258:	4603      	mov	r3, r0
 800e25a:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  21));
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	3315      	adds	r3, #21
 800e264:	4619      	mov	r1, r3
 800e266:	2002      	movs	r0, #2
 800e268:	f7f8 fe4c 	bl	8006f04 <VL53LX_i2c_decode_int16_t>
 800e26c:	4603      	mov	r3, r0
 800e26e:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800e274:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e278:	4618      	mov	r0, r3
 800e27a:	3718      	adds	r7, #24
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bd80      	pop	{r7, pc}

0800e280 <VL53LX_get_customer_nvm_managed>:


VL53LX_Error VL53LX_get_customer_nvm_managed(
	VL53LX_DEV                 Dev,
	VL53LX_customer_nvm_managed_t  *pdata)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b08a      	sub	sp, #40	@ 0x28
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
 800e288:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e28a:	2300      	movs	r3, #0
 800e28c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t comms_buffer[VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];
	int16_t offset;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 800e290:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e294:	2b00      	cmp	r3, #0
 800e296:	d109      	bne.n	800e2ac <VL53LX_get_customer_nvm_managed+0x2c>
		status = VL53LX_ReadMulti(
 800e298:	f107 020c 	add.w	r2, r7, #12
 800e29c:	2317      	movs	r3, #23
 800e29e:	210d      	movs	r1, #13
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f001 feb9 	bl	8010018 <VL53LX_ReadMulti>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev,
			VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 800e2ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d109      	bne.n	800e2c8 <VL53LX_get_customer_nvm_managed+0x48>
		status = VL53LX_i2c_decode_customer_nvm_managed(
 800e2b4:	f107 030c 	add.w	r3, r7, #12
 800e2b8:	683a      	ldr	r2, [r7, #0]
 800e2ba:	4619      	mov	r1, r3
 800e2bc:	2017      	movs	r0, #23
 800e2be:	f7ff ff52 	bl	800e166 <VL53LX_i2c_decode_customer_nvm_managed>
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
			comms_buffer,
			pdata);

	if (status == VL53LX_ERROR_NONE) {
 800e2c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d11c      	bne.n	800e30a <VL53LX_get_customer_nvm_managed+0x8a>
		offset = pdata->algo__part_to_part_range_offset_mm;
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	8a5b      	ldrh	r3, [r3, #18]
 800e2d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		offset = offset / 4;
 800e2d6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	da00      	bge.n	800e2e0 <VL53LX_get_customer_nvm_managed+0x60>
 800e2de:	3303      	adds	r3, #3
 800e2e0:	109b      	asrs	r3, r3, #2
 800e2e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (offset >= 1024)
 800e2e4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800e2e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e2ec:	db04      	blt.n	800e2f8 <VL53LX_get_customer_nvm_managed+0x78>
			offset -= 2048;
 800e2ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2f0:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800e2f4:	b29b      	uxth	r3, r3
 800e2f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		pdata->algo__part_to_part_range_offset_mm = 0;
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	825a      	strh	r2, [r3, #18]
		pdata->mm_config__inner_offset_mm = offset;
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e302:	829a      	strh	r2, [r3, #20]
		pdata->mm_config__outer_offset_mm = offset;
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e308:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800e30a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3728      	adds	r7, #40	@ 0x28
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}

0800e316 <VL53LX_i2c_encode_static_config>:

VL53LX_Error VL53LX_i2c_encode_static_config(
	VL53LX_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e316:	b580      	push	{r7, lr}
 800e318:	b086      	sub	sp, #24
 800e31a:	af00      	add	r7, sp, #0
 800e31c:	60f8      	str	r0, [r7, #12]
 800e31e:	460b      	mov	r3, r1
 800e320:	607a      	str	r2, [r7, #4]
 800e322:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e324:	2300      	movs	r3, #0
 800e326:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_CONFIG_I2C_SIZE_BYTES)
 800e328:	897b      	ldrh	r3, [r7, #10]
 800e32a:	2b1f      	cmp	r3, #31
 800e32c:	d802      	bhi.n	800e334 <VL53LX_i2c_encode_static_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e32e:	f06f 0309 	mvn.w	r3, #9
 800e332:	e0cf      	b.n	800e4d4 <VL53LX_i2c_encode_static_config+0x1be>

	VL53LX_i2c_encode_uint16_t(
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	881b      	ldrh	r3, [r3, #0]
 800e338:	687a      	ldr	r2, [r7, #4]
 800e33a:	2102      	movs	r1, #2
 800e33c:	4618      	mov	r0, r3
 800e33e:	f7f8 fd69 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800e34a:	f002 0201 	and.w	r2, r2, #1
 800e34e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800e350:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800e35a:	f002 020f 	and.w	r2, r2, #15
 800e35e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800e360:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800e36a:	f002 020f 	and.w	r2, r2, #15
 800e36e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800e370:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800e37a:	f002 021f 	and.w	r2, r2, #31
 800e37e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800e380:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800e38a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e38e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800e390:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800e39a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e39e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800e3a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800e3aa:	f002 0201 	and.w	r2, r2, #1
 800e3ae:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800e3b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800e3b6:	68fa      	ldr	r2, [r7, #12]
 800e3b8:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800e3ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800e3c4:	f002 0201 	and.w	r2, r2, #1
 800e3c8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800e3ca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800e3d4:	f002 0203 	and.w	r2, r2, #3
 800e3d8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800e3da:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800e3e4:	f002 021f 	and.w	r2, r2, #31
 800e3e8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800e3ea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800e3f4:	f002 0203 	and.w	r2, r2, #3
 800e3f8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800e3fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800e404:	f002 0203 	and.w	r2, r2, #3
 800e408:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800e40a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800e414:	f002 0207 	and.w	r2, r2, #7
 800e418:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800e41a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800e424:	f002 021f 	and.w	r2, r2, #31
 800e428:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800e42a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800e434:	f002 0201 	and.w	r2, r2, #1
 800e438:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800e43a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800e440:	68fa      	ldr	r2, [r7, #12]
 800e442:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800e444:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800e44a:	68fa      	ldr	r2, [r7, #12]
 800e44c:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800e44e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800e454:	68fa      	ldr	r2, [r7, #12]
 800e456:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800e458:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800e45e:	68fa      	ldr	r2, [r7, #12]
 800e460:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800e462:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800e468:	68fa      	ldr	r2, [r7, #12]
 800e46a:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800e46c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800e472:	68fa      	ldr	r2, [r7, #12]
 800e474:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800e476:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	8b18      	ldrh	r0, [r3, #24]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	3318      	adds	r3, #24
 800e480:	461a      	mov	r2, r3
 800e482:	2102      	movs	r1, #2
 800e484:	f7f8 fcc6 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800e48c:	68fa      	ldr	r2, [r7, #12]
 800e48e:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800e490:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800e496:	68fa      	ldr	r2, [r7, #12]
 800e498:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800e49a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800e4a4:	f002 020f 	and.w	r2, r2, #15
 800e4a8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800e4aa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800e4b0:	68fa      	ldr	r2, [r7, #12]
 800e4b2:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800e4b4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800e4be:	f002 020f 	and.w	r2, r2, #15
 800e4c2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800e4c4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800e4ca:	68fa      	ldr	r2, [r7, #12]
 800e4cc:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800e4ce:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e4d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	3718      	adds	r7, #24
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <VL53LX_i2c_encode_general_config>:

VL53LX_Error VL53LX_i2c_encode_general_config(
	VL53LX_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b086      	sub	sp, #24
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	60f8      	str	r0, [r7, #12]
 800e4e4:	460b      	mov	r3, r1
 800e4e6:	607a      	str	r2, [r7, #4]
 800e4e8:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_GENERAL_CONFIG_I2C_SIZE_BYTES)
 800e4ee:	897b      	ldrh	r3, [r7, #10]
 800e4f0:	2b15      	cmp	r3, #21
 800e4f2:	d802      	bhi.n	800e4fa <VL53LX_i2c_encode_general_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e4f4:	f06f 0309 	mvn.w	r3, #9
 800e4f8:	e070      	b.n	800e5dc <VL53LX_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800e506:	68fa      	ldr	r2, [r7, #12]
 800e508:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800e50a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800e514:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800e51e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e522:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800e524:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	889b      	ldrh	r3, [r3, #4]
	VL53LX_i2c_encode_uint16_t(
 800e52a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e52e:	b298      	uxth	r0, r3
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	3304      	adds	r3, #4
 800e534:	461a      	mov	r2, r3
 800e536:	2102      	movs	r1, #2
 800e538:	f7f8 fc6c 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800e544:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e548:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800e54a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800e550:	68fa      	ldr	r2, [r7, #12]
 800e552:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800e554:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800e55a:	68fa      	ldr	r2, [r7, #12]
 800e55c:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800e55e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800e568:	f002 0201 	and.w	r2, r2, #1
 800e56c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800e56e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800e578:	f002 0207 	and.w	r2, r2, #7
 800e57c:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800e57e:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	8998      	ldrh	r0, [r3, #12]
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	330c      	adds	r3, #12
 800e588:	461a      	mov	r2, r3
 800e58a:	2102      	movs	r1, #2
 800e58c:	f7f8 fc42 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53LX_i2c_encode_uint16_t(
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	89d8      	ldrh	r0, [r3, #14]
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	330e      	adds	r3, #14
 800e598:	461a      	mov	r2, r3
 800e59a:	2102      	movs	r1, #2
 800e59c:	f7f8 fc3a 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53LX_i2c_encode_uint16_t(
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	8a18      	ldrh	r0, [r3, #16]
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	3310      	adds	r3, #16
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	2102      	movs	r1, #2
 800e5ac:	f7f8 fc32 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800e5b4:	68fa      	ldr	r2, [r7, #12]
 800e5b6:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800e5b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800e5be:	68fa      	ldr	r2, [r7, #12]
 800e5c0:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800e5c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800e5c8:	68fa      	ldr	r2, [r7, #12]
 800e5ca:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800e5cc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800e5d2:	68fa      	ldr	r2, [r7, #12]
 800e5d4:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800e5d6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e5d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	3718      	adds	r7, #24
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd80      	pop	{r7, pc}

0800e5e4 <VL53LX_i2c_encode_timing_config>:

VL53LX_Error VL53LX_i2c_encode_timing_config(
	VL53LX_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b086      	sub	sp, #24
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	60f8      	str	r0, [r7, #12]
 800e5ec:	460b      	mov	r3, r1
 800e5ee:	607a      	str	r2, [r7, #4]
 800e5f0:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_TIMING_CONFIG_I2C_SIZE_BYTES)
 800e5f6:	897b      	ldrh	r3, [r7, #10]
 800e5f8:	2b16      	cmp	r3, #22
 800e5fa:	d802      	bhi.n	800e602 <VL53LX_i2c_encode_timing_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e5fc:	f06f 0309 	mvn.w	r3, #9
 800e600:	e06e      	b.n	800e6e0 <VL53LX_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	781b      	ldrb	r3, [r3, #0]
 800e606:	f003 030f 	and.w	r3, r3, #15
 800e60a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800e614:	68fa      	ldr	r2, [r7, #12]
 800e616:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800e618:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800e622:	f002 020f 	and.w	r2, r2, #15
 800e626:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800e628:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800e62e:	68fa      	ldr	r2, [r7, #12]
 800e630:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800e632:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800e63c:	f002 020f 	and.w	r2, r2, #15
 800e640:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800e642:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800e648:	68fa      	ldr	r2, [r7, #12]
 800e64a:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800e64c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800e656:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e65a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800e65c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800e666:	f002 020f 	and.w	r2, r2, #15
 800e66a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800e66c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800e672:	68fa      	ldr	r2, [r7, #12]
 800e674:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800e676:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800e680:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e684:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800e686:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	8958      	ldrh	r0, [r3, #10]
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	330a      	adds	r3, #10
 800e690:	461a      	mov	r2, r3
 800e692:	2102      	movs	r1, #2
 800e694:	f7f8 fbbe 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53LX_i2c_encode_uint16_t(
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	8998      	ldrh	r0, [r3, #12]
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	330c      	adds	r3, #12
 800e6a0:	461a      	mov	r2, r3
 800e6a2:	2102      	movs	r1, #2
 800e6a4:	f7f8 fbb6 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800e6ac:	68fa      	ldr	r2, [r7, #12]
 800e6ae:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800e6b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800e6b6:	68fa      	ldr	r2, [r7, #12]
 800e6b8:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800e6ba:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint32_t(
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	6918      	ldr	r0, [r3, #16]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	3312      	adds	r3, #18
 800e6c4:	461a      	mov	r2, r3
 800e6c6:	2104      	movs	r1, #4
 800e6c8:	f7f8 fc44 	bl	8006f54 <VL53LX_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800e6d4:	f002 0201 	and.w	r2, r2, #1
 800e6d8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800e6da:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e6dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	3718      	adds	r7, #24
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bd80      	pop	{r7, pc}

0800e6e8 <VL53LX_i2c_encode_dynamic_config>:

VL53LX_Error VL53LX_i2c_encode_dynamic_config(
	VL53LX_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b086      	sub	sp, #24
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	60f8      	str	r0, [r7, #12]
 800e6f0:	460b      	mov	r3, r1
 800e6f2:	607a      	str	r2, [r7, #4]
 800e6f4:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_DYNAMIC_CONFIG_I2C_SIZE_BYTES)
 800e6fa:	897b      	ldrh	r3, [r7, #10]
 800e6fc:	2b11      	cmp	r3, #17
 800e6fe:	d802      	bhi.n	800e706 <VL53LX_i2c_encode_dynamic_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e700:	f06f 0309 	mvn.w	r3, #9
 800e704:	e071      	b.n	800e7ea <VL53LX_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	781b      	ldrb	r3, [r3, #0]
 800e70a:	f003 0303 	and.w	r3, r3, #3
 800e70e:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	8858      	ldrh	r0, [r3, #2]
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	3301      	adds	r3, #1
 800e71c:	461a      	mov	r2, r3
 800e71e:	2102      	movs	r1, #2
 800e720:	f7f8 fb78 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53LX_i2c_encode_uint16_t(
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	8898      	ldrh	r0, [r3, #4]
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	3303      	adds	r3, #3
 800e72c:	461a      	mov	r2, r3
 800e72e:	2102      	movs	r1, #2
 800e730:	f7f8 fb70 	bl	8006e14 <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800e73c:	f002 0201 	and.w	r2, r2, #1
 800e740:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800e742:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800e74c:	f002 0207 	and.w	r2, r2, #7
 800e750:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800e752:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800e758:	68fa      	ldr	r2, [r7, #12]
 800e75a:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800e75c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800e762:	68fa      	ldr	r2, [r7, #12]
 800e764:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800e766:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800e770:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e774:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800e776:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800e780:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e784:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800e786:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800e790:	f002 0203 	and.w	r2, r2, #3
 800e794:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800e796:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800e7a0:	f002 0203 	and.w	r2, r2, #3
 800e7a4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800e7a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800e7b0:	f002 020f 	and.w	r2, r2, #15
 800e7b4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800e7b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800e7bc:	68fa      	ldr	r2, [r7, #12]
 800e7be:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800e7c0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800e7c6:	68fa      	ldr	r2, [r7, #12]
 800e7c8:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800e7ca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800e7d0:	68fa      	ldr	r2, [r7, #12]
 800e7d2:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800e7d4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800e7de:	f002 0203 	and.w	r2, r2, #3
 800e7e2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800e7e4:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e7e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3718      	adds	r7, #24
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}

0800e7f2 <VL53LX_i2c_encode_system_control>:

VL53LX_Error VL53LX_i2c_encode_system_control(
	VL53LX_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e7f2:	b480      	push	{r7}
 800e7f4:	b087      	sub	sp, #28
 800e7f6:	af00      	add	r7, sp, #0
 800e7f8:	60f8      	str	r0, [r7, #12]
 800e7fa:	460b      	mov	r3, r1
 800e7fc:	607a      	str	r2, [r7, #4]
 800e7fe:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e800:	2300      	movs	r3, #0
 800e802:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES)
 800e804:	897b      	ldrh	r3, [r7, #10]
 800e806:	2b04      	cmp	r3, #4
 800e808:	d802      	bhi.n	800e810 <VL53LX_i2c_encode_system_control+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e80a:	f06f 0309 	mvn.w	r3, #9
 800e80e:	e025      	b.n	800e85c <VL53LX_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	781b      	ldrb	r3, [r3, #0]
 800e814:	f003 0301 	and.w	r3, r3, #1
 800e818:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800e826:	f002 0201 	and.w	r2, r2, #1
 800e82a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800e82c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800e836:	f002 0201 	and.w	r2, r2, #1
 800e83a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800e83c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800e846:	f002 0203 	and.w	r2, r2, #3
 800e84a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800e84c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800e852:	68fa      	ldr	r2, [r7, #12]
 800e854:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800e856:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e858:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e85c:	4618      	mov	r0, r3
 800e85e:	371c      	adds	r7, #28
 800e860:	46bd      	mov	sp, r7
 800e862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e866:	4770      	bx	lr

0800e868 <VL53LX_i2c_decode_system_results>:

VL53LX_Error VL53LX_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_system_results_t   *pdata)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b086      	sub	sp, #24
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	4603      	mov	r3, r0
 800e870:	60b9      	str	r1, [r7, #8]
 800e872:	607a      	str	r2, [r7, #4]
 800e874:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800e876:	2300      	movs	r3, #0
 800e878:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES)
 800e87a:	89fb      	ldrh	r3, [r7, #14]
 800e87c:	2b2b      	cmp	r3, #43	@ 0x2b
 800e87e:	d802      	bhi.n	800e886 <VL53LX_i2c_decode_system_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e880:	f06f 0309 	mvn.w	r3, #9
 800e884:	e0e2      	b.n	800ea4c <VL53LX_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	781b      	ldrb	r3, [r3, #0]
 800e88a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e88e:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	785a      	ldrb	r2, [r3, #1]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	3302      	adds	r3, #2
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	f003 030f 	and.w	r3, r3, #15
 800e8a6:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	78da      	ldrb	r2, [r3, #3]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   4));
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	3304      	adds	r3, #4
 800e8b8:	4619      	mov	r1, r3
 800e8ba:	2002      	movs	r0, #2
 800e8bc:	f7f8 fad5 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   6));
 800e8c8:	68bb      	ldr	r3, [r7, #8]
 800e8ca:	3306      	adds	r3, #6
 800e8cc:	4619      	mov	r1, r3
 800e8ce:	2002      	movs	r0, #2
 800e8d0:	f7f8 facb 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e8d4:	4603      	mov	r3, r0
 800e8d6:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   8));
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	3308      	adds	r3, #8
 800e8e0:	4619      	mov	r1, r3
 800e8e2:	2002      	movs	r0, #2
 800e8e4:	f7f8 fac1 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  10));
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	330a      	adds	r3, #10
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	2002      	movs	r0, #2
 800e8f8:	f7f8 fab7 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e8fc:	4603      	mov	r3, r0
 800e8fe:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  12));
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	330c      	adds	r3, #12
 800e908:	4619      	mov	r1, r3
 800e90a:	2002      	movs	r0, #2
 800e90c:	f7f8 faad 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e910:	4603      	mov	r3, r0
 800e912:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  14));
 800e918:	68bb      	ldr	r3, [r7, #8]
 800e91a:	330e      	adds	r3, #14
 800e91c:	4619      	mov	r1, r3
 800e91e:	2002      	movs	r0, #2
 800e920:	f7f8 faa3 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e924:	4603      	mov	r3, r0
 800e926:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  16));
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	3310      	adds	r3, #16
 800e930:	4619      	mov	r1, r3
 800e932:	2002      	movs	r0, #2
 800e934:	f7f8 fa99 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e938:	4603      	mov	r3, r0
 800e93a:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  18));
 800e940:	68bb      	ldr	r3, [r7, #8]
 800e942:	3312      	adds	r3, #18
 800e944:	4619      	mov	r1, r3
 800e946:	2002      	movs	r0, #2
 800e948:	f7f8 fa8f 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e94c:	4603      	mov	r3, r0
 800e94e:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  20));
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	3314      	adds	r3, #20
 800e958:	4619      	mov	r1, r3
 800e95a:	2002      	movs	r0, #2
 800e95c:	f7f8 fa85 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e960:	4603      	mov	r3, r0
 800e962:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  22));
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	3316      	adds	r3, #22
 800e96c:	4619      	mov	r1, r3
 800e96e:	2002      	movs	r0, #2
 800e970:	f7f8 fa7b 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e974:	4603      	mov	r3, r0
 800e976:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  24));
 800e97c:	68bb      	ldr	r3, [r7, #8]
 800e97e:	3318      	adds	r3, #24
 800e980:	4619      	mov	r1, r3
 800e982:	2002      	movs	r0, #2
 800e984:	f7f8 fa71 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e988:	4603      	mov	r3, r0
 800e98a:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  26));
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	331a      	adds	r3, #26
 800e994:	4619      	mov	r1, r3
 800e996:	2002      	movs	r0, #2
 800e998:	f7f8 fa67 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e99c:	4603      	mov	r3, r0
 800e99e:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  28));
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	331c      	adds	r3, #28
 800e9a8:	4619      	mov	r1, r3
 800e9aa:	2002      	movs	r0, #2
 800e9ac:	f7f8 fa5d 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  30));
 800e9b8:	68bb      	ldr	r3, [r7, #8]
 800e9ba:	331e      	adds	r3, #30
 800e9bc:	4619      	mov	r1, r3
 800e9be:	2002      	movs	r0, #2
 800e9c0:	f7f8 fa53 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e9c4:	4603      	mov	r3, r0
 800e9c6:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  32));
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	3320      	adds	r3, #32
 800e9d0:	4619      	mov	r1, r3
 800e9d2:	2002      	movs	r0, #2
 800e9d4:	f7f8 fa49 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  34));
 800e9e0:	68bb      	ldr	r3, [r7, #8]
 800e9e2:	3322      	adds	r3, #34	@ 0x22
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	2002      	movs	r0, #2
 800e9e8:	f7f8 fa3f 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  36));
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	3324      	adds	r3, #36	@ 0x24
 800e9f8:	4619      	mov	r1, r3
 800e9fa:	2002      	movs	r0, #2
 800e9fc:	f7f8 fa35 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ea00:	4603      	mov	r3, r0
 800ea02:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  38));
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	3326      	adds	r3, #38	@ 0x26
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	2002      	movs	r0, #2
 800ea10:	f7f8 fa2b 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ea14:	4603      	mov	r3, r0
 800ea16:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  40));
 800ea1c:	68bb      	ldr	r3, [r7, #8]
 800ea1e:	3328      	adds	r3, #40	@ 0x28
 800ea20:	4619      	mov	r1, r3
 800ea22:	2002      	movs	r0, #2
 800ea24:	f7f8 fa21 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1 =
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800ea48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3718      	adds	r7, #24
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <VL53LX_i2c_decode_core_results>:

VL53LX_Error VL53LX_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_core_results_t     *pdata)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	60b9      	str	r1, [r7, #8]
 800ea5e:	607a      	str	r2, [r7, #4]
 800ea60:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800ea62:	2300      	movs	r3, #0
 800ea64:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CORE_RESULTS_I2C_SIZE_BYTES)
 800ea66:	89fb      	ldrh	r3, [r7, #14]
 800ea68:	2b20      	cmp	r3, #32
 800ea6a:	d802      	bhi.n	800ea72 <VL53LX_i2c_decode_core_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ea6c:	f06f 0309 	mvn.w	r3, #9
 800ea70:	e04d      	b.n	800eb0e <VL53LX_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +   0));
 800ea72:	68b9      	ldr	r1, [r7, #8]
 800ea74:	2004      	movs	r0, #4
 800ea76:	f7f8 fa97 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800ea7a:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +   4));
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	3304      	adds	r3, #4
 800ea84:	4619      	mov	r1, r3
 800ea86:	2004      	movs	r0, #4
 800ea88:	f7f8 fa8e 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800ea8c:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53LX_i2c_decode_int32_t(4, pbuffer +   8));
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	3308      	adds	r3, #8
 800ea96:	4619      	mov	r1, r3
 800ea98:	2004      	movs	r0, #4
 800ea9a:	f7f8 faa2 	bl	8006fe2 <VL53LX_i2c_decode_int32_t>
 800ea9e:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  12));
 800eaa4:	68bb      	ldr	r3, [r7, #8]
 800eaa6:	330c      	adds	r3, #12
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	2004      	movs	r0, #4
 800eaac:	f7f8 fa7c 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800eab0:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  16));
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	3310      	adds	r3, #16
 800eaba:	4619      	mov	r1, r3
 800eabc:	2004      	movs	r0, #4
 800eabe:	f7f8 fa73 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800eac2:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  20));
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	3314      	adds	r3, #20
 800eacc:	4619      	mov	r1, r3
 800eace:	2004      	movs	r0, #4
 800ead0:	f7f8 fa6a 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800ead4:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53LX_i2c_decode_int32_t(4, pbuffer +  24));
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	3318      	adds	r3, #24
 800eade:	4619      	mov	r1, r3
 800eae0:	2004      	movs	r0, #4
 800eae2:	f7f8 fa7e 	bl	8006fe2 <VL53LX_i2c_decode_int32_t>
 800eae6:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  28));
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	331c      	adds	r3, #28
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	2004      	movs	r0, #4
 800eaf4:	f7f8 fa58 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800eaf8:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800eafe:	68bb      	ldr	r3, [r7, #8]
 800eb00:	f893 2020 	ldrb.w	r2, [r3, #32]
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800eb0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3718      	adds	r7, #24
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}

0800eb16 <VL53LX_i2c_decode_debug_results>:

VL53LX_Error VL53LX_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_debug_results_t    *pdata)
{
 800eb16:	b580      	push	{r7, lr}
 800eb18:	b086      	sub	sp, #24
 800eb1a:	af00      	add	r7, sp, #0
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	60b9      	str	r1, [r7, #8]
 800eb20:	607a      	str	r2, [r7, #4]
 800eb22:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800eb24:	2300      	movs	r3, #0
 800eb26:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES)
 800eb28:	89fb      	ldrh	r3, [r7, #14]
 800eb2a:	2b37      	cmp	r3, #55	@ 0x37
 800eb2c:	d802      	bhi.n	800eb34 <VL53LX_i2c_decode_debug_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800eb2e:	f06f 0309 	mvn.w	r3, #9
 800eb32:	e15e      	b.n	800edf2 <VL53LX_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   0));
 800eb34:	68b9      	ldr	r1, [r7, #8]
 800eb36:	2002      	movs	r0, #2
 800eb38:	f7f8 f997 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800eb44:	68bb      	ldr	r3, [r7, #8]
 800eb46:	3302      	adds	r3, #2
 800eb48:	781b      	ldrb	r3, [r3, #0]
 800eb4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb4e:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	3303      	adds	r3, #3
 800eb58:	781b      	ldrb	r3, [r3, #0]
 800eb5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb5e:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800eb64:	68bb      	ldr	r3, [r7, #8]
 800eb66:	3304      	adds	r3, #4
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	f003 0303 	and.w	r3, r3, #3
 800eb6e:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800eb74:	68bb      	ldr	r3, [r7, #8]
 800eb76:	3305      	adds	r3, #5
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	f003 0301 	and.w	r3, r3, #1
 800eb7e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800eb84:	68bb      	ldr	r3, [r7, #8]
 800eb86:	3306      	adds	r3, #6
 800eb88:	781b      	ldrb	r3, [r3, #0]
 800eb8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb8e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	3307      	adds	r3, #7
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb9e:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	3308      	adds	r3, #8
 800eba8:	4619      	mov	r1, r3
 800ebaa:	2002      	movs	r0, #2
 800ebac:	f7f8 f95d 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ebb0:	4603      	mov	r3, r0
 800ebb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ebb6:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	330a      	adds	r3, #10
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	f003 0303 	and.w	r3, r3, #3
 800ebc6:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	330b      	adds	r3, #11
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	f003 0303 	and.w	r3, r3, #3
 800ebd6:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	330c      	adds	r3, #12
 800ebe0:	781b      	ldrb	r3, [r3, #0]
 800ebe2:	f003 030f 	and.w	r3, r3, #15
 800ebe6:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800ebec:	68bb      	ldr	r3, [r7, #8]
 800ebee:	330d      	adds	r3, #13
 800ebf0:	781b      	ldrb	r3, [r3, #0]
 800ebf2:	f003 0307 	and.w	r3, r3, #7
 800ebf6:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	330e      	adds	r3, #14
 800ec00:	781b      	ldrb	r3, [r3, #0]
 800ec02:	f003 0301 	and.w	r3, r3, #1
 800ec06:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	330f      	adds	r3, #15
 800ec10:	781b      	ldrb	r3, [r3, #0]
 800ec12:	f003 0303 	and.w	r3, r3, #3
 800ec16:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800ec1c:	68bb      	ldr	r3, [r7, #8]
 800ec1e:	7c1a      	ldrb	r2, [r3, #16]
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	7c5a      	ldrb	r2, [r3, #17]
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	3312      	adds	r3, #18
 800ec30:	4619      	mov	r1, r3
 800ec32:	2002      	movs	r0, #2
 800ec34:	f7f8 f919 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ec3e:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  22));
 800ec44:	68bb      	ldr	r3, [r7, #8]
 800ec46:	3316      	adds	r3, #22
 800ec48:	4619      	mov	r1, r3
 800ec4a:	2002      	movs	r0, #2
 800ec4c:	f7f8 f90d 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ec50:	4603      	mov	r3, r0
 800ec52:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  24));
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	3318      	adds	r3, #24
 800ec5c:	4619      	mov	r1, r3
 800ec5e:	2002      	movs	r0, #2
 800ec60:	f7f8 f903 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ec64:	4603      	mov	r3, r0
 800ec66:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800ec6c:	68bb      	ldr	r3, [r7, #8]
 800ec6e:	331a      	adds	r3, #26
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	f003 0301 	and.w	r3, r3, #1
 800ec76:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800ec7c:	68bb      	ldr	r3, [r7, #8]
 800ec7e:	331b      	adds	r3, #27
 800ec80:	781b      	ldrb	r3, [r3, #0]
 800ec82:	f003 0307 	and.w	r3, r3, #7
 800ec86:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800ec8c:	68bb      	ldr	r3, [r7, #8]
 800ec8e:	7f1a      	ldrb	r2, [r3, #28]
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800ec94:	68bb      	ldr	r3, [r7, #8]
 800ec96:	7f5a      	ldrb	r2, [r3, #29]
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	331e      	adds	r3, #30
 800eca0:	781b      	ldrb	r3, [r3, #0]
 800eca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eca6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	331f      	adds	r3, #31
 800ecb0:	781b      	ldrb	r3, [r3, #0]
 800ecb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecb6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	3320      	adds	r3, #32
 800ecc0:	781b      	ldrb	r3, [r3, #0]
 800ecc2:	f003 0303 	and.w	r3, r3, #3
 800ecc6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	3321      	adds	r3, #33	@ 0x21
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	f003 030f 	and.w	r3, r3, #15
 800ecd6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800ecdc:	68bb      	ldr	r3, [r7, #8]
 800ecde:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800ed00:	68bb      	ldr	r3, [r7, #8]
 800ed02:	3325      	adds	r3, #37	@ 0x25
 800ed04:	781b      	ldrb	r3, [r3, #0]
 800ed06:	f003 0301 	and.w	r3, r3, #1
 800ed0a:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	3326      	adds	r3, #38	@ 0x26
 800ed16:	781b      	ldrb	r3, [r3, #0]
 800ed18:	f003 0303 	and.w	r3, r3, #3
 800ed1c:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	3327      	adds	r3, #39	@ 0x27
 800ed28:	781b      	ldrb	r3, [r3, #0]
 800ed2a:	f003 031f 	and.w	r3, r3, #31
 800ed2e:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	3328      	adds	r3, #40	@ 0x28
 800ed3a:	781b      	ldrb	r3, [r3, #0]
 800ed3c:	f003 031f 	and.w	r3, r3, #31
 800ed40:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800ed48:	68bb      	ldr	r3, [r7, #8]
 800ed4a:	3329      	adds	r3, #41	@ 0x29
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	f003 031f 	and.w	r3, r3, #31
 800ed52:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800ed5a:	68bb      	ldr	r3, [r7, #8]
 800ed5c:	332a      	adds	r3, #42	@ 0x2a
 800ed5e:	781b      	ldrb	r3, [r3, #0]
 800ed60:	f003 0301 	and.w	r3, r3, #1
 800ed64:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800ed6c:	68bb      	ldr	r3, [r7, #8]
 800ed6e:	332b      	adds	r3, #43	@ 0x2b
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	f003 0301 	and.w	r3, r3, #1
 800ed76:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	332c      	adds	r3, #44	@ 0x2c
 800ed82:	781b      	ldrb	r3, [r3, #0]
 800ed84:	f003 0303 	and.w	r3, r3, #3
 800ed88:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800ed90:	68bb      	ldr	r3, [r7, #8]
 800ed92:	332d      	adds	r3, #45	@ 0x2d
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ed9a:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	pdata->pll_period_us =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	332e      	adds	r3, #46	@ 0x2e
 800eda6:	4619      	mov	r1, r3
 800eda8:	2004      	movs	r0, #4
 800edaa:	f7f8 f8fd 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800edae:	4603      	mov	r3, r0
 800edb0:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  50));
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	3332      	adds	r3, #50	@ 0x32
 800edbc:	4619      	mov	r1, r3
 800edbe:	2004      	movs	r0, #4
 800edc0:	f7f8 f8f2 	bl	8006fa8 <VL53LX_i2c_decode_uint32_t>
 800edc4:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	631a      	str	r2, [r3, #48]	@ 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	3336      	adds	r3, #54	@ 0x36
 800edce:	781b      	ldrb	r3, [r3, #0]
 800edd0:	f003 0301 	and.w	r3, r3, #1
 800edd4:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	3337      	adds	r3, #55	@ 0x37
 800ede0:	781b      	ldrb	r3, [r3, #0]
 800ede2:	f003 0301 	and.w	r3, r3, #1
 800ede6:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

	LOG_FUNCTION_END(status);

	return status;
 800edee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3718      	adds	r7, #24
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}

0800edfa <VL53LX_i2c_decode_nvm_copy_data>:

VL53LX_Error VL53LX_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_nvm_copy_data_t    *pdata)
{
 800edfa:	b580      	push	{r7, lr}
 800edfc:	b086      	sub	sp, #24
 800edfe:	af00      	add	r7, sp, #0
 800ee00:	4603      	mov	r3, r0
 800ee02:	60b9      	str	r1, [r7, #8]
 800ee04:	607a      	str	r2, [r7, #4]
 800ee06:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES)
 800ee0c:	89fb      	ldrh	r3, [r7, #14]
 800ee0e:	2b30      	cmp	r3, #48	@ 0x30
 800ee10:	d802      	bhi.n	800ee18 <VL53LX_i2c_decode_nvm_copy_data+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ee12:	f06f 0309 	mvn.w	r3, #9
 800ee16:	e112      	b.n	800f03e <VL53LX_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	785a      	ldrb	r2, [r3, #1]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	789a      	ldrb	r2, [r3, #2]
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   3));
 800ee30:	68bb      	ldr	r3, [r7, #8]
 800ee32:	3303      	adds	r3, #3
 800ee34:	4619      	mov	r1, r3
 800ee36:	2002      	movs	r0, #2
 800ee38:	f7f8 f817 	bl	8006e6a <VL53LX_i2c_decode_uint16_t>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800ee44:	68bb      	ldr	r3, [r7, #8]
 800ee46:	3305      	adds	r3, #5
 800ee48:	781b      	ldrb	r3, [r3, #0]
 800ee4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee4e:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	3306      	adds	r3, #6
 800ee58:	781b      	ldrb	r3, [r3, #0]
 800ee5a:	f003 0307 	and.w	r3, r3, #7
 800ee5e:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	3307      	adds	r3, #7
 800ee68:	781b      	ldrb	r3, [r3, #0]
 800ee6a:	f003 0307 	and.w	r3, r3, #7
 800ee6e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800ee74:	68bb      	ldr	r3, [r7, #8]
 800ee76:	3308      	adds	r3, #8
 800ee78:	781b      	ldrb	r3, [r3, #0]
 800ee7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ee7e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800ee84:	68bb      	ldr	r3, [r7, #8]
 800ee86:	3309      	adds	r3, #9
 800ee88:	781b      	ldrb	r3, [r3, #0]
 800ee8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ee8e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	330a      	adds	r3, #10
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	f003 0301 	and.w	r3, r3, #1
 800ee9e:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	330b      	adds	r3, #11
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eeae:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800eeb4:	68bb      	ldr	r3, [r7, #8]
 800eeb6:	330c      	adds	r3, #12
 800eeb8:	781b      	ldrb	r3, [r3, #0]
 800eeba:	f003 0301 	and.w	r3, r3, #1
 800eebe:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800eec4:	68bb      	ldr	r3, [r7, #8]
 800eec6:	330d      	adds	r3, #13
 800eec8:	781b      	ldrb	r3, [r3, #0]
 800eeca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eece:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	330e      	adds	r3, #14
 800eed8:	781b      	ldrb	r3, [r3, #0]
 800eeda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eede:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	7bda      	ldrb	r2, [r3, #15]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	7c1a      	ldrb	r2, [r3, #16]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	7c5a      	ldrb	r2, [r3, #17]
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800eefc:	68bb      	ldr	r3, [r7, #8]
 800eefe:	7c9a      	ldrb	r2, [r3, #18]
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800ef04:	68bb      	ldr	r3, [r7, #8]
 800ef06:	7cda      	ldrb	r2, [r3, #19]
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800ef0c:	68bb      	ldr	r3, [r7, #8]
 800ef0e:	7d1a      	ldrb	r2, [r3, #20]
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	7d5a      	ldrb	r2, [r3, #21]
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	7d9a      	ldrb	r2, [r3, #22]
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	7dda      	ldrb	r2, [r3, #23]
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	7e1a      	ldrb	r2, [r3, #24]
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800ef34:	68bb      	ldr	r3, [r7, #8]
 800ef36:	7e5a      	ldrb	r2, [r3, #25]
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	7e9a      	ldrb	r2, [r3, #26]
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	7eda      	ldrb	r2, [r3, #27]
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	7f1a      	ldrb	r2, [r3, #28]
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800ef54:	68bb      	ldr	r3, [r7, #8]
 800ef56:	7f5a      	ldrb	r2, [r3, #29]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	7f9a      	ldrb	r2, [r3, #30]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800ef64:	68bb      	ldr	r3, [r7, #8]
 800ef66:	7fda      	ldrb	r2, [r3, #31]
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800ef6e:	68bb      	ldr	r3, [r7, #8]
 800ef70:	f893 2020 	ldrb.w	r2, [r3, #32]
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800efaa:	68bb      	ldr	r3, [r7, #8]
 800efac:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800f016:	68bb      	ldr	r3, [r7, #8]
 800f018:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800f02e:	68bb      	ldr	r3, [r7, #8]
 800f030:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800f03a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f03e:	4618      	mov	r0, r3
 800f040:	3718      	adds	r7, #24
 800f042:	46bd      	mov	sp, r7
 800f044:	bd80      	pop	{r7, pc}

0800f046 <VL53LX_get_nvm_copy_data>:


VL53LX_Error VL53LX_get_nvm_copy_data(
	VL53LX_DEV                 Dev,
	VL53LX_nvm_copy_data_t    *pdata)
{
 800f046:	b580      	push	{r7, lr}
 800f048:	b090      	sub	sp, #64	@ 0x40
 800f04a:	af00      	add	r7, sp, #0
 800f04c:	6078      	str	r0, [r7, #4]
 800f04e:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800f050:	2300      	movs	r3, #0
 800f052:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t comms_buffer[VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 800f056:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d10a      	bne.n	800f074 <VL53LX_get_nvm_copy_data+0x2e>
		status = VL53LX_ReadMulti(
 800f05e:	f107 020c 	add.w	r2, r7, #12
 800f062:	2331      	movs	r3, #49	@ 0x31
 800f064:	f240 110f 	movw	r1, #271	@ 0x10f
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f000 ffd5 	bl	8010018 <VL53LX_ReadMulti>
 800f06e:	4603      	mov	r3, r0
 800f070:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			VL53LX_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 800f074:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d109      	bne.n	800f090 <VL53LX_get_nvm_copy_data+0x4a>
		status = VL53LX_i2c_decode_nvm_copy_data(
 800f07c:	f107 030c 	add.w	r3, r7, #12
 800f080:	683a      	ldr	r2, [r7, #0]
 800f082:	4619      	mov	r1, r3
 800f084:	2031      	movs	r0, #49	@ 0x31
 800f086:	f7ff feb8 	bl	800edfa <VL53LX_i2c_decode_nvm_copy_data>
 800f08a:	4603      	mov	r3, r0
 800f08c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800f090:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800f094:	4618      	mov	r0, r3
 800f096:	3740      	adds	r7, #64	@ 0x40
 800f098:	46bd      	mov	sp, r7
 800f09a:	bd80      	pop	{r7, pc}

0800f09c <VL53LX_f_023>:
	uint32_t ax_zp,
	uint32_t cx_zp,
	uint32_t VL53LX_p_028,
	uint16_t fast_osc_frequency,
	uint16_t *psigma_est)
{
 800f09c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0a0:	b0d6      	sub	sp, #344	@ 0x158
 800f0a2:	af00      	add	r7, sp, #0
 800f0a4:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 800f0a8:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800f0ac:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800f0b0:	4603      	mov	r3, r0
 800f0b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127


	VL53LX_Error status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800f0b6:	23f1      	movs	r3, #241	@ 0xf1
 800f0b8:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
	uint32_t sigma_int  = VL53LX_D_002;
 800f0bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f0c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

	uint32_t pll_period_mm  = 0;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	uint64_t tmp0        = 0;
 800f0ca:	f04f 0200 	mov.w	r2, #0
 800f0ce:	f04f 0300 	mov.w	r3, #0
 800f0d2:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
	uint64_t tmp1        = 0;
 800f0d6:	f04f 0200 	mov.w	r2, #0
 800f0da:	f04f 0300 	mov.w	r3, #0
 800f0de:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	uint64_t b_minus_amb = 0;
 800f0e2:	f04f 0200 	mov.w	r2, #0
 800f0e6:	f04f 0300 	mov.w	r3, #0
 800f0ea:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
	uint64_t VL53LX_p_055   = 0;
 800f0ee:	f04f 0200 	mov.w	r2, #0
 800f0f2:	f04f 0300 	mov.w	r3, #0
 800f0f6:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130

	*psigma_est  = VL53LX_D_002;
 800f0fa:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800f0fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f102:	8013      	strh	r3, [r2, #0]



	if (fast_osc_frequency != 0) {
 800f104:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 800f108:	2b00      	cmp	r3, #0
 800f10a:	f000 8322 	beq.w	800f752 <VL53LX_f_023+0x6b6>



		pll_period_mm = VL53LX_calc_pll_period_mm(fast_osc_frequency);
 800f10e:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 800f112:	4618      	mov	r0, r3
 800f114:	f7fb fa40 	bl	800a598 <VL53LX_calc_pll_period_mm>
 800f118:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128



		if (VL53LX_p_028 > VL53LX_p_032)
 800f11c:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 800f120:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f124:	429a      	cmp	r2, r3
 800f126:	d91a      	bls.n	800f15e <VL53LX_f_023+0xc2>
			b_minus_amb =  (uint64_t)VL53LX_p_028 -
 800f128:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800f12c:	2200      	movs	r2, #0
 800f12e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f132:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
			(uint64_t)VL53LX_p_032;
 800f136:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f13a:	2200      	movs	r2, #0
 800f13c:	4698      	mov	r8, r3
 800f13e:	4691      	mov	r9, r2
			b_minus_amb =  (uint64_t)VL53LX_p_028 -
 800f140:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800f144:	460b      	mov	r3, r1
 800f146:	ebb3 0308 	subs.w	r3, r3, r8
 800f14a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f14c:	4613      	mov	r3, r2
 800f14e:	eb63 0309 	sbc.w	r3, r3, r9
 800f152:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f154:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800f158:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
 800f15c:	e013      	b.n	800f186 <VL53LX_f_023+0xea>
		else
			b_minus_amb =  (uint64_t)VL53LX_p_032 -
 800f15e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f162:	2200      	movs	r2, #0
 800f164:	469a      	mov	sl, r3
 800f166:	4693      	mov	fp, r2
			(uint64_t)VL53LX_p_028;
 800f168:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800f16c:	2200      	movs	r2, #0
 800f16e:	461c      	mov	r4, r3
 800f170:	4615      	mov	r5, r2
			b_minus_amb =  (uint64_t)VL53LX_p_032 -
 800f172:	ebba 0304 	subs.w	r3, sl, r4
 800f176:	633b      	str	r3, [r7, #48]	@ 0x30
 800f178:	eb6b 0305 	sbc.w	r3, fp, r5
 800f17c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f17e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800f182:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138



		if (VL53LX_p_007 > VL53LX_p_001)
 800f186:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800f18a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800f18e:	429a      	cmp	r2, r3
 800f190:	d91f      	bls.n	800f1d2 <VL53LX_f_023+0x136>
			VL53LX_p_055 =  (uint64_t)VL53LX_p_007 -
 800f192:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f196:	2200      	movs	r2, #0
 800f198:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f19c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
			(uint64_t)VL53LX_p_001;
 800f1a0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f1aa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
			VL53LX_p_055 =  (uint64_t)VL53LX_p_007 -
 800f1ae:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800f1b2:	4623      	mov	r3, r4
 800f1b4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800f1b8:	4602      	mov	r2, r0
 800f1ba:	1a9b      	subs	r3, r3, r2
 800f1bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f1be:	462b      	mov	r3, r5
 800f1c0:	460a      	mov	r2, r1
 800f1c2:	eb63 0302 	sbc.w	r3, r3, r2
 800f1c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1c8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800f1cc:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
 800f1d0:	e01e      	b.n	800f210 <VL53LX_f_023+0x174>
		else
			VL53LX_p_055 =  (uint64_t)VL53LX_p_001 -
 800f1d2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f1dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
			(uint64_t)VL53LX_p_007;
 800f1e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f1ea:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
			VL53LX_p_055 =  (uint64_t)VL53LX_p_001 -
 800f1ee:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800f1f2:	4623      	mov	r3, r4
 800f1f4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800f1f8:	4602      	mov	r2, r0
 800f1fa:	1a9b      	subs	r3, r3, r2
 800f1fc:	623b      	str	r3, [r7, #32]
 800f1fe:	462b      	mov	r3, r5
 800f200:	460a      	mov	r2, r1
 800f202:	eb63 0302 	sbc.w	r3, r3, r2
 800f206:	627b      	str	r3, [r7, #36]	@ 0x24
 800f208:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800f20c:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130



		if (b_minus_amb != 0) {
 800f210:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f214:	4313      	orrs	r3, r2
 800f216:	f000 829c 	beq.w	800f752 <VL53LX_f_023+0x6b6>




			tmp0 = (uint64_t)VL53LX_p_032 + (uint64_t)bx +
 800f21a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f21e:	2200      	movs	r2, #0
 800f220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f224:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800f228:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800f22c:	2200      	movs	r2, #0
 800f22e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f232:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800f236:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800f23a:	4623      	mov	r3, r4
 800f23c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800f240:	4602      	mov	r2, r0
 800f242:	189b      	adds	r3, r3, r2
 800f244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f248:	460b      	mov	r3, r1
 800f24a:	462a      	mov	r2, r5
 800f24c:	eb42 0303 	adc.w	r3, r2, r3
 800f250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
					(uint64_t)VL53LX_p_028;
 800f254:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800f258:	2200      	movs	r2, #0
 800f25a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f25e:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
			tmp0 = (uint64_t)VL53LX_p_032 + (uint64_t)bx +
 800f262:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 800f266:	4623      	mov	r3, r4
 800f268:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800f26c:	4602      	mov	r2, r0
 800f26e:	189b      	adds	r3, r3, r2
 800f270:	61bb      	str	r3, [r7, #24]
 800f272:	460b      	mov	r3, r1
 800f274:	462a      	mov	r2, r5
 800f276:	eb42 0303 	adc.w	r3, r2, r3
 800f27a:	61fb      	str	r3, [r7, #28]
 800f27c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f280:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
			if (tmp0 > VL53LX_D_003)
 800f284:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f288:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800f28c:	f173 0300 	sbcs.w	r3, r3, #0
 800f290:	d305      	bcc.n	800f29e <VL53LX_f_023+0x202>
				tmp0 = VL53LX_D_003;
 800f292:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800f296:	f04f 0300 	mov.w	r3, #0
 800f29a:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148



			tmp1 = (uint64_t)VL53LX_p_055 * (uint64_t)VL53LX_p_055;
 800f29e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800f2a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f2a6:	fb03 f102 	mul.w	r1, r3, r2
 800f2aa:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800f2ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f2b2:	fb02 f303 	mul.w	r3, r2, r3
 800f2b6:	18ca      	adds	r2, r1, r3
 800f2b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f2bc:	fba3 1303 	umull	r1, r3, r3, r3
 800f2c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800f2ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2ce:	18d3      	adds	r3, r2, r3
 800f2d0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800f2d4:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	@ 0x110
 800f2d8:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 800f2dc:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
			tmp1 = tmp1 << 8;
 800f2e0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f2e4:	f04f 0000 	mov.w	r0, #0
 800f2e8:	f04f 0100 	mov.w	r1, #0
 800f2ec:	0219      	lsls	r1, r3, #8
 800f2ee:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f2f2:	0210      	lsls	r0, r2, #8
 800f2f4:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140


			if (tmp1 > VL53LX_D_004)
 800f2f8:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f2fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f300:	d305      	bcc.n	800f30e <VL53LX_f_023+0x272>
				tmp1 = VL53LX_D_004;
 800f302:	f04f 32ff 	mov.w	r2, #4294967295
 800f306:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 800f30a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			tmp1 = do_division_u(tmp1, b_minus_amb);
 800f30e:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f312:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800f316:	f7f1 f88b 	bl	8000430 <__aeabi_uldivmod>
 800f31a:	4602      	mov	r2, r0
 800f31c:	460b      	mov	r3, r1
 800f31e:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
			tmp1 = do_division_u(tmp1, b_minus_amb);
 800f322:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f326:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800f32a:	f7f1 f881 	bl	8000430 <__aeabi_uldivmod>
 800f32e:	4602      	mov	r2, r0
 800f330:	460b      	mov	r3, r1
 800f332:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			if (tmp1 > (uint64_t)VL53LX_D_005)
 800f336:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f33a:	2b80      	cmp	r3, #128	@ 0x80
 800f33c:	d305      	bcc.n	800f34a <VL53LX_f_023+0x2ae>
				tmp1 = (uint64_t)VL53LX_D_005;
 800f33e:	f04f 32ff 	mov.w	r2, #4294967295
 800f342:	f04f 037f 	mov.w	r3, #127	@ 0x7f
 800f346:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			tmp0 = tmp1 * tmp0;
 800f34a:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800f34e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800f352:	fb03 f102 	mul.w	r1, r3, r2
 800f356:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800f35a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f35e:	fb02 f303 	mul.w	r3, r2, r3
 800f362:	4419      	add	r1, r3
 800f364:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800f368:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800f36c:	fba2 2303 	umull	r2, r3, r2, r3
 800f370:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f374:	4613      	mov	r3, r2
 800f376:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800f37a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800f37e:	18cb      	adds	r3, r1, r3
 800f380:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f384:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	@ 0x108
 800f388:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f38c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148


			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 800f390:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800f394:	2200      	movs	r2, #0
 800f396:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f39a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f39e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f3a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f3ac:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800f3b0:	4623      	mov	r3, r4
 800f3b2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800f3b6:	4602      	mov	r2, r0
 800f3b8:	189b      	adds	r3, r3, r2
 800f3ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f3be:	460b      	mov	r3, r1
 800f3c0:	462a      	mov	r2, r5
 800f3c2:	eb42 0303 	adc.w	r3, r2, r3
 800f3c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				(uint64_t)a_zp + (uint64_t)ax_zp;
 800f3ca:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f3d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 800f3d4:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800f3d8:	4623      	mov	r3, r4
 800f3da:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800f3de:	4602      	mov	r2, r0
 800f3e0:	189b      	adds	r3, r3, r2
 800f3e2:	673b      	str	r3, [r7, #112]	@ 0x70
 800f3e4:	460b      	mov	r3, r1
 800f3e6:	462a      	mov	r2, r5
 800f3e8:	eb42 0303 	adc.w	r3, r2, r3
 800f3ec:	677b      	str	r3, [r7, #116]	@ 0x74
				(uint64_t)a_zp + (uint64_t)ax_zp;
 800f3ee:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f3f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 800f3f8:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800f3fc:	4623      	mov	r3, r4
 800f3fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f402:	4602      	mov	r2, r0
 800f404:	189b      	adds	r3, r3, r2
 800f406:	613b      	str	r3, [r7, #16]
 800f408:	460b      	mov	r3, r1
 800f40a:	462a      	mov	r2, r5
 800f40c:	eb42 0303 	adc.w	r3, r2, r3
 800f410:	617b      	str	r3, [r7, #20]
 800f412:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f416:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140


			if (tmp1 > (uint64_t)VL53LX_D_003)
 800f41a:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f41e:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800f422:	f173 0300 	sbcs.w	r3, r3, #0
 800f426:	d305      	bcc.n	800f434 <VL53LX_f_023+0x398>
				tmp1 = (uint64_t)VL53LX_D_003;
 800f428:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800f42c:	f04f 0300 	mov.w	r3, #0
 800f430:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140

			tmp1 = tmp1 << 8;
 800f434:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f438:	f04f 0000 	mov.w	r0, #0
 800f43c:	f04f 0100 	mov.w	r1, #0
 800f440:	0219      	lsls	r1, r3, #8
 800f442:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f446:	0210      	lsls	r0, r2, #8
 800f448:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140


			tmp0 = tmp1 + tmp0;
 800f44c:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f450:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f454:	1884      	adds	r4, r0, r2
 800f456:	60bc      	str	r4, [r7, #8]
 800f458:	eb41 0303 	adc.w	r3, r1, r3
 800f45c:	60fb      	str	r3, [r7, #12]
 800f45e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f462:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
			if (tmp0 > (uint64_t)VL53LX_D_006)
 800f466:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	da05      	bge.n	800f47a <VL53LX_f_023+0x3de>
				tmp0 = (uint64_t)VL53LX_D_006;
 800f46e:	f04f 32ff 	mov.w	r2, #4294967295
 800f472:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f476:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148





			if (tmp0 > (uint64_t)VL53LX_D_007) {
 800f47a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f47e:	2b01      	cmp	r3, #1
 800f480:	d331      	bcc.n	800f4e6 <VL53LX_f_023+0x44a>
				tmp0 = do_division_u(tmp0, b_minus_amb);
 800f482:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f486:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f48a:	f7f0 ffd1 	bl	8000430 <__aeabi_uldivmod>
 800f48e:	4602      	mov	r2, r0
 800f490:	460b      	mov	r3, r1
 800f492:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = tmp0 * pll_period_mm;
 800f496:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f49a:	2200      	movs	r2, #0
 800f49c:	663b      	str	r3, [r7, #96]	@ 0x60
 800f49e:	667a      	str	r2, [r7, #100]	@ 0x64
 800f4a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800f4a4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800f4a8:	4622      	mov	r2, r4
 800f4aa:	fb02 f203 	mul.w	r2, r2, r3
 800f4ae:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f4b2:	4629      	mov	r1, r5
 800f4b4:	fb01 f303 	mul.w	r3, r1, r3
 800f4b8:	441a      	add	r2, r3
 800f4ba:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f4be:	4621      	mov	r1, r4
 800f4c0:	fba3 1301 	umull	r1, r3, r3, r1
 800f4c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f4c8:	460b      	mov	r3, r1
 800f4ca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f4ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f4d2:	18d3      	adds	r3, r2, r3
 800f4d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f4d8:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	@ 0x100
 800f4dc:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f4e0:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f4e4:	e030      	b.n	800f548 <VL53LX_f_023+0x4ac>
			} else {
				tmp0 = tmp0 * pll_period_mm;
 800f4e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f4ee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f4f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800f4f4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800f4f8:	4622      	mov	r2, r4
 800f4fa:	fb02 f203 	mul.w	r2, r2, r3
 800f4fe:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f502:	4629      	mov	r1, r5
 800f504:	fb01 f303 	mul.w	r3, r1, r3
 800f508:	441a      	add	r2, r3
 800f50a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f50e:	4621      	mov	r1, r4
 800f510:	fba3 1301 	umull	r1, r3, r3, r1
 800f514:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f518:	460b      	mov	r3, r1
 800f51a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f51e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f522:	18d3      	adds	r3, r2, r3
 800f524:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f528:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 800f52c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f530:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, b_minus_amb);
 800f534:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f538:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f53c:	f7f0 ff78 	bl	8000430 <__aeabi_uldivmod>
 800f540:	4602      	mov	r2, r0
 800f542:	460b      	mov	r3, r1
 800f544:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
			}


			if (tmp0 > (uint64_t)VL53LX_D_006)
 800f548:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	da05      	bge.n	800f55c <VL53LX_f_023+0x4c0>
				tmp0 = (uint64_t)VL53LX_D_006;
 800f550:	f04f 32ff 	mov.w	r2, #4294967295
 800f554:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f558:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148



			if (tmp0 > (uint64_t)VL53LX_D_007) {
 800f55c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f560:	2b01      	cmp	r3, #1
 800f562:	d33d      	bcc.n	800f5e0 <VL53LX_f_023+0x544>
				tmp0 = do_division_u(tmp0, b_minus_amb);
 800f564:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f568:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f56c:	f7f0 ff60 	bl	8000430 <__aeabi_uldivmod>
 800f570:	4602      	mov	r2, r0
 800f572:	460b      	mov	r3, r1
 800f574:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, 4);
 800f578:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f57c:	f04f 0200 	mov.w	r2, #0
 800f580:	f04f 0300 	mov.w	r3, #0
 800f584:	0882      	lsrs	r2, r0, #2
 800f586:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 800f58a:	088b      	lsrs	r3, r1, #2
 800f58c:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = tmp0 * pll_period_mm;
 800f590:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f594:	2200      	movs	r2, #0
 800f596:	653b      	str	r3, [r7, #80]	@ 0x50
 800f598:	657a      	str	r2, [r7, #84]	@ 0x54
 800f59a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800f59e:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800f5a2:	4622      	mov	r2, r4
 800f5a4:	fb02 f203 	mul.w	r2, r2, r3
 800f5a8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f5ac:	4629      	mov	r1, r5
 800f5ae:	fb01 f303 	mul.w	r3, r1, r3
 800f5b2:	4413      	add	r3, r2
 800f5b4:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800f5b8:	4621      	mov	r1, r4
 800f5ba:	fba2 1201 	umull	r1, r2, r2, r1
 800f5be:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800f5c2:	460a      	mov	r2, r1
 800f5c4:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800f5c8:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800f5cc:	4413      	add	r3, r2
 800f5ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f5d2:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	@ 0xf0
 800f5d6:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f5da:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f5de:	e03c      	b.n	800f65a <VL53LX_f_023+0x5be>
			} else {
				tmp0 = tmp0 * pll_period_mm;
 800f5e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f5e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f5ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800f5ee:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800f5f2:	4622      	mov	r2, r4
 800f5f4:	fb02 f203 	mul.w	r2, r2, r3
 800f5f8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f5fc:	4629      	mov	r1, r5
 800f5fe:	fb01 f303 	mul.w	r3, r1, r3
 800f602:	4413      	add	r3, r2
 800f604:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800f608:	4621      	mov	r1, r4
 800f60a:	fba2 1201 	umull	r1, r2, r2, r1
 800f60e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800f612:	460a      	mov	r2, r1
 800f614:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 800f618:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800f61c:	4413      	add	r3, r2
 800f61e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f622:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	@ 0xe8
 800f626:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 800f62a:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, b_minus_amb);
 800f62e:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800f632:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f636:	f7f0 fefb 	bl	8000430 <__aeabi_uldivmod>
 800f63a:	4602      	mov	r2, r0
 800f63c:	460b      	mov	r3, r1
 800f63e:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, 4);
 800f642:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f646:	f04f 0200 	mov.w	r2, #0
 800f64a:	f04f 0300 	mov.w	r3, #0
 800f64e:	0882      	lsrs	r2, r0, #2
 800f650:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 800f654:	088b      	lsrs	r3, r1, #2
 800f656:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
			}


			if (tmp0 > (uint64_t)VL53LX_D_006)
 800f65a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f65e:	2b00      	cmp	r3, #0
 800f660:	da05      	bge.n	800f66e <VL53LX_f_023+0x5d2>
				tmp0 = (uint64_t)VL53LX_D_006;
 800f662:	f04f 32ff 	mov.w	r2, #4294967295
 800f666:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f66a:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			tmp0 = tmp0 >> 2;
 800f66e:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f672:	f04f 0200 	mov.w	r2, #0
 800f676:	f04f 0300 	mov.w	r3, #0
 800f67a:	0882      	lsrs	r2, r0, #2
 800f67c:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 800f680:	088b      	lsrs	r3, r1, #2
 800f682:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			if (tmp0 > (uint64_t)VL53LX_D_007)
 800f686:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f68a:	2b01      	cmp	r3, #1
 800f68c:	d305      	bcc.n	800f69a <VL53LX_f_023+0x5fe>
				tmp0 = (uint64_t)VL53LX_D_007;
 800f68e:	f04f 32ff 	mov.w	r2, #4294967295
 800f692:	f04f 0300 	mov.w	r3, #0
 800f696:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			tmp1 = (uint64_t)sigma_estimator__sigma_ref_mm << 7;
 800f69a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f69e:	2200      	movs	r2, #0
 800f6a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6a2:	647a      	str	r2, [r7, #68]	@ 0x44
 800f6a4:	f04f 0200 	mov.w	r2, #0
 800f6a8:	f04f 0300 	mov.w	r3, #0
 800f6ac:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800f6b0:	4629      	mov	r1, r5
 800f6b2:	01cb      	lsls	r3, r1, #7
 800f6b4:	4621      	mov	r1, r4
 800f6b6:	ea43 6351 	orr.w	r3, r3, r1, lsr #25
 800f6ba:	4621      	mov	r1, r4
 800f6bc:	01ca      	lsls	r2, r1, #7
 800f6be:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
			tmp1 = tmp1 * tmp1;
 800f6c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800f6c6:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800f6ca:	fb03 f202 	mul.w	r2, r3, r2
 800f6ce:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800f6d2:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800f6d6:	fb01 f303 	mul.w	r3, r1, r3
 800f6da:	441a      	add	r2, r3
 800f6dc:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800f6e0:	fba3 1303 	umull	r1, r3, r3, r3
 800f6e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f6ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6f2:	18d3      	adds	r3, r2, r3
 800f6f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f6f8:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 800f6fc:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 800f700:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
			tmp0 = tmp0 + tmp1;
 800f704:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800f708:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800f70c:	1884      	adds	r4, r0, r2
 800f70e:	603c      	str	r4, [r7, #0]
 800f710:	eb41 0303 	adc.w	r3, r1, r3
 800f714:	607b      	str	r3, [r7, #4]
 800f716:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f71a:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148


			if (tmp0 > (uint64_t)VL53LX_D_007)
 800f71e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800f722:	2b01      	cmp	r3, #1
 800f724:	d305      	bcc.n	800f732 <VL53LX_f_023+0x696>
				tmp0 = (uint64_t)VL53LX_D_007;
 800f726:	f04f 32ff 	mov.w	r2, #4294967295
 800f72a:	f04f 0300 	mov.w	r3, #0
 800f72e:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			sigma_int = VL53LX_isqrt((uint32_t)tmp0);
 800f732:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800f736:	4618      	mov	r0, r3
 800f738:	f7fa fdc7 	bl	800a2ca <VL53LX_isqrt>
 800f73c:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c

			*psigma_est = (uint16_t)sigma_int;
 800f740:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f744:	b29a      	uxth	r2, r3
 800f746:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800f74a:	801a      	strh	r2, [r3, #0]

			status = VL53LX_ERROR_NONE;
 800f74c:	2300      	movs	r3, #0
 800f74e:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
		}

	}

	return status;
 800f752:	f997 3157 	ldrsb.w	r3, [r7, #343]	@ 0x157
}
 800f756:	4618      	mov	r0, r3
 800f758:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 800f75c:	46bd      	mov	sp, r7
 800f75e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f762 <VL53LX_wait_for_test_completion>:
}


VL53LX_Error VL53LX_wait_for_test_completion(
	VL53LX_DEV     Dev)
{
 800f762:	b580      	push	{r7, lr}
 800f764:	b086      	sub	sp, #24
 800f766:	af00      	add	r7, sp, #0
 800f768:	6078      	str	r0, [r7, #4]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 800f76a:	2300      	movs	r3, #0
 800f76c:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	3318      	adds	r3, #24
 800f772:	613b      	str	r3, [r7, #16]

	uint8_t      data_ready  = 0;
 800f774:	2300      	movs	r3, #0
 800f776:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (pdev->wait_method == VL53LX_WAIT_METHOD_BLOCKING) {
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	781b      	ldrb	r3, [r3, #0]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d107      	bne.n	800f790 <VL53LX_wait_for_test_completion+0x2e>



		status =
			VL53LX_poll_for_range_completion(
 800f780:	f64e 2160 	movw	r1, #60000	@ 0xea60
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f000 f88b 	bl	800f8a0 <VL53LX_poll_for_range_completion>
 800f78a:	4603      	mov	r3, r0
 800f78c:	75fb      	strb	r3, [r7, #23]
 800f78e:	e01b      	b.n	800f7c8 <VL53LX_wait_for_test_completion+0x66>

	} else {



		data_ready = 0;
 800f790:	2300      	movs	r3, #0
 800f792:	73fb      	strb	r3, [r7, #15]
		while (data_ready == 0x00 && status == VL53LX_ERROR_NONE) {
 800f794:	e011      	b.n	800f7ba <VL53LX_wait_for_test_completion+0x58>
			status = VL53LX_is_new_data_ready(
 800f796:	f107 030f 	add.w	r3, r7, #15
 800f79a:	4619      	mov	r1, r3
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f000 f819 	bl	800f7d4 <VL53LX_is_new_data_ready>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	75fb      	strb	r3, [r7, #23]
				Dev,
				&data_ready);

			if (status == VL53LX_ERROR_NONE) {
 800f7a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d105      	bne.n	800f7ba <VL53LX_wait_for_test_completion+0x58>
				status = VL53LX_WaitMs(
 800f7ae:	2101      	movs	r1, #1
 800f7b0:	6878      	ldr	r0, [r7, #4]
 800f7b2:	f000 fd49 	bl	8010248 <VL53LX_WaitMs>
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	75fb      	strb	r3, [r7, #23]
		while (data_ready == 0x00 && status == VL53LX_ERROR_NONE) {
 800f7ba:	7bfb      	ldrb	r3, [r7, #15]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d103      	bne.n	800f7c8 <VL53LX_wait_for_test_completion+0x66>
 800f7c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d0e6      	beq.n	800f796 <VL53LX_wait_for_test_completion+0x34>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800f7c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	3718      	adds	r7, #24
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd80      	pop	{r7, pc}

0800f7d4 <VL53LX_is_new_data_ready>:


VL53LX_Error VL53LX_is_new_data_ready(
	VL53LX_DEV     Dev,
	uint8_t       *pready)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b086      	sub	sp, #24
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	75bb      	strb	r3, [r7, #22]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	3318      	adds	r3, #24
 800f7e6:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	73fb      	strb	r3, [r7, #15]
	uint8_t  gpio__tio_hv_status      = 0;
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	73bb      	strb	r3, [r7, #14]
	uint8_t  interrupt_ready          = 0;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800f7f4:	693b      	ldr	r3, [r7, #16]
 800f7f6:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
	gpio__mux_active_high_hv =
 800f7fa:	f003 0310 	and.w	r3, r3, #16
 800f7fe:	73fb      	strb	r3, [r7, #15]
			VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800f800:	7bfb      	ldrb	r3, [r7, #15]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d102      	bne.n	800f80c <VL53LX_is_new_data_ready+0x38>
		interrupt_ready = 0x01;
 800f806:	2301      	movs	r3, #1
 800f808:	75fb      	strb	r3, [r7, #23]
 800f80a:	e001      	b.n	800f810 <VL53LX_is_new_data_ready+0x3c>
	else
		interrupt_ready = 0x00;
 800f80c:	2300      	movs	r3, #0
 800f80e:	75fb      	strb	r3, [r7, #23]



	status = VL53LX_RdByte(
 800f810:	f107 030e 	add.w	r3, r7, #14
 800f814:	461a      	mov	r2, r3
 800f816:	2131      	movs	r1, #49	@ 0x31
 800f818:	6878      	ldr	r0, [r7, #4]
 800f81a:	f000 fc8f 	bl	801013c <VL53LX_RdByte>
 800f81e:	4603      	mov	r3, r0
 800f820:	75bb      	strb	r3, [r7, #22]
					VL53LX_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);



	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 800f822:	7bbb      	ldrb	r3, [r7, #14]
 800f824:	f003 0201 	and.w	r2, r3, #1
 800f828:	7dfb      	ldrb	r3, [r7, #23]
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d103      	bne.n	800f836 <VL53LX_is_new_data_ready+0x62>
		*pready = 0x01;
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	2201      	movs	r2, #1
 800f832:	701a      	strb	r2, [r3, #0]
 800f834:	e002      	b.n	800f83c <VL53LX_is_new_data_ready+0x68>
	else
		*pready = 0x00;
 800f836:	683b      	ldr	r3, [r7, #0]
 800f838:	2200      	movs	r2, #0
 800f83a:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800f83c:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800f840:	4618      	mov	r0, r3
 800f842:	3718      	adds	r7, #24
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}

0800f848 <VL53LX_poll_for_boot_completion>:


VL53LX_Error VL53LX_poll_for_boot_completion(
	VL53LX_DEV    Dev,
	uint32_t      timeout_ms)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b086      	sub	sp, #24
 800f84c:	af02      	add	r7, sp, #8
 800f84e:	6078      	str	r0, [r7, #4]
 800f850:	6039      	str	r1, [r7, #0]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800f852:	2300      	movs	r3, #0
 800f854:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	status = VL53LX_WaitUs(
 800f856:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f000 fd04 	bl	8010268 <VL53LX_WaitUs>
 800f860:	4603      	mov	r3, r0
 800f862:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53LX_FIRMWARE_BOOT_TIME_US);

	if (status == VL53LX_ERROR_NONE)
 800f864:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d10b      	bne.n	800f884 <VL53LX_poll_for_boot_completion+0x3c>
		status =
			VL53LX_WaitValueMaskEx(
 800f86c:	2301      	movs	r3, #1
 800f86e:	9301      	str	r3, [sp, #4]
 800f870:	2301      	movs	r3, #1
 800f872:	9300      	str	r3, [sp, #0]
 800f874:	2301      	movs	r3, #1
 800f876:	22e5      	movs	r2, #229	@ 0xe5
 800f878:	6839      	ldr	r1, [r7, #0]
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f000 fd0c 	bl	8010298 <VL53LX_WaitValueMaskEx>
 800f880:	4603      	mov	r3, r0
 800f882:	73fb      	strb	r3, [r7, #15]
				VL53LX_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53LX_POLLING_DELAY_MS);

	if (status == VL53LX_ERROR_NONE)
 800f884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d103      	bne.n	800f894 <VL53LX_poll_for_boot_completion+0x4c>
		VL53LX_init_ll_driver_state(Dev, VL53LX_DEVICESTATE_SW_STANDBY);
 800f88c:	2103      	movs	r1, #3
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	f7f6 fd02 	bl	8006298 <VL53LX_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800f894:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f898:	4618      	mov	r0, r3
 800f89a:	3710      	adds	r7, #16
 800f89c:	46bd      	mov	sp, r7
 800f89e:	bd80      	pop	{r7, pc}

0800f8a0 <VL53LX_poll_for_range_completion>:


VL53LX_Error VL53LX_poll_for_range_completion(
	VL53LX_DEV     Dev,
	uint32_t       timeout_ms)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b088      	sub	sp, #32
 800f8a4:	af02      	add	r7, sp, #8
 800f8a6:	6078      	str	r0, [r7, #4]
 800f8a8:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	75bb      	strb	r3, [r7, #22]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	3318      	adds	r3, #24
 800f8b2:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
	gpio__mux_active_high_hv =
 800f8c2:	f003 0310 	and.w	r3, r3, #16
 800f8c6:	73fb      	strb	r3, [r7, #15]
			VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800f8c8:	7bfb      	ldrb	r3, [r7, #15]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d102      	bne.n	800f8d4 <VL53LX_poll_for_range_completion+0x34>
		interrupt_ready = 0x01;
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	75fb      	strb	r3, [r7, #23]
 800f8d2:	e001      	b.n	800f8d8 <VL53LX_poll_for_range_completion+0x38>
	else
		interrupt_ready = 0x00;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	75fb      	strb	r3, [r7, #23]

	status =
		VL53LX_WaitValueMaskEx(
 800f8d8:	7dfb      	ldrb	r3, [r7, #23]
 800f8da:	2201      	movs	r2, #1
 800f8dc:	9201      	str	r2, [sp, #4]
 800f8de:	2201      	movs	r2, #1
 800f8e0:	9200      	str	r2, [sp, #0]
 800f8e2:	2231      	movs	r2, #49	@ 0x31
 800f8e4:	6839      	ldr	r1, [r7, #0]
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 fcd6 	bl	8010298 <VL53LX_WaitValueMaskEx>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53LX_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 800f8f0:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	3718      	adds	r7, #24
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bd80      	pop	{r7, pc}

0800f8fc <VL53LX_f_032>:
	uint16_t                       roi_effective_spads,
	uint8_t                        roi_centre_spad,
	uint8_t                        roi_xy_size,
	uint32_t                      *xtalk_rate_kcps
	)
{
 800f8fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f900:	b0ba      	sub	sp, #232	@ 0xe8
 800f902:	af00      	add	r7, sp, #0
 800f904:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
 800f908:	4618      	mov	r0, r3
 800f90a:	460b      	mov	r3, r1
 800f90c:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
 800f910:	4613      	mov	r3, r2
 800f912:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
 800f916:	4603      	mov	r3, r0
 800f918:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7



	VL53LX_Error status = VL53LX_ERROR_NONE;
 800f91c:	2300      	movs	r3, #0
 800f91e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

	uint8_t row = 0;
 800f922:	2300      	movs	r3, #0
 800f924:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
	uint8_t col = 0;
 800f928:	2300      	movs	r3, #0
 800f92a:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5



	int16_t  bound_l_x = 0;
 800f92e:	2300      	movs	r3, #0
 800f930:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
	int16_t  bound_r_x = 0;
 800f934:	2300      	movs	r3, #0
 800f936:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
	int16_t  bound_u_y = 0;
 800f93a:	2300      	movs	r3, #0
 800f93c:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
	int16_t  bound_d_y = 0;
 800f940:	2300      	movs	r3, #0
 800f942:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0

	int64_t xtalk_rate_ll = 0;
 800f946:	f04f 0200 	mov.w	r2, #0
 800f94a:	f04f 0300 	mov.w	r3, #0
 800f94e:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
	int64_t xtalk_rate_ur = 0;
 800f952:	f04f 0200 	mov.w	r2, #0
 800f956:	f04f 0300 	mov.w	r3, #0
 800f95a:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0

	int64_t xtalk_avg = 0;
 800f95e:	f04f 0200 	mov.w	r2, #0
 800f962:	f04f 0300 	mov.w	r3, #0
 800f966:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8





	if (status == VL53LX_ERROR_NONE) {
 800f96a:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d108      	bne.n	800f984 <VL53LX_f_032+0x88>
		VL53LX_decode_row_col(
 800f972:	f107 02c5 	add.w	r2, r7, #197	@ 0xc5
 800f976:	f107 01c6 	add.w	r1, r7, #198	@ 0xc6
 800f97a:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 800f97e:	4618      	mov	r0, r3
 800f980:	f7fb f886 	bl	800aa90 <VL53LX_decode_row_col>
			"    %-48s : %10d\n",
			"Col", col);



	if (status == VL53LX_ERROR_NONE) {
 800f984:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d165      	bne.n	800fa58 <VL53LX_f_032+0x15c>
		if ((((int16_t)roi_xy_size / 16) & 0x01) == 1)
 800f98c:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f990:	091b      	lsrs	r3, r3, #4
 800f992:	b2db      	uxtb	r3, r3
 800f994:	f003 0301 	and.w	r3, r3, #1
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d00d      	beq.n	800f9b8 <VL53LX_f_032+0xbc>
			bound_l_x = (int16_t) col -
 800f99c:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f9a6:	095b      	lsrs	r3, r3, #5
 800f9a8:	b2db      	uxtb	r3, r3
 800f9aa:	1ad3      	subs	r3, r2, r3
 800f9ac:	b29b      	uxth	r3, r3
 800f9ae:	3b01      	subs	r3, #1
 800f9b0:	b29b      	uxth	r3, r3
 800f9b2:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 800f9b6:	e00a      	b.n	800f9ce <VL53LX_f_032+0xd2>
			(((int16_t)roi_xy_size / 32) + 1);
		else
			bound_l_x = (int16_t) col -
 800f9b8:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800f9bc:	461a      	mov	r2, r3
 800f9be:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f9c2:	095b      	lsrs	r3, r3, #5
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	1ad3      	subs	r3, r2, r3
 800f9c8:	b29b      	uxth	r3, r3
 800f9ca:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
			((int16_t)roi_xy_size / 32);

		bound_r_x = (int16_t) col + ((int16_t)roi_xy_size / 32);
 800f9ce:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f9d8:	095b      	lsrs	r3, r3, #5
 800f9da:	b2db      	uxtb	r3, r3
 800f9dc:	4413      	add	r3, r2
 800f9de:	b29b      	uxth	r3, r3
 800f9e0:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4

		if ((((int16_t)roi_xy_size) & 0x01) == 1)
 800f9e4:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f9e8:	f003 0301 	and.w	r3, r3, #1
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d012      	beq.n	800fa16 <VL53LX_f_032+0x11a>
			bound_d_y = (int16_t) row -
 800f9f0:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 800f9f4:	461a      	mov	r2, r3
			((((int16_t)roi_xy_size & 0x0f) / 2) + 1);
 800f9f6:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800f9fa:	f003 030f 	and.w	r3, r3, #15
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	da00      	bge.n	800fa04 <VL53LX_f_032+0x108>
 800fa02:	3301      	adds	r3, #1
 800fa04:	105b      	asrs	r3, r3, #1
			bound_d_y = (int16_t) row -
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	1ad3      	subs	r3, r2, r3
 800fa0a:	b29b      	uxth	r3, r3
 800fa0c:	3b01      	subs	r3, #1
 800fa0e:	b29b      	uxth	r3, r3
 800fa10:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
 800fa14:	e010      	b.n	800fa38 <VL53LX_f_032+0x13c>
		else
			bound_d_y = (int16_t) row -
 800fa16:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 800fa1a:	461a      	mov	r2, r3
			(((int16_t)roi_xy_size & 0x0f) / 2);
 800fa1c:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800fa20:	f003 030f 	and.w	r3, r3, #15
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	da00      	bge.n	800fa2a <VL53LX_f_032+0x12e>
 800fa28:	3301      	adds	r3, #1
 800fa2a:	105b      	asrs	r3, r3, #1
 800fa2c:	425b      	negs	r3, r3
			bound_d_y = (int16_t) row -
 800fa2e:	b29b      	uxth	r3, r3
 800fa30:	4413      	add	r3, r2
 800fa32:	b29b      	uxth	r3, r3
 800fa34:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0

		bound_u_y = (int16_t) row +
 800fa38:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 800fa3c:	461a      	mov	r2, r3
				(((int16_t)roi_xy_size & 0xf) / 2);
 800fa3e:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800fa42:	f003 030f 	and.w	r3, r3, #15
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	da00      	bge.n	800fa4c <VL53LX_f_032+0x150>
 800fa4a:	3301      	adds	r3, #1
 800fa4c:	105b      	asrs	r3, r3, #1
		bound_u_y = (int16_t) row +
 800fa4e:	b29b      	uxth	r3, r3
 800fa50:	4413      	add	r3, r2
 800fa52:	b29b      	uxth	r3, r3
 800fa54:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
			"Bound_d_y", bound_d_y);




	if (status == VL53LX_ERROR_NONE) {
 800fa58:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d133      	bne.n	800fac8 <VL53LX_f_032+0x1cc>
		bound_l_x =  (2 * bound_l_x) - 15 +
 800fa60:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 800fa64:	b29a      	uxth	r2, r3
 800fa66:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 800fa6a:	4413      	add	r3, r2
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	005b      	lsls	r3, r3, #1
 800fa70:	b29b      	uxth	r3, r3
 800fa72:	3b0f      	subs	r3, #15
 800fa74:	b29b      	uxth	r3, r3
 800fa76:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
				(2 * (int16_t)centre_offset_x);
		bound_r_x =  (2 * bound_r_x) - 15 +
 800fa7a:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 800fa7e:	b29a      	uxth	r2, r3
 800fa80:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800fa84:	4413      	add	r3, r2
 800fa86:	b29b      	uxth	r3, r3
 800fa88:	005b      	lsls	r3, r3, #1
 800fa8a:	b29b      	uxth	r3, r3
 800fa8c:	3b0f      	subs	r3, #15
 800fa8e:	b29b      	uxth	r3, r3
 800fa90:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
				(2 * (int16_t)centre_offset_x);
		bound_u_y =  (2 * bound_u_y) - 15 +
 800fa94:	f997 3108 	ldrsb.w	r3, [r7, #264]	@ 0x108
 800fa98:	b29a      	uxth	r2, r3
 800fa9a:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	@ 0xe2
 800fa9e:	4413      	add	r3, r2
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	005b      	lsls	r3, r3, #1
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	3b0f      	subs	r3, #15
 800faa8:	b29b      	uxth	r3, r3
 800faaa:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
				(2 * (int16_t)centre_offset_y);
		bound_d_y =  (2 * bound_d_y) - 15 +
 800faae:	f997 3108 	ldrsb.w	r3, [r7, #264]	@ 0x108
 800fab2:	b29a      	uxth	r2, r3
 800fab4:	f8b7 30e0 	ldrh.w	r3, [r7, #224]	@ 0xe0
 800fab8:	4413      	add	r3, r2
 800faba:	b29b      	uxth	r3, r3
 800fabc:	005b      	lsls	r3, r3, #1
 800fabe:	b29b      	uxth	r3, r3
 800fac0:	3b0f      	subs	r3, #15
 800fac2:	b29b      	uxth	r3, r3
 800fac4:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
		"Bound_d_y", bound_d_y);




	if (status == VL53LX_ERROR_NONE) {
 800fac8:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800facc:	2b00      	cmp	r3, #0
 800face:	f040 8117 	bne.w	800fd00 <VL53LX_f_032+0x404>
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 800fad2:	f9b7 30e6 	ldrsh.w	r3, [r7, #230]	@ 0xe6
 800fad6:	17da      	asrs	r2, r3, #31
 800fad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fadc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 800fae0:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 800fae4:	17da      	asrs	r2, r3, #31
 800fae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800faea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 800faee:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800faf2:	460b      	mov	r3, r1
 800faf4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800faf8:	fb02 f203 	mul.w	r2, r2, r3
 800fafc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fb00:	e9c7 012a 	strd	r0, r1, [r7, #168]	@ 0xa8
 800fb04:	4601      	mov	r1, r0
 800fb06:	fb01 f303 	mul.w	r3, r1, r3
 800fb0a:	4413      	add	r3, r2
 800fb0c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fb10:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800fb14:	fba2 4501 	umull	r4, r5, r2, r1
 800fb18:	442b      	add	r3, r5
 800fb1a:	461d      	mov	r5, r3
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 800fb1c:	f9b7 30e0 	ldrsh.w	r3, [r7, #224]	@ 0xe0
 800fb20:	17da      	asrs	r2, r3, #31
 800fb22:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fb26:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
					((int64_t)ygradient));
 800fb2a:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 800fb2e:	17da      	asrs	r2, r3, #31
 800fb30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fb34:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 800fb38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800fb3c:	460b      	mov	r3, r1
 800fb3e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800fb42:	fb02 f203 	mul.w	r2, r2, r3
 800fb46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fb4a:	e9c7 0126 	strd	r0, r1, [r7, #152]	@ 0x98
 800fb4e:	4601      	mov	r1, r0
 800fb50:	fb01 f303 	mul.w	r3, r1, r3
 800fb54:	4413      	add	r3, r2
 800fb56:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800fb5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fb5e:	fba2 ab01 	umull	sl, fp, r2, r1
 800fb62:	445b      	add	r3, fp
 800fb64:	469b      	mov	fp, r3
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 800fb66:	eb14 030a 	adds.w	r3, r4, sl
 800fb6a:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb6c:	eb45 030b 	adc.w	r3, r5, fp
 800fb70:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb72:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800fb76:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8
		xtalk_rate_ll  = do_division_s((xtalk_rate_ll + 1), 2);
 800fb7a:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 800fb7e:	1c51      	adds	r1, r2, #1
 800fb80:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800fb84:	f143 0300 	adc.w	r3, r3, #0
 800fb88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800fb8c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	da06      	bge.n	800fba2 <VL53LX_f_032+0x2a6>
 800fb94:	1c51      	adds	r1, r2, #1
 800fb96:	62b9      	str	r1, [r7, #40]	@ 0x28
 800fb98:	f143 0300 	adc.w	r3, r3, #0
 800fb9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fb9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800fba2:	f04f 0000 	mov.w	r0, #0
 800fba6:	f04f 0100 	mov.w	r1, #0
 800fbaa:	0850      	lsrs	r0, r2, #1
 800fbac:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800fbb0:	1059      	asrs	r1, r3, #1
 800fbb2:	e9c7 0136 	strd	r0, r1, [r7, #216]	@ 0xd8
		xtalk_rate_ll += ((int64_t)mean_offset * 4);
 800fbb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800fbba:	2200      	movs	r2, #0
 800fbbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800fbbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800fbc0:	f04f 0000 	mov.w	r0, #0
 800fbc4:	f04f 0100 	mov.w	r1, #0
 800fbc8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800fbcc:	462b      	mov	r3, r5
 800fbce:	0099      	lsls	r1, r3, #2
 800fbd0:	4623      	mov	r3, r4
 800fbd2:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800fbd6:	4623      	mov	r3, r4
 800fbd8:	0098      	lsls	r0, r3, #2
 800fbda:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 800fbde:	1814      	adds	r4, r2, r0
 800fbe0:	623c      	str	r4, [r7, #32]
 800fbe2:	414b      	adcs	r3, r1
 800fbe4:	627b      	str	r3, [r7, #36]	@ 0x24
 800fbe6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800fbea:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8

		xtalk_rate_ur  = ((int64_t)bound_r_x *
 800fbee:	f9b7 30e4 	ldrsh.w	r3, [r7, #228]	@ 0xe4
 800fbf2:	17da      	asrs	r2, r3, #31
 800fbf4:	673b      	str	r3, [r7, #112]	@ 0x70
 800fbf6:	677a      	str	r2, [r7, #116]	@ 0x74
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 800fbf8:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 800fbfc:	17da      	asrs	r2, r3, #31
 800fbfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fc00:	66fa      	str	r2, [r7, #108]	@ 0x6c
		xtalk_rate_ur  = ((int64_t)bound_r_x *
 800fc02:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800fc06:	462b      	mov	r3, r5
 800fc08:	e9d7 ab1a 	ldrd	sl, fp, [r7, #104]	@ 0x68
 800fc0c:	4652      	mov	r2, sl
 800fc0e:	fb02 f203 	mul.w	r2, r2, r3
 800fc12:	465b      	mov	r3, fp
 800fc14:	4621      	mov	r1, r4
 800fc16:	fb01 f303 	mul.w	r3, r1, r3
 800fc1a:	4413      	add	r3, r2
 800fc1c:	4622      	mov	r2, r4
 800fc1e:	4651      	mov	r1, sl
 800fc20:	fba2 8901 	umull	r8, r9, r2, r1
 800fc24:	444b      	add	r3, r9
 800fc26:	4699      	mov	r9, r3
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 800fc28:	f9b7 30e2 	ldrsh.w	r3, [r7, #226]	@ 0xe2
 800fc2c:	17da      	asrs	r2, r3, #31
 800fc2e:	663b      	str	r3, [r7, #96]	@ 0x60
 800fc30:	667a      	str	r2, [r7, #100]	@ 0x64
			((int64_t)ygradient));
 800fc32:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 800fc36:	17da      	asrs	r2, r3, #31
 800fc38:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fc3a:	65fa      	str	r2, [r7, #92]	@ 0x5c
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 800fc3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800fc40:	462b      	mov	r3, r5
 800fc42:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 800fc46:	4652      	mov	r2, sl
 800fc48:	fb02 f203 	mul.w	r2, r2, r3
 800fc4c:	465b      	mov	r3, fp
 800fc4e:	4621      	mov	r1, r4
 800fc50:	fb01 f303 	mul.w	r3, r1, r3
 800fc54:	4413      	add	r3, r2
 800fc56:	4622      	mov	r2, r4
 800fc58:	4651      	mov	r1, sl
 800fc5a:	fba2 1201 	umull	r1, r2, r2, r1
 800fc5e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800fc62:	460a      	mov	r2, r1
 800fc64:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800fc68:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800fc6c:	4413      	add	r3, r2
 800fc6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		xtalk_rate_ur  = ((int64_t)bound_r_x *
 800fc72:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800fc76:	460b      	mov	r3, r1
 800fc78:	eb18 0303 	adds.w	r3, r8, r3
 800fc7c:	61bb      	str	r3, [r7, #24]
 800fc7e:	4613      	mov	r3, r2
 800fc80:	eb49 0303 	adc.w	r3, r9, r3
 800fc84:	61fb      	str	r3, [r7, #28]
 800fc86:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800fc8a:	e9c7 3434 	strd	r3, r4, [r7, #208]	@ 0xd0
		xtalk_rate_ur  = do_division_s((xtalk_rate_ur + 1), 2);
 800fc8e:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 800fc92:	1c51      	adds	r1, r2, #1
 800fc94:	6539      	str	r1, [r7, #80]	@ 0x50
 800fc96:	f143 0300 	adc.w	r3, r3, #0
 800fc9a:	657b      	str	r3, [r7, #84]	@ 0x54
 800fc9c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800fca0:	2900      	cmp	r1, #0
 800fca2:	da06      	bge.n	800fcb2 <VL53LX_f_032+0x3b6>
 800fca4:	1c43      	adds	r3, r0, #1
 800fca6:	613b      	str	r3, [r7, #16]
 800fca8:	f141 0300 	adc.w	r3, r1, #0
 800fcac:	617b      	str	r3, [r7, #20]
 800fcae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800fcb2:	f04f 0200 	mov.w	r2, #0
 800fcb6:	f04f 0300 	mov.w	r3, #0
 800fcba:	0842      	lsrs	r2, r0, #1
 800fcbc:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800fcc0:	104b      	asrs	r3, r1, #1
 800fcc2:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
		xtalk_rate_ur += ((int64_t)mean_offset * 4);
 800fcc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800fcca:	2200      	movs	r2, #0
 800fccc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fcce:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800fcd0:	f04f 0200 	mov.w	r2, #0
 800fcd4:	f04f 0300 	mov.w	r3, #0
 800fcd8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800fcdc:	4629      	mov	r1, r5
 800fcde:	008b      	lsls	r3, r1, #2
 800fce0:	4621      	mov	r1, r4
 800fce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800fce6:	4621      	mov	r1, r4
 800fce8:	008a      	lsls	r2, r1, #2
 800fcea:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 800fcee:	1884      	adds	r4, r0, r2
 800fcf0:	60bc      	str	r4, [r7, #8]
 800fcf2:	eb41 0303 	adc.w	r3, r1, r3
 800fcf6:	60fb      	str	r3, [r7, #12]
 800fcf8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800fcfc:	e9c7 3434 	strd	r3, r4, [r7, #208]	@ 0xd0
		"    %-48s : %10d\n",
		"xtalk_rate_ur", xtalk_rate_ur);



	if (status == VL53LX_ERROR_NONE)
 800fd00:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d126      	bne.n	800fd56 <VL53LX_f_032+0x45a>
		xtalk_avg = do_division_s(
 800fd08:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 800fd0c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 800fd10:	1884      	adds	r4, r0, r2
 800fd12:	643c      	str	r4, [r7, #64]	@ 0x40
 800fd14:	eb41 0303 	adc.w	r3, r1, r3
 800fd18:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd1a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800fd1e:	460b      	mov	r3, r1
 800fd20:	3301      	adds	r3, #1
 800fd22:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fd24:	4613      	mov	r3, r2
 800fd26:	f143 0300 	adc.w	r3, r3, #0
 800fd2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fd2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	da06      	bge.n	800fd42 <VL53LX_f_032+0x446>
 800fd34:	1c51      	adds	r1, r2, #1
 800fd36:	6039      	str	r1, [r7, #0]
 800fd38:	f143 0300 	adc.w	r3, r3, #0
 800fd3c:	607b      	str	r3, [r7, #4]
 800fd3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd42:	f04f 0000 	mov.w	r0, #0
 800fd46:	f04f 0100 	mov.w	r1, #0
 800fd4a:	0850      	lsrs	r0, r2, #1
 800fd4c:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800fd50:	1059      	asrs	r1, r3, #1
 800fd52:	e9c7 0132 	strd	r0, r1, [r7, #200]	@ 0xc8
			"    %-48s : %10d\n",
			"xtalk_avg", xtalk_avg);



	if (status == VL53LX_ERROR_NONE)
 800fd56:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d109      	bne.n	800fd72 <VL53LX_f_032+0x476>
		if (xtalk_avg < 0)
 800fd5e:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	da05      	bge.n	800fd72 <VL53LX_f_032+0x476>
			xtalk_avg = 0;
 800fd66:	f04f 0200 	mov.w	r2, #0
 800fd6a:	f04f 0300 	mov.w	r3, #0
 800fd6e:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8





	*xtalk_rate_kcps = (uint32_t) xtalk_avg;
 800fd72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800fd76:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800fd7a:	601a      	str	r2, [r3, #0]
			"    %-48s : %10d\n",
			"xtalk_rate_kcps", xtalk_avg);

	LOG_FUNCTION_END(status);

	return status;
 800fd7c:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	37e8      	adds	r7, #232	@ 0xe8
 800fd84:	46bd      	mov	sp, r7
 800fd86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fd8a <VL53LX_f_033>:
	VL53LX_histogram_bin_data_t    *phist_data,
	VL53LX_xtalk_histogram_shape_t *pxtalk_data,
	uint32_t                        xtalk_rate_kcps,
	VL53LX_histogram_bin_data_t    *pxtalkcount_data
	)
{
 800fd8a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fd8e:	b09a      	sub	sp, #104	@ 0x68
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6478      	str	r0, [r7, #68]	@ 0x44
 800fd94:	6439      	str	r1, [r7, #64]	@ 0x40
 800fd96:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800fd98:	63bb      	str	r3, [r7, #56]	@ 0x38


	VL53LX_Error status              = VL53LX_ERROR_NONE;
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	uint64_t xtalk_events_per_spad = 0;
 800fda0:	f04f 0200 	mov.w	r2, #0
 800fda4:	f04f 0300 	mov.w	r3, #0
 800fda8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	uint64_t xtalk_total_events = 0;
 800fdac:	f04f 0200 	mov.w	r2, #0
 800fdb0:	f04f 0300 	mov.w	r3, #0
 800fdb4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	uint64_t xtalk_temp_bin = 0;
 800fdb8:	f04f 0200 	mov.w	r2, #0
 800fdbc:	f04f 0300 	mov.w	r3, #0
 800fdc0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	uint8_t  i = 0;
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			"    %-48s : %10d\n",
			"pk_duration_internal", phist_data->peak_duration_us);



	xtalk_events_per_spad = do_division_u((((uint64_t)xtalk_rate_kcps *
 800fdca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdcc:	2200      	movs	r2, #0
 800fdce:	633b      	str	r3, [r7, #48]	@ 0x30
 800fdd0:	637a      	str	r2, [r7, #52]	@ 0x34
 800fdd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fdd8:	2200      	movs	r2, #0
 800fdda:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fdde:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800fde2:	460b      	mov	r3, r1
 800fde4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fde6:	fb02 f203 	mul.w	r2, r2, r3
 800fdea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdec:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 800fdf0:	4601      	mov	r1, r0
 800fdf2:	fb01 f303 	mul.w	r3, r1, r3
 800fdf6:	4413      	add	r3, r2
 800fdf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fdfc:	fba2 4501 	umull	r4, r5, r2, r1
 800fe00:	442b      	add	r3, r5
 800fe02:	461d      	mov	r5, r3
 800fe04:	f514 73fa 	adds.w	r3, r4, #500	@ 0x1f4
 800fe08:	623b      	str	r3, [r7, #32]
 800fe0a:	f145 0300 	adc.w	r3, r5, #0
 800fe0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fe10:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fe14:	f04f 0300 	mov.w	r3, #0
 800fe18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800fe1c:	f7f0 fb08 	bl	8000430 <__aeabi_uldivmod>
 800fe20:	4602      	mov	r2, r0
 800fe22:	460b      	mov	r3, r1
 800fe24:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50




	xtalk_total_events = xtalk_events_per_spad *
		(uint64_t)phist_data->result__dss_actual_effective_spads;
 800fe28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe2a:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800fe2e:	b29b      	uxth	r3, r3
 800fe30:	2200      	movs	r2, #0
 800fe32:	61bb      	str	r3, [r7, #24]
 800fe34:	61fa      	str	r2, [r7, #28]
	xtalk_total_events = xtalk_events_per_spad *
 800fe36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe38:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800fe3c:	4622      	mov	r2, r4
 800fe3e:	fb02 f203 	mul.w	r2, r2, r3
 800fe42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe44:	4629      	mov	r1, r5
 800fe46:	fb01 f303 	mul.w	r3, r1, r3
 800fe4a:	4413      	add	r3, r2
 800fe4c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fe4e:	4621      	mov	r1, r4
 800fe50:	fba2 ab01 	umull	sl, fp, r2, r1
 800fe54:	445b      	add	r3, fp
 800fe56:	469b      	mov	fp, r3
 800fe58:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
 800fe5c:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60

	xtalk_total_events = do_division_u((xtalk_total_events), 256);
 800fe60:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800fe64:	f04f 0200 	mov.w	r2, #0
 800fe68:	f04f 0300 	mov.w	r3, #0
 800fe6c:	0a02      	lsrs	r2, r0, #8
 800fe6e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800fe72:	0a0b      	lsrs	r3, r1, #8
 800fe74:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	xtalk_total_events = do_division_u((xtalk_total_events + 1024), 2048);
 800fe78:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800fe7c:	f512 6180 	adds.w	r1, r2, #1024	@ 0x400
 800fe80:	6139      	str	r1, [r7, #16]
 800fe82:	f143 0300 	adc.w	r3, r3, #0
 800fe86:	617b      	str	r3, [r7, #20]
 800fe88:	f04f 0200 	mov.w	r2, #0
 800fe8c:	f04f 0300 	mov.w	r3, #0
 800fe90:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800fe94:	4621      	mov	r1, r4
 800fe96:	0aca      	lsrs	r2, r1, #11
 800fe98:	4629      	mov	r1, r5
 800fe9a:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 800fe9e:	4629      	mov	r1, r5
 800fea0:	0acb      	lsrs	r3, r1, #11
 800fea2:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	if (xtalk_total_events > 0xFFFFFFFF)
 800fea6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800feaa:	2b01      	cmp	r3, #1
 800feac:	d305      	bcc.n	800feba <VL53LX_f_033+0x130>
		xtalk_total_events = 0xFFFFFFFF;
 800feae:	f04f 32ff 	mov.w	r2, #4294967295
 800feb2:	f04f 0300 	mov.w	r3, #0
 800feb6:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60





	for (i = 0; i < pxtalk_data->VL53LX_p_021; i++) {
 800feba:	2300      	movs	r3, #0
 800febc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fec0:	e041      	b.n	800ff46 <VL53LX_f_033+0x1bc>
		xtalk_temp_bin = (uint64_t)pxtalk_data->bin_data[i] *
 800fec2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fec6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fec8:	3302      	adds	r3, #2
 800feca:	009b      	lsls	r3, r3, #2
 800fecc:	4413      	add	r3, r2
 800fece:	685b      	ldr	r3, [r3, #4]
 800fed0:	2200      	movs	r2, #0
 800fed2:	60bb      	str	r3, [r7, #8]
 800fed4:	60fa      	str	r2, [r7, #12]
 800fed6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fed8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800fedc:	4622      	mov	r2, r4
 800fede:	fb02 f203 	mul.w	r2, r2, r3
 800fee2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fee4:	4629      	mov	r1, r5
 800fee6:	fb01 f303 	mul.w	r3, r1, r3
 800feea:	4413      	add	r3, r2
 800feec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800feee:	4621      	mov	r1, r4
 800fef0:	fba2 8901 	umull	r8, r9, r2, r1
 800fef4:	444b      	add	r3, r9
 800fef6:	4699      	mov	r9, r3
 800fef8:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
 800fefc:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
				(uint64_t)xtalk_total_events;
		xtalk_temp_bin = do_division_u((xtalk_temp_bin + 512), 1024);
 800ff00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ff04:	f512 7100 	adds.w	r1, r2, #512	@ 0x200
 800ff08:	6039      	str	r1, [r7, #0]
 800ff0a:	f143 0300 	adc.w	r3, r3, #0
 800ff0e:	607b      	str	r3, [r7, #4]
 800ff10:	f04f 0200 	mov.w	r2, #0
 800ff14:	f04f 0300 	mov.w	r3, #0
 800ff18:	e9d7 4500 	ldrd	r4, r5, [r7]
 800ff1c:	4621      	mov	r1, r4
 800ff1e:	0a8a      	lsrs	r2, r1, #10
 800ff20:	4629      	mov	r1, r5
 800ff22:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800ff26:	4629      	mov	r1, r5
 800ff28:	0a8b      	lsrs	r3, r1, #10
 800ff2a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

		pxtalkcount_data->bin_data[i] = (uint32_t)xtalk_temp_bin;
 800ff2e:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800ff32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ff34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff36:	3206      	adds	r2, #6
 800ff38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < pxtalk_data->VL53LX_p_021; i++) {
 800ff3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ff40:	3301      	adds	r3, #1
 800ff42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ff46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff48:	7a9b      	ldrb	r3, [r3, #10]
 800ff4a:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d3b7      	bcc.n	800fec2 <VL53LX_f_033+0x138>
			"bin_data", pxtalkcount_data->bin_data[i]);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ff52:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3768      	adds	r7, #104	@ 0x68
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ff60 <_I2CWrite>:
unsigned char SPI2C_Buffer[256];

/* Private functions prototypes */
static VL53LX_Error VL53LX_Delay(VL53LX_DEV Dev, uint32_t Delay);

int _I2CWrite(VL53LX_DEV Dev, uint8_t *pdata, uint32_t count) {
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b084      	sub	sp, #16
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	60f8      	str	r0, [r7, #12]
 800ff68:	60b9      	str	r1, [r7, #8]
 800ff6a:	607a      	str	r2, [r7, #4]
	return Dev->IO.WriteReg(Dev->IO.Address, pdata, count);
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	68db      	ldr	r3, [r3, #12]
 800ff70:	68fa      	ldr	r2, [r7, #12]
 800ff72:	8910      	ldrh	r0, [r2, #8]
 800ff74:	687a      	ldr	r2, [r7, #4]
 800ff76:	b292      	uxth	r2, r2
 800ff78:	68b9      	ldr	r1, [r7, #8]
 800ff7a:	4798      	blx	r3
 800ff7c:	4603      	mov	r3, r0
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3710      	adds	r7, #16
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}

0800ff86 <_I2CRead>:

int _I2CRead(VL53LX_DEV Dev, uint8_t *pdata, uint32_t count) {
 800ff86:	b580      	push	{r7, lr}
 800ff88:	b084      	sub	sp, #16
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	60f8      	str	r0, [r7, #12]
 800ff8e:	60b9      	str	r1, [r7, #8]
 800ff90:	607a      	str	r2, [r7, #4]
	return Dev->IO.ReadReg(Dev->IO.Address, pdata, count);
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	691b      	ldr	r3, [r3, #16]
 800ff96:	68fa      	ldr	r2, [r7, #12]
 800ff98:	8910      	ldrh	r0, [r2, #8]
 800ff9a:	687a      	ldr	r2, [r7, #4]
 800ff9c:	b292      	uxth	r2, r2
 800ff9e:	68b9      	ldr	r1, [r7, #8]
 800ffa0:	4798      	blx	r3
 800ffa2:	4603      	mov	r3, r0
}
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	3710      	adds	r7, #16
 800ffa8:	46bd      	mov	sp, r7
 800ffaa:	bd80      	pop	{r7, pc}

0800ffac <VL53LX_WriteMulti>:

VL53LX_Error VL53LX_WriteMulti(VL53LX_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b086      	sub	sp, #24
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	60f8      	str	r0, [r7, #12]
 800ffb4:	607a      	str	r2, [r7, #4]
 800ffb6:	603b      	str	r3, [r7, #0]
 800ffb8:	460b      	mov	r3, r1
 800ffba:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	2bff      	cmp	r3, #255	@ 0xff
 800ffc4:	d902      	bls.n	800ffcc <VL53LX_WriteMulti+0x20>
        return VL53LX_ERROR_INVALID_PARAMS;
 800ffc6:	f06f 0303 	mvn.w	r3, #3
 800ffca:	e01d      	b.n	8010008 <VL53LX_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800ffcc:	897b      	ldrh	r3, [r7, #10]
 800ffce:	0a1b      	lsrs	r3, r3, #8
 800ffd0:	b29b      	uxth	r3, r3
 800ffd2:	b2da      	uxtb	r2, r3
 800ffd4:	4b0e      	ldr	r3, [pc, #56]	@ (8010010 <VL53LX_WriteMulti+0x64>)
 800ffd6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800ffd8:	897b      	ldrh	r3, [r7, #10]
 800ffda:	b2da      	uxtb	r2, r3
 800ffdc:	4b0c      	ldr	r3, [pc, #48]	@ (8010010 <VL53LX_WriteMulti+0x64>)
 800ffde:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	6879      	ldr	r1, [r7, #4]
 800ffe4:	480b      	ldr	r0, [pc, #44]	@ (8010014 <VL53LX_WriteMulti+0x68>)
 800ffe6:	f00f f936 	bl	801f256 <memcpy>
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	3302      	adds	r3, #2
 800ffee:	461a      	mov	r2, r3
 800fff0:	4907      	ldr	r1, [pc, #28]	@ (8010010 <VL53LX_WriteMulti+0x64>)
 800fff2:	68f8      	ldr	r0, [r7, #12]
 800fff4:	f7ff ffb4 	bl	800ff60 <_I2CWrite>
 800fff8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fffa:	693b      	ldr	r3, [r7, #16]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d001      	beq.n	8010004 <VL53LX_WriteMulti+0x58>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8010000:	23f3      	movs	r3, #243	@ 0xf3
 8010002:	75fb      	strb	r3, [r7, #23]
    }
    VL53LX_PutI2cBus();
    return Status;
 8010004:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010008:	4618      	mov	r0, r3
 801000a:	3718      	adds	r7, #24
 801000c:	46bd      	mov	sp, r7
 801000e:	bd80      	pop	{r7, pc}
 8010010:	24000224 	.word	0x24000224
 8010014:	24000226 	.word	0x24000226

08010018 <VL53LX_ReadMulti>:

VL53LX_Error VL53LX_ReadMulti(VL53LX_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8010018:	b580      	push	{r7, lr}
 801001a:	b086      	sub	sp, #24
 801001c:	af00      	add	r7, sp, #0
 801001e:	60f8      	str	r0, [r7, #12]
 8010020:	607a      	str	r2, [r7, #4]
 8010022:	603b      	str	r3, [r7, #0]
 8010024:	460b      	mov	r3, r1
 8010026:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 8010028:	2300      	movs	r3, #0
 801002a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 801002c:	897b      	ldrh	r3, [r7, #10]
 801002e:	0a1b      	lsrs	r3, r3, #8
 8010030:	b29b      	uxth	r3, r3
 8010032:	b2da      	uxtb	r2, r3
 8010034:	4b12      	ldr	r3, [pc, #72]	@ (8010080 <VL53LX_ReadMulti+0x68>)
 8010036:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8010038:	897b      	ldrh	r3, [r7, #10]
 801003a:	b2da      	uxtb	r2, r3
 801003c:	4b10      	ldr	r3, [pc, #64]	@ (8010080 <VL53LX_ReadMulti+0x68>)
 801003e:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8010040:	2202      	movs	r2, #2
 8010042:	490f      	ldr	r1, [pc, #60]	@ (8010080 <VL53LX_ReadMulti+0x68>)
 8010044:	68f8      	ldr	r0, [r7, #12]
 8010046:	f7ff ff8b 	bl	800ff60 <_I2CWrite>
 801004a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d002      	beq.n	8010058 <VL53LX_ReadMulti+0x40>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8010052:	23f3      	movs	r3, #243	@ 0xf3
 8010054:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010056:	e00c      	b.n	8010072 <VL53LX_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8010058:	683a      	ldr	r2, [r7, #0]
 801005a:	6879      	ldr	r1, [r7, #4]
 801005c:	68f8      	ldr	r0, [r7, #12]
 801005e:	f7ff ff92 	bl	800ff86 <_I2CRead>
 8010062:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d002      	beq.n	8010070 <VL53LX_ReadMulti+0x58>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 801006a:	23f3      	movs	r3, #243	@ 0xf3
 801006c:	75fb      	strb	r3, [r7, #23]
 801006e:	e000      	b.n	8010072 <VL53LX_ReadMulti+0x5a>
    }
done:
 8010070:	bf00      	nop
    VL53LX_PutI2cBus();
    return Status;
 8010072:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010076:	4618      	mov	r0, r3
 8010078:	3718      	adds	r7, #24
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}
 801007e:	bf00      	nop
 8010080:	24000224 	.word	0x24000224

08010084 <VL53LX_WrByte>:

VL53LX_Error VL53LX_WrByte(VL53LX_DEV Dev, uint16_t index, uint8_t data) {
 8010084:	b580      	push	{r7, lr}
 8010086:	b084      	sub	sp, #16
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
 801008c:	460b      	mov	r3, r1
 801008e:	807b      	strh	r3, [r7, #2]
 8010090:	4613      	mov	r3, r2
 8010092:	707b      	strb	r3, [r7, #1]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 8010094:	2300      	movs	r3, #0
 8010096:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8010098:	887b      	ldrh	r3, [r7, #2]
 801009a:	0a1b      	lsrs	r3, r3, #8
 801009c:	b29b      	uxth	r3, r3
 801009e:	b2da      	uxtb	r2, r3
 80100a0:	4b0c      	ldr	r3, [pc, #48]	@ (80100d4 <VL53LX_WrByte+0x50>)
 80100a2:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80100a4:	887b      	ldrh	r3, [r7, #2]
 80100a6:	b2da      	uxtb	r2, r3
 80100a8:	4b0a      	ldr	r3, [pc, #40]	@ (80100d4 <VL53LX_WrByte+0x50>)
 80100aa:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 80100ac:	4a09      	ldr	r2, [pc, #36]	@ (80100d4 <VL53LX_WrByte+0x50>)
 80100ae:	787b      	ldrb	r3, [r7, #1]
 80100b0:	7093      	strb	r3, [r2, #2]

    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80100b2:	2203      	movs	r2, #3
 80100b4:	4907      	ldr	r1, [pc, #28]	@ (80100d4 <VL53LX_WrByte+0x50>)
 80100b6:	6878      	ldr	r0, [r7, #4]
 80100b8:	f7ff ff52 	bl	800ff60 <_I2CWrite>
 80100bc:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80100be:	68bb      	ldr	r3, [r7, #8]
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d001      	beq.n	80100c8 <VL53LX_WrByte+0x44>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80100c4:	23f3      	movs	r3, #243	@ 0xf3
 80100c6:	73fb      	strb	r3, [r7, #15]
    }
    VL53LX_PutI2cBus();
    return Status;
 80100c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	3710      	adds	r7, #16
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}
 80100d4:	24000224 	.word	0x24000224

080100d8 <VL53LX_WrWord>:

VL53LX_Error VL53LX_WrWord(VL53LX_DEV Dev, uint16_t index, uint16_t data) {
 80100d8:	b580      	push	{r7, lr}
 80100da:	b084      	sub	sp, #16
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
 80100e0:	460b      	mov	r3, r1
 80100e2:	807b      	strh	r3, [r7, #2]
 80100e4:	4613      	mov	r3, r2
 80100e6:	803b      	strh	r3, [r7, #0]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 80100e8:	2300      	movs	r3, #0
 80100ea:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80100ec:	887b      	ldrh	r3, [r7, #2]
 80100ee:	0a1b      	lsrs	r3, r3, #8
 80100f0:	b29b      	uxth	r3, r3
 80100f2:	b2da      	uxtb	r2, r3
 80100f4:	4b10      	ldr	r3, [pc, #64]	@ (8010138 <VL53LX_WrWord+0x60>)
 80100f6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80100f8:	887b      	ldrh	r3, [r7, #2]
 80100fa:	b2da      	uxtb	r2, r3
 80100fc:	4b0e      	ldr	r3, [pc, #56]	@ (8010138 <VL53LX_WrWord+0x60>)
 80100fe:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 8010100:	883b      	ldrh	r3, [r7, #0]
 8010102:	0a1b      	lsrs	r3, r3, #8
 8010104:	b29b      	uxth	r3, r3
 8010106:	b2da      	uxtb	r2, r3
 8010108:	4b0b      	ldr	r3, [pc, #44]	@ (8010138 <VL53LX_WrWord+0x60>)
 801010a:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 801010c:	883b      	ldrh	r3, [r7, #0]
 801010e:	b2da      	uxtb	r2, r3
 8010110:	4b09      	ldr	r3, [pc, #36]	@ (8010138 <VL53LX_WrWord+0x60>)
 8010112:	70da      	strb	r2, [r3, #3]

    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 8010114:	2204      	movs	r2, #4
 8010116:	4908      	ldr	r1, [pc, #32]	@ (8010138 <VL53LX_WrWord+0x60>)
 8010118:	6878      	ldr	r0, [r7, #4]
 801011a:	f7ff ff21 	bl	800ff60 <_I2CWrite>
 801011e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8010120:	68bb      	ldr	r3, [r7, #8]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d001      	beq.n	801012a <VL53LX_WrWord+0x52>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8010126:	23f3      	movs	r3, #243	@ 0xf3
 8010128:	73fb      	strb	r3, [r7, #15]
    }
    VL53LX_PutI2cBus();
    return Status;
 801012a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801012e:	4618      	mov	r0, r3
 8010130:	3710      	adds	r7, #16
 8010132:	46bd      	mov	sp, r7
 8010134:	bd80      	pop	{r7, pc}
 8010136:	bf00      	nop
 8010138:	24000224 	.word	0x24000224

0801013c <VL53LX_RdByte>:
    Status = VL53LX_WrByte(Dev, index, data);
done:
    return Status;
}

VL53LX_Error VL53LX_RdByte(VL53LX_DEV Dev, uint16_t index, uint8_t *data) {
 801013c:	b580      	push	{r7, lr}
 801013e:	b086      	sub	sp, #24
 8010140:	af00      	add	r7, sp, #0
 8010142:	60f8      	str	r0, [r7, #12]
 8010144:	460b      	mov	r3, r1
 8010146:	607a      	str	r2, [r7, #4]
 8010148:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 801014a:	2300      	movs	r3, #0
 801014c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 801014e:	897b      	ldrh	r3, [r7, #10]
 8010150:	0a1b      	lsrs	r3, r3, #8
 8010152:	b29b      	uxth	r3, r3
 8010154:	b2da      	uxtb	r2, r3
 8010156:	4b12      	ldr	r3, [pc, #72]	@ (80101a0 <VL53LX_RdByte+0x64>)
 8010158:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 801015a:	897b      	ldrh	r3, [r7, #10]
 801015c:	b2da      	uxtb	r2, r3
 801015e:	4b10      	ldr	r3, [pc, #64]	@ (80101a0 <VL53LX_RdByte+0x64>)
 8010160:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8010162:	2202      	movs	r2, #2
 8010164:	490e      	ldr	r1, [pc, #56]	@ (80101a0 <VL53LX_RdByte+0x64>)
 8010166:	68f8      	ldr	r0, [r7, #12]
 8010168:	f7ff fefa 	bl	800ff60 <_I2CWrite>
 801016c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 801016e:	693b      	ldr	r3, [r7, #16]
 8010170:	2b00      	cmp	r3, #0
 8010172:	d002      	beq.n	801017a <VL53LX_RdByte+0x3e>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8010174:	23f3      	movs	r3, #243	@ 0xf3
 8010176:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010178:	e00c      	b.n	8010194 <VL53LX_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 801017a:	2201      	movs	r2, #1
 801017c:	6879      	ldr	r1, [r7, #4]
 801017e:	68f8      	ldr	r0, [r7, #12]
 8010180:	f7ff ff01 	bl	800ff86 <_I2CRead>
 8010184:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010186:	693b      	ldr	r3, [r7, #16]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d002      	beq.n	8010192 <VL53LX_RdByte+0x56>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 801018c:	23f3      	movs	r3, #243	@ 0xf3
 801018e:	75fb      	strb	r3, [r7, #23]
 8010190:	e000      	b.n	8010194 <VL53LX_RdByte+0x58>
    }
done:
 8010192:	bf00      	nop
    VL53LX_PutI2cBus();
    return Status;
 8010194:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010198:	4618      	mov	r0, r3
 801019a:	3718      	adds	r7, #24
 801019c:	46bd      	mov	sp, r7
 801019e:	bd80      	pop	{r7, pc}
 80101a0:	24000224 	.word	0x24000224

080101a4 <VL53LX_RdWord>:

VL53LX_Error VL53LX_RdWord(VL53LX_DEV Dev, uint16_t index, uint16_t *data) {
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b086      	sub	sp, #24
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	460b      	mov	r3, r1
 80101ae:	607a      	str	r2, [r7, #4]
 80101b0:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 80101b2:	2300      	movs	r3, #0
 80101b4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80101b6:	897b      	ldrh	r3, [r7, #10]
 80101b8:	0a1b      	lsrs	r3, r3, #8
 80101ba:	b29b      	uxth	r3, r3
 80101bc:	b2da      	uxtb	r2, r3
 80101be:	4b17      	ldr	r3, [pc, #92]	@ (801021c <VL53LX_RdWord+0x78>)
 80101c0:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80101c2:	897b      	ldrh	r3, [r7, #10]
 80101c4:	b2da      	uxtb	r2, r3
 80101c6:	4b15      	ldr	r3, [pc, #84]	@ (801021c <VL53LX_RdWord+0x78>)
 80101c8:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80101ca:	2202      	movs	r2, #2
 80101cc:	4913      	ldr	r1, [pc, #76]	@ (801021c <VL53LX_RdWord+0x78>)
 80101ce:	68f8      	ldr	r0, [r7, #12]
 80101d0:	f7ff fec6 	bl	800ff60 <_I2CWrite>
 80101d4:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80101d6:	693b      	ldr	r3, [r7, #16]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d002      	beq.n	80101e2 <VL53LX_RdWord+0x3e>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80101dc:	23f3      	movs	r3, #243	@ 0xf3
 80101de:	75fb      	strb	r3, [r7, #23]
        goto done;
 80101e0:	e015      	b.n	801020e <VL53LX_RdWord+0x6a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80101e2:	2202      	movs	r2, #2
 80101e4:	490d      	ldr	r1, [pc, #52]	@ (801021c <VL53LX_RdWord+0x78>)
 80101e6:	68f8      	ldr	r0, [r7, #12]
 80101e8:	f7ff fecd 	bl	800ff86 <_I2CRead>
 80101ec:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80101ee:	693b      	ldr	r3, [r7, #16]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d002      	beq.n	80101fa <VL53LX_RdWord+0x56>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80101f4:	23f3      	movs	r3, #243	@ 0xf3
 80101f6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80101f8:	e009      	b.n	801020e <VL53LX_RdWord+0x6a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80101fa:	4b08      	ldr	r3, [pc, #32]	@ (801021c <VL53LX_RdWord+0x78>)
 80101fc:	781b      	ldrb	r3, [r3, #0]
 80101fe:	021b      	lsls	r3, r3, #8
 8010200:	b29b      	uxth	r3, r3
 8010202:	4a06      	ldr	r2, [pc, #24]	@ (801021c <VL53LX_RdWord+0x78>)
 8010204:	7852      	ldrb	r2, [r2, #1]
 8010206:	4413      	add	r3, r2
 8010208:	b29a      	uxth	r2, r3
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	801a      	strh	r2, [r3, #0]
done:
    VL53LX_PutI2cBus();
    return Status;
 801020e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010212:	4618      	mov	r0, r3
 8010214:	3718      	adds	r7, #24
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}
 801021a:	bf00      	nop
 801021c:	24000224 	.word	0x24000224

08010220 <VL53LX_GetTickCount>:
    VL53LX_PutI2cBus();
    return Status;
}

VL53LX_Error VL53LX_GetTickCount(VL53LX_DEV Dev, uint32_t *ptick_count_ms)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b084      	sub	sp, #16
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
 8010228:	6039      	str	r1, [r7, #0]

    /* Returns current tick count in [ms] */

	VL53LX_Error status  = VL53LX_ERROR_NONE;
 801022a:	2300      	movs	r3, #0
 801022c:	73fb      	strb	r3, [r7, #15]

	*ptick_count_ms = Dev->IO.GetTick();
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	695b      	ldr	r3, [r3, #20]
 8010232:	4798      	blx	r3
 8010234:	4603      	mov	r3, r0
 8010236:	461a      	mov	r2, r3
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	601a      	str	r2, [r3, #0]
		VL53LX_TRACE_LEVEL_DEBUG,
		"VL53LX_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 801023c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010240:	4618      	mov	r0, r3
 8010242:	3710      	adds	r7, #16
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <VL53LX_WaitMs>:
	
	trace_print(VL53LX_TRACE_LEVEL_INFO, "VL53LX_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53LX_ERROR_NONE;
}

VL53LX_Error VL53LX_WaitMs(VL53LX_DEV Dev, int32_t wait_ms){
 8010248:	b580      	push	{r7, lr}
 801024a:	b082      	sub	sp, #8
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
 8010250:	6039      	str	r1, [r7, #0]
	VL53LX_Delay(Dev, wait_ms);
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	4619      	mov	r1, r3
 8010256:	6878      	ldr	r0, [r7, #4]
 8010258:	f000 f8d2 	bl	8010400 <VL53LX_Delay>
    return VL53LX_ERROR_NONE;
 801025c:	2300      	movs	r3, #0
}
 801025e:	4618      	mov	r0, r3
 8010260:	3708      	adds	r7, #8
 8010262:	46bd      	mov	sp, r7
 8010264:	bd80      	pop	{r7, pc}
	...

08010268 <VL53LX_WaitUs>:

VL53LX_Error VL53LX_WaitUs(VL53LX_DEV Dev, int32_t wait_us){
 8010268:	b580      	push	{r7, lr}
 801026a:	b082      	sub	sp, #8
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	6039      	str	r1, [r7, #0]
	VL53LX_Delay(Dev, wait_us/1000);
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	4a07      	ldr	r2, [pc, #28]	@ (8010294 <VL53LX_WaitUs+0x2c>)
 8010276:	fb82 1203 	smull	r1, r2, r2, r3
 801027a:	1192      	asrs	r2, r2, #6
 801027c:	17db      	asrs	r3, r3, #31
 801027e:	1ad3      	subs	r3, r2, r3
 8010280:	4619      	mov	r1, r3
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f000 f8bc 	bl	8010400 <VL53LX_Delay>
    return VL53LX_ERROR_NONE;
 8010288:	2300      	movs	r3, #0
}
 801028a:	4618      	mov	r0, r3
 801028c:	3708      	adds	r7, #8
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	10624dd3 	.word	0x10624dd3

08010298 <VL53LX_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8010298:	b590      	push	{r4, r7, lr}
 801029a:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 801029e:	af00      	add	r7, sp, #0
 80102a0:	f507 740a 	add.w	r4, r7, #552	@ 0x228
 80102a4:	f5a4 7407 	sub.w	r4, r4, #540	@ 0x21c
 80102a8:	6020      	str	r0, [r4, #0]
 80102aa:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 80102ae:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 80102b2:	6001      	str	r1, [r0, #0]
 80102b4:	4619      	mov	r1, r3
 80102b6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80102ba:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 80102be:	801a      	strh	r2, [r3, #0]
 80102c0:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80102c4:	f2a3 2323 	subw	r3, r3, #547	@ 0x223
 80102c8:	460a      	mov	r2, r1
 80102ca:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53LX_Error status         = VL53LX_ERROR_NONE;
 80102cc:	2300      	movs	r3, #0
 80102ce:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
	uint32_t     start_time_ms = 0;
 80102d2:	2300      	movs	r3, #0
 80102d4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	uint32_t     current_time_ms = 0;
 80102d8:	2300      	movs	r3, #0
 80102da:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	uint32_t     polling_time_ms = 0;
 80102de:	2300      	movs	r3, #0
 80102e0:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	uint8_t      byte_value      = 0;
 80102e4:	2300      	movs	r3, #0
 80102e6:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
	uint8_t      found           = 0;
 80102ea:	2300      	movs	r3, #0
 80102ec:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
#ifdef PAL_EXTENDED
	VL53LX_get_register_name(
			index,
			register_name);
#else
	VL53LX_COPYSTRING(register_name, "");
 80102f0:	f107 0310 	add.w	r3, r7, #16
 80102f4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80102f8:	4940      	ldr	r1, [pc, #256]	@ (80103fc <VL53LX_WaitValueMaskEx+0x164>)
 80102fa:	4618      	mov	r0, r3
 80102fc:	f00e ff10 	bl	801f120 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53LX_GetTickCount(Dev, &start_time_ms);
 8010300:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8010304:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8010308:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 801030c:	4611      	mov	r1, r2
 801030e:	6818      	ldr	r0, [r3, #0]
 8010310:	f7ff ff86 	bl	8010220 <VL53LX_GetTickCount>
	VL53LX_set_trace_functions(VL53LX_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53LX_ERROR_NONE) &&
 8010314:	e04e      	b.n	80103b4 <VL53LX_WaitValueMaskEx+0x11c>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53LX_ERROR_NONE)
 8010316:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 801031a:	2b00      	cmp	r3, #0
 801031c:	d110      	bne.n	8010340 <VL53LX_WaitValueMaskEx+0xa8>
			status = VL53LX_RdByte(
 801031e:	f207 2213 	addw	r2, r7, #531	@ 0x213
 8010322:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8010326:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 801032a:	8819      	ldrh	r1, [r3, #0]
 801032c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8010330:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8010334:	6818      	ldr	r0, [r3, #0]
 8010336:	f7ff ff01 	bl	801013c <VL53LX_RdByte>
 801033a:	4603      	mov	r3, r0
 801033c:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
							Dev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8010340:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8010344:	f897 3238 	ldrb.w	r3, [r7, #568]	@ 0x238
 8010348:	4013      	ands	r3, r2
 801034a:	b2db      	uxtb	r3, r3
 801034c:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 8010350:	f2a2 2223 	subw	r2, r2, #547	@ 0x223
 8010354:	7812      	ldrb	r2, [r2, #0]
 8010356:	429a      	cmp	r2, r3
 8010358:	d102      	bne.n	8010360 <VL53LX_WaitValueMaskEx+0xc8>
			found = 1;
 801035a:	2301      	movs	r3, #1
 801035c:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f

		if (status == VL53LX_ERROR_NONE  &&
 8010360:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8010364:	2b00      	cmp	r3, #0
 8010366:	d114      	bne.n	8010392 <VL53LX_WaitValueMaskEx+0xfa>
 8010368:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 801036c:	2b00      	cmp	r3, #0
 801036e:	d110      	bne.n	8010392 <VL53LX_WaitValueMaskEx+0xfa>
			found == 0 &&
 8010370:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8010374:	2b00      	cmp	r3, #0
 8010376:	d00c      	beq.n	8010392 <VL53LX_WaitValueMaskEx+0xfa>
			poll_delay_ms > 0)
			status = VL53LX_WaitMs(
 8010378:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 801037c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8010380:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8010384:	4611      	mov	r1, r2
 8010386:	6818      	ldr	r0, [r3, #0]
 8010388:	f7ff ff5e 	bl	8010248 <VL53LX_WaitMs>
 801038c:	4603      	mov	r3, r0
 801038e:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
					Dev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53LX_GetTickCount(Dev, &current_time_ms);
 8010392:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8010396:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 801039a:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 801039e:	4611      	mov	r1, r2
 80103a0:	6818      	ldr	r0, [r3, #0]
 80103a2:	f7ff ff3d 	bl	8010220 <VL53LX_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 80103a6:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80103aa:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80103ae:	1ad3      	subs	r3, r2, r3
 80103b0:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		   (polling_time_ms < timeout_ms) &&
 80103b4:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d10c      	bne.n	80103d6 <VL53LX_WaitValueMaskEx+0x13e>
	while ((status == VL53LX_ERROR_NONE) &&
 80103bc:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80103c0:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 80103c4:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d203      	bcs.n	80103d6 <VL53LX_WaitValueMaskEx+0x13e>
		   (polling_time_ms < timeout_ms) &&
 80103ce:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d09f      	beq.n	8010316 <VL53LX_WaitValueMaskEx+0x7e>
#ifdef VL53LX_LOG_ENABLE
	/* Restore function logging */
	VL53LX_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53LX_ERROR_NONE)
 80103d6:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d106      	bne.n	80103ec <VL53LX_WaitValueMaskEx+0x154>
 80103de:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d102      	bne.n	80103ec <VL53LX_WaitValueMaskEx+0x154>
		status = VL53LX_ERROR_TIME_OUT;
 80103e6:	23f9      	movs	r3, #249	@ 0xf9
 80103e8:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227

	return status;
 80103ec:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	f507 770b 	add.w	r7, r7, #556	@ 0x22c
 80103f6:	46bd      	mov	sp, r7
 80103f8:	bd90      	pop	{r4, r7, pc}
 80103fa:	bf00      	nop
 80103fc:	08020f80 	.word	0x08020f80

08010400 <VL53LX_Delay>:
  * @param Dev   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval VL53LX_Error
  */
static VL53LX_Error VL53LX_Delay(VL53LX_DEV Dev, uint32_t Delay)
{
 8010400:	b580      	push	{r7, lr}
 8010402:	b084      	sub	sp, #16
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
 8010408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = Dev->IO.GetTick();
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	695b      	ldr	r3, [r3, #20]
 801040e:	4798      	blx	r3
 8010410:	4603      	mov	r3, r0
 8010412:	60fb      	str	r3, [r7, #12]

  while ((Dev->IO.GetTick() - tickstart) < Delay)
 8010414:	bf00      	nop
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	695b      	ldr	r3, [r3, #20]
 801041a:	4798      	blx	r3
 801041c:	4603      	mov	r3, r0
 801041e:	461a      	mov	r2, r3
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	1ad3      	subs	r3, r2, r3
 8010424:	683a      	ldr	r2, [r7, #0]
 8010426:	429a      	cmp	r2, r3
 8010428:	d8f5      	bhi.n	8010416 <VL53LX_Delay+0x16>
  {
  }

  return VL53LX_ERROR_NONE;
 801042a:	2300      	movs	r3, #0
}
 801042c:	4618      	mov	r0, r3
 801042e:	3710      	adds	r7, #16
 8010430:	46bd      	mov	sp, r7
 8010432:	bd80      	pop	{r7, pc}

08010434 <VL53LX_ipp_hist_process_data>:
	VL53LX_xtalk_histogram_data_t     *pxtalk,
	uint8_t                           *pArea1,
	uint8_t                           *pArea2,
	uint8_t                           *phisto_merge_nb,
	VL53LX_range_results_t            *presults)
{
 8010434:	b580      	push	{r7, lr}
 8010436:	b08c      	sub	sp, #48	@ 0x30
 8010438:	af06      	add	r7, sp, #24
 801043a:	60f8      	str	r0, [r7, #12]
 801043c:	60b9      	str	r1, [r7, #8]
 801043e:	607a      	str	r2, [r7, #4]
 8010440:	603b      	str	r3, [r7, #0]



	VL53LX_Error status         = VL53LX_ERROR_NONE;
 8010442:	2300      	movs	r3, #0
 8010444:	75fb      	strb	r3, [r7, #23]

	SUPPRESS_UNUSED_WARNING(Dev);

	status =
		VL53LX_hist_process_data(
 8010446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010448:	9304      	str	r3, [sp, #16]
 801044a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801044c:	9303      	str	r3, [sp, #12]
 801044e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010450:	9302      	str	r3, [sp, #8]
 8010452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010454:	9301      	str	r3, [sp, #4]
 8010456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010458:	9300      	str	r3, [sp, #0]
 801045a:	6a3b      	ldr	r3, [r7, #32]
 801045c:	683a      	ldr	r2, [r7, #0]
 801045e:	6879      	ldr	r1, [r7, #4]
 8010460:	68b8      	ldr	r0, [r7, #8]
 8010462:	f7fd f824 	bl	800d4ae <VL53LX_hist_process_data>
 8010466:	4603      	mov	r3, r0
 8010468:	75fb      	strb	r3, [r7, #23]
			pArea1,
			pArea2,
			presults,
			phisto_merge_nb);

	return status;
 801046a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801046e:	4618      	mov	r0, r3
 8010470:	3718      	adds	r7, #24
 8010472:	46bd      	mov	sp, r7
 8010474:	bd80      	pop	{r7, pc}

08010476 <VL53L4CX_RegisterBusIO>:
  * @param pObj    vl53l4cx context object.
  * @param pIO     BSP IO struct.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_RegisterBusIO(VL53L4CX_Object_t *pObj, VL53L4CX_IO_t *pIO)
{
 8010476:	b580      	push	{r7, lr}
 8010478:	b084      	sub	sp, #16
 801047a:	af00      	add	r7, sp, #0
 801047c:	6078      	str	r0, [r7, #4]
 801047e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d103      	bne.n	801048e <VL53L4CX_RegisterBusIO+0x18>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8010486:	f06f 0301 	mvn.w	r3, #1
 801048a:	60fb      	str	r3, [r7, #12]
 801048c:	e023      	b.n	80104d6 <VL53L4CX_RegisterBusIO+0x60>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 801048e:	683b      	ldr	r3, [r7, #0]
 8010490:	681a      	ldr	r2, [r3, #0]
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	685a      	ldr	r2, [r3, #4]
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	891a      	ldrh	r2, [r3, #8]
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	68da      	ldr	r2, [r3, #12]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	691a      	ldr	r2, [r3, #16]
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	695a      	ldr	r2, [r3, #20]
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	615a      	str	r2, [r3, #20]

    if (pObj->IO.Init != NULL)
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d004      	beq.n	80104d0 <VL53L4CX_RegisterBusIO+0x5a>
    {
      ret = pObj->IO.Init();
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	4798      	blx	r3
 80104cc:	60f8      	str	r0, [r7, #12]
 80104ce:	e002      	b.n	80104d6 <VL53L4CX_RegisterBusIO+0x60>
    }
    else
    {
      ret = VL53L4CX_ERROR;
 80104d0:	f04f 33ff 	mov.w	r3, #4294967295
 80104d4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80104d6:	68fb      	ldr	r3, [r7, #12]
}
 80104d8:	4618      	mov	r0, r3
 80104da:	3710      	adds	r7, #16
 80104dc:	46bd      	mov	sp, r7
 80104de:	bd80      	pop	{r7, pc}

080104e0 <VL53L4CX_Init>:
  * @brief Initializes the vl53l4cx.
  * @param pObj    vl53l4cx context object.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_Init(VL53L4CX_Object_t *pObj)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b084      	sub	sp, #16
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj->IsInitialized != 0U)
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80104ee:	f893 34e8 	ldrb.w	r3, [r3, #1256]	@ 0x4e8
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d003      	beq.n	80104fe <VL53L4CX_Init+0x1e>
  {
    ret =  VL53L4CX_ERROR;
 80104f6:	f04f 33ff 	mov.w	r3, #4294967295
 80104fa:	60fb      	str	r3, [r7, #12]
 80104fc:	e043      	b.n	8010586 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_WaitDeviceBooted(pObj) != VL53LX_ERROR_NONE)
 80104fe:	6878      	ldr	r0, [r7, #4]
 8010500:	f7f0 f987 	bl	8000812 <VL53LX_WaitDeviceBooted>
 8010504:	4603      	mov	r3, r0
 8010506:	2b00      	cmp	r3, #0
 8010508:	d003      	beq.n	8010512 <VL53L4CX_Init+0x32>
  {
    ret =  VL53L4CX_ERROR;
 801050a:	f04f 33ff 	mov.w	r3, #4294967295
 801050e:	60fb      	str	r3, [r7, #12]
 8010510:	e039      	b.n	8010586 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_DataInit(pObj) != VL53LX_ERROR_NONE)
 8010512:	6878      	ldr	r0, [r7, #4]
 8010514:	f7f0 f922 	bl	800075c <VL53LX_DataInit>
 8010518:	4603      	mov	r3, r0
 801051a:	2b00      	cmp	r3, #0
 801051c:	d003      	beq.n	8010526 <VL53L4CX_Init+0x46>
  {
    ret = VL53L4CX_ERROR;
 801051e:	f04f 33ff 	mov.w	r3, #4294967295
 8010522:	60fb      	str	r3, [r7, #12]
 8010524:	e02f      	b.n	8010586 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_PerformRefSpadManagement(pObj) != VL53LX_ERROR_NONE)
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f7f0 ff78 	bl	800141c <VL53LX_PerformRefSpadManagement>
 801052c:	4603      	mov	r3, r0
 801052e:	2b00      	cmp	r3, #0
 8010530:	d003      	beq.n	801053a <VL53L4CX_Init+0x5a>
  {
    ret = VL53L4CX_ERROR;
 8010532:	f04f 33ff 	mov.w	r3, #4294967295
 8010536:	60fb      	str	r3, [r7, #12]
 8010538:	e025      	b.n	8010586 <VL53L4CX_Init+0xa6>
  }
  else
  {
    pObj->IsRanging = 0;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010540:	2200      	movs	r2, #0
 8010542:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
    pObj->IsBlocking = 0;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801054c:	2200      	movs	r2, #0
 801054e:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
    pObj->IsContinuous = 0;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010558:	2200      	movs	r2, #0
 801055a:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
    pObj->IsAmbientEnabled = 0;
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010564:	2200      	movs	r2, #0
 8010566:	f883 24ec 	strb.w	r2, [r3, #1260]	@ 0x4ec
    pObj->IsSignalEnabled = 0;
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010570:	2200      	movs	r2, #0
 8010572:	f883 24ed 	strb.w	r2, [r3, #1261]	@ 0x4ed
    pObj->IsInitialized = 1;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801057c:	2201      	movs	r2, #1
 801057e:	f883 24e8 	strb.w	r2, [r3, #1256]	@ 0x4e8
    ret = VL53L4CX_OK;
 8010582:	2300      	movs	r3, #0
 8010584:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010586:	68fb      	ldr	r3, [r7, #12]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3710      	adds	r7, #16
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}

08010590 <VL53L4CX_ReadID>:
  * @param pObj    vl53l4cx context object.
  * @param pId    Pointer to the device ID.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ReadID(VL53L4CX_Object_t *pObj, uint32_t *pId)
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
 8010598:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pId == NULL))
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d002      	beq.n	80105a6 <VL53L4CX_ReadID+0x16>
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d103      	bne.n	80105ae <VL53L4CX_ReadID+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 80105a6:	f06f 0301 	mvn.w	r3, #1
 80105aa:	60fb      	str	r3, [r7, #12]
 80105ac:	e00a      	b.n	80105c4 <VL53L4CX_ReadID+0x34>
  }
  else
  {
    *pId = 0;
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	2200      	movs	r2, #0
 80105b2:	601a      	str	r2, [r3, #0]
    ret = VL53LX_RdWord(pObj, VL53L4CX_ID_REG, (uint16_t *) pId);
 80105b4:	683a      	ldr	r2, [r7, #0]
 80105b6:	f240 110f 	movw	r1, #271	@ 0x10f
 80105ba:	6878      	ldr	r0, [r7, #4]
 80105bc:	f7ff fdf2 	bl	80101a4 <VL53LX_RdWord>
 80105c0:	4603      	mov	r3, r0
 80105c2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80105c4:	68fb      	ldr	r3, [r7, #12]
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	3710      	adds	r7, #16
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bd80      	pop	{r7, pc}

080105ce <VL53L4CX_ConfigProfile>:
  * @param pConfig    Pointer to the new configuration profile to be applied.
  * @note for VL53L4CX the profile corresponds to the distance modes.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ConfigProfile(VL53L4CX_Object_t *pObj, VL53L4CX_ProfileConfig_t *pConfig)
{
 80105ce:	b580      	push	{r7, lr}
 80105d0:	b084      	sub	sp, #16
 80105d2:	af00      	add	r7, sp, #0
 80105d4:	6078      	str	r0, [r7, #4]
 80105d6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t ranging_profile;

  if ((pObj != NULL) && (pConfig != NULL))
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d009      	beq.n	80105f2 <VL53L4CX_ConfigProfile+0x24>
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d006      	beq.n	80105f2 <VL53L4CX_ConfigProfile+0x24>
  {
    ranging_profile = pConfig->RangingProfile;
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	781b      	ldrb	r3, [r3, #0]
 80105e8:	72fb      	strb	r3, [r7, #11]
  else
  {
    return VL53L4CX_INVALID_PARAM;
  }

  if ((ranging_profile != VL53L4CX_PROFILE_SHORT) &&
 80105ea:	7afb      	ldrb	r3, [r7, #11]
 80105ec:	2b01      	cmp	r3, #1
 80105ee:	d103      	bne.n	80105f8 <VL53L4CX_ConfigProfile+0x2a>
 80105f0:	e00c      	b.n	801060c <VL53L4CX_ConfigProfile+0x3e>
    return VL53L4CX_INVALID_PARAM;
 80105f2:	f06f 0301 	mvn.w	r3, #1
 80105f6:	e043      	b.n	8010680 <VL53L4CX_ConfigProfile+0xb2>
  if ((ranging_profile != VL53L4CX_PROFILE_SHORT) &&
 80105f8:	7afb      	ldrb	r3, [r7, #11]
 80105fa:	2b02      	cmp	r3, #2
 80105fc:	d006      	beq.n	801060c <VL53L4CX_ConfigProfile+0x3e>
      (ranging_profile != VL53L4CX_PROFILE_MEDIUM) &&
 80105fe:	7afb      	ldrb	r3, [r7, #11]
 8010600:	2b03      	cmp	r3, #3
 8010602:	d003      	beq.n	801060c <VL53L4CX_ConfigProfile+0x3e>
      (ranging_profile != VL53L4CX_PROFILE_LONG))
  {
    ret = VL53L4CX_INVALID_PARAM;
 8010604:	f06f 0301 	mvn.w	r3, #1
 8010608:	60fb      	str	r3, [r7, #12]
 801060a:	e038      	b.n	801067e <VL53L4CX_ConfigProfile+0xb0>
  }
  else if (VL53LX_SetDistanceMode(pObj, ranging_profile) != VL53LX_ERROR_NONE)
 801060c:	7afb      	ldrb	r3, [r7, #11]
 801060e:	4619      	mov	r1, r3
 8010610:	6878      	ldr	r0, [r7, #4]
 8010612:	f7f0 f9b8 	bl	8000986 <VL53LX_SetDistanceMode>
 8010616:	4603      	mov	r3, r0
 8010618:	2b00      	cmp	r3, #0
 801061a:	d003      	beq.n	8010624 <VL53L4CX_ConfigProfile+0x56>
  {
    ret = VL53L4CX_ERROR;
 801061c:	f04f 33ff 	mov.w	r3, #4294967295
 8010620:	60fb      	str	r3, [r7, #12]
 8010622:	e02c      	b.n	801067e <VL53L4CX_ConfigProfile+0xb0>
  }
  else if (VL53LX_SetMeasurementTimingBudgetMicroSeconds(
             pObj, (1000U * pConfig->TimingBudget)) != VL53LX_ERROR_NONE)
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	685b      	ldr	r3, [r3, #4]
  else if (VL53LX_SetMeasurementTimingBudgetMicroSeconds(
 8010628:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801062c:	fb02 f303 	mul.w	r3, r2, r3
 8010630:	4619      	mov	r1, r3
 8010632:	6878      	ldr	r0, [r7, #4]
 8010634:	f7f0 fa10 	bl	8000a58 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>
 8010638:	4603      	mov	r3, r0
 801063a:	2b00      	cmp	r3, #0
 801063c:	d003      	beq.n	8010646 <VL53L4CX_ConfigProfile+0x78>
  {
    ret = VL53L4CX_ERROR;
 801063e:	f04f 33ff 	mov.w	r3, #4294967295
 8010642:	60fb      	str	r3, [r7, #12]
 8010644:	e01b      	b.n	801067e <VL53L4CX_ConfigProfile+0xb0>
  }
  else
  {
    pObj->IsAmbientEnabled = (pConfig->EnableAmbient == 0U) ? 0U : 1U;
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	2b00      	cmp	r3, #0
 801064c:	bf14      	ite	ne
 801064e:	2301      	movne	r3, #1
 8010650:	2300      	moveq	r3, #0
 8010652:	b2db      	uxtb	r3, r3
 8010654:	461a      	mov	r2, r3
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801065c:	f883 24ec 	strb.w	r2, [r3, #1260]	@ 0x4ec
    pObj->IsSignalEnabled = (pConfig->EnableSignal == 0U) ? 0U : 1U;
 8010660:	683b      	ldr	r3, [r7, #0]
 8010662:	691b      	ldr	r3, [r3, #16]
 8010664:	2b00      	cmp	r3, #0
 8010666:	bf14      	ite	ne
 8010668:	2301      	movne	r3, #1
 801066a:	2300      	moveq	r3, #0
 801066c:	b2db      	uxtb	r3, r3
 801066e:	461a      	mov	r2, r3
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010676:	f883 24ed 	strb.w	r2, [r3, #1261]	@ 0x4ed

    ret = VL53L4CX_OK;
 801067a:	2300      	movs	r3, #0
 801067c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 801067e:	68fb      	ldr	r3, [r7, #12]
}
 8010680:	4618      	mov	r0, r3
 8010682:	3710      	adds	r7, #16
 8010684:	46bd      	mov	sp, r7
 8010686:	bd80      	pop	{r7, pc}

08010688 <VL53L4CX_GetDistance>:
  * @param pObj    vl53l4cx context object.
  * @param pResult    Pointer to the result struct.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_GetDistance(VL53L4CX_Object_t *pObj, VL53L4CX_Result_t *pResult)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b084      	sub	sp, #16
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = VL53L4CX_OK;
 8010692:	2300      	movs	r3, #0
 8010694:	60fb      	str	r3, [r7, #12]
  if ((pObj == NULL) || (pResult == NULL))
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d002      	beq.n	80106a2 <VL53L4CX_GetDistance+0x1a>
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d103      	bne.n	80106aa <VL53L4CX_GetDistance+0x22>
  {
    ret = VL53L4CX_INVALID_PARAM;
 80106a2:	f06f 0301 	mvn.w	r3, #1
 80106a6:	60fb      	str	r3, [r7, #12]
 80106a8:	e009      	b.n	80106be <VL53L4CX_GetDistance+0x36>
  }
  else if (pObj->IsRanging == 0U)
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80106b0:	f893 34e9 	ldrb.w	r3, [r3, #1257]	@ 0x4e9
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d102      	bne.n	80106be <VL53L4CX_GetDistance+0x36>
  {
    ret = VL53L4CX_ERROR;
 80106b8:	f04f 33ff 	mov.w	r3, #4294967295
 80106bc:	60fb      	str	r3, [r7, #12]
  }
  if (ret == VL53L4CX_OK)
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d112      	bne.n	80106ea <VL53L4CX_GetDistance+0x62>
  {
    if (pObj->IsBlocking == 1U)
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80106ca:	f893 34ea 	ldrb.w	r3, [r3, #1258]	@ 0x4ea
 80106ce:	2b01      	cmp	r3, #1
 80106d0:	d106      	bne.n	80106e0 <VL53L4CX_GetDistance+0x58>
    {
      ret = vl53l4cx_poll_for_measurement(pObj, V53L3CX_POLL_TIMEOUT);
 80106d2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f000 f8aa 	bl	8010830 <vl53l4cx_poll_for_measurement>
 80106dc:	60f8      	str	r0, [r7, #12]
 80106de:	e004      	b.n	80106ea <VL53L4CX_GetDistance+0x62>
    }
    else
    {
      ret = vl53l4cx_poll_for_measurement(pObj, 0U);
 80106e0:	2100      	movs	r1, #0
 80106e2:	6878      	ldr	r0, [r7, #4]
 80106e4:	f000 f8a4 	bl	8010830 <vl53l4cx_poll_for_measurement>
 80106e8:	60f8      	str	r0, [r7, #12]
    }
  }

  /* a new measure is available if no error is returned by the poll function */
  if (ret == VL53L4CX_OK)
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d119      	bne.n	8010724 <VL53L4CX_GetDistance+0x9c>
  {
    /* retrieve measurements and fill result structure */
    if (vl53l4cx_get_result(pObj, pResult) != VL53L4CX_OK)
 80106f0:	6839      	ldr	r1, [r7, #0]
 80106f2:	6878      	ldr	r0, [r7, #4]
 80106f4:	f000 f8ca 	bl	801088c <vl53l4cx_get_result>
 80106f8:	4603      	mov	r3, r0
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d003      	beq.n	8010706 <VL53L4CX_GetDistance+0x7e>
    {
      ret = VL53L4CX_ERROR;
 80106fe:	f04f 33ff 	mov.w	r3, #4294967295
 8010702:	60fb      	str	r3, [r7, #12]
 8010704:	e00e      	b.n	8010724 <VL53L4CX_GetDistance+0x9c>
    }
    else if (pObj->IsContinuous == 1U)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801070c:	f893 34eb 	ldrb.w	r3, [r3, #1259]	@ 0x4eb
 8010710:	2b01      	cmp	r3, #1
 8010712:	d105      	bne.n	8010720 <VL53L4CX_GetDistance+0x98>
    {
      /* trigger new measurement if device configured in continuous mode */
      ret = (int32_t)VL53LX_ClearInterruptAndStartMeasurement(pObj);
 8010714:	6878      	ldr	r0, [r7, #4]
 8010716:	f7f0 fa65 	bl	8000be4 <VL53LX_ClearInterruptAndStartMeasurement>
 801071a:	4603      	mov	r3, r0
 801071c:	60fb      	str	r3, [r7, #12]
 801071e:	e001      	b.n	8010724 <VL53L4CX_GetDistance+0x9c>
    }
    else
    {
      ret = VL53L4CX_OK;
 8010720:	2300      	movs	r3, #0
 8010722:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8010724:	68fb      	ldr	r3, [r7, #12]
}
 8010726:	4618      	mov	r0, r3
 8010728:	3710      	adds	r7, #16
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}
	...

08010730 <VL53L4CX_Start>:
  * @param pObj    vl53l4cx context object.
  * @param Mode        The desired ranging mode.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_Start(VL53L4CX_Object_t *pObj, uint32_t Mode)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b084      	sub	sp, #16
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
 8010738:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d103      	bne.n	8010748 <VL53L4CX_Start+0x18>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8010740:	f06f 0301 	mvn.w	r3, #1
 8010744:	60fb      	str	r3, [r7, #12]
 8010746:	e06e      	b.n	8010826 <VL53L4CX_Start+0xf6>
  }
  else if (pObj->IsRanging == 1U)
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801074e:	f893 34e9 	ldrb.w	r3, [r3, #1257]	@ 0x4e9
 8010752:	2b01      	cmp	r3, #1
 8010754:	d103      	bne.n	801075e <VL53L4CX_Start+0x2e>
  {
    ret = VL53L4CX_ERROR;
 8010756:	f04f 33ff 	mov.w	r3, #4294967295
 801075a:	60fb      	str	r3, [r7, #12]
 801075c:	e063      	b.n	8010826 <VL53L4CX_Start+0xf6>
  }
  else if (VL53LX_StartMeasurement(pObj) == VL53LX_ERROR_NONE)
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7f0 f9f2 	bl	8000b48 <VL53LX_StartMeasurement>
 8010764:	4603      	mov	r3, r0
 8010766:	2b00      	cmp	r3, #0
 8010768:	d15a      	bne.n	8010820 <VL53L4CX_Start+0xf0>
  {
    pObj->IsRanging = 1;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010770:	2201      	movs	r2, #1
 8010772:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
    ret = VL53L4CX_OK;
 8010776:	2300      	movs	r3, #0
 8010778:	60fb      	str	r3, [r7, #12]

    ret = (int32_t)VL53LX_ClearInterruptAndStartMeasurement(pObj);
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f7f0 fa32 	bl	8000be4 <VL53LX_ClearInterruptAndStartMeasurement>
 8010780:	4603      	mov	r3, r0
 8010782:	60fb      	str	r3, [r7, #12]

    switch (Mode)
 8010784:	683b      	ldr	r3, [r7, #0]
 8010786:	3b01      	subs	r3, #1
 8010788:	2b03      	cmp	r3, #3
 801078a:	d83f      	bhi.n	801080c <VL53L4CX_Start+0xdc>
 801078c:	a201      	add	r2, pc, #4	@ (adr r2, 8010794 <VL53L4CX_Start+0x64>)
 801078e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010792:	bf00      	nop
 8010794:	080107a5 	.word	0x080107a5
 8010798:	080107bf 	.word	0x080107bf
 801079c:	080107d9 	.word	0x080107d9
 80107a0:	080107f3 	.word	0x080107f3
    {
    case VL53L4CX_MODE_BLOCKING_CONTINUOUS:
      pObj->IsContinuous = 1U;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107aa:	2201      	movs	r2, #1
 80107ac:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 1U;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107b6:	2201      	movs	r2, #1
 80107b8:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 80107bc:	e033      	b.n	8010826 <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_BLOCKING_ONESHOT:
      pObj->IsContinuous = 0U;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107c4:	2200      	movs	r2, #0
 80107c6:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 1U;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107d0:	2201      	movs	r2, #1
 80107d2:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 80107d6:	e026      	b.n	8010826 <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_ASYNC_CONTINUOUS:
      pObj->IsContinuous = 1U;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107de:	2201      	movs	r2, #1
 80107e0:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 0U;
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107ea:	2200      	movs	r2, #0
 80107ec:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 80107f0:	e019      	b.n	8010826 <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_ASYNC_ONESHOT:
      pObj->IsContinuous = 0U;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80107f8:	2200      	movs	r2, #0
 80107fa:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 0U;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010804:	2200      	movs	r2, #0
 8010806:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 801080a:	e00c      	b.n	8010826 <VL53L4CX_Start+0xf6>

    default:
      pObj->IsRanging = 0U;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010812:	2200      	movs	r2, #0
 8010814:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
      ret = VL53L4CX_INVALID_PARAM;
 8010818:	f06f 0301 	mvn.w	r3, #1
 801081c:	60fb      	str	r3, [r7, #12]
      break;
 801081e:	e002      	b.n	8010826 <VL53L4CX_Start+0xf6>
    }
  }
  else
  {
    ret = VL53L4CX_ERROR;
 8010820:	f04f 33ff 	mov.w	r3, #4294967295
 8010824:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010826:	68fb      	ldr	r3, [r7, #12]
}
 8010828:	4618      	mov	r0, r3
 801082a:	3710      	adds	r7, #16
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}

08010830 <vl53l4cx_poll_for_measurement>:
/** @defgroup VL53L4CX_Private_Functions Private Functions
  * @{
  */

static int32_t vl53l4cx_poll_for_measurement(VL53L4CX_Object_t *pObj, uint32_t Timeout)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b084      	sub	sp, #16
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
 8010838:	6039      	str	r1, [r7, #0]
  uint32_t TickStart;
  uint8_t NewDataReady = 0;
 801083a:	2300      	movs	r3, #0
 801083c:	72fb      	strb	r3, [r7, #11]

  if (pObj == NULL)
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	2b00      	cmp	r3, #0
 8010842:	d102      	bne.n	801084a <vl53l4cx_poll_for_measurement+0x1a>
  {
    return VL53L4CX_INVALID_PARAM;
 8010844:	f06f 0301 	mvn.w	r3, #1
 8010848:	e01b      	b.n	8010882 <vl53l4cx_poll_for_measurement+0x52>
  }

  TickStart = pObj->IO.GetTick();
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	695b      	ldr	r3, [r3, #20]
 801084e:	4798      	blx	r3
 8010850:	4603      	mov	r3, r0
 8010852:	60fb      	str	r3, [r7, #12]

  do
  {
    (void)VL53LX_GetMeasurementDataReady(pObj, &NewDataReady);
 8010854:	f107 030b 	add.w	r3, r7, #11
 8010858:	4619      	mov	r1, r3
 801085a:	6878      	ldr	r0, [r7, #4]
 801085c:	f7f0 f9d8 	bl	8000c10 <VL53LX_GetMeasurementDataReady>

    if (NewDataReady == 1U)
 8010860:	7afb      	ldrb	r3, [r7, #11]
 8010862:	2b01      	cmp	r3, #1
 8010864:	d101      	bne.n	801086a <vl53l4cx_poll_for_measurement+0x3a>
    {
      return VL53L4CX_OK;
 8010866:	2300      	movs	r3, #0
 8010868:	e00b      	b.n	8010882 <vl53l4cx_poll_for_measurement+0x52>
    }
  } while ((pObj->IO.GetTick() - TickStart) < Timeout);
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	695b      	ldr	r3, [r3, #20]
 801086e:	4798      	blx	r3
 8010870:	4603      	mov	r3, r0
 8010872:	461a      	mov	r2, r3
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	1ad3      	subs	r3, r2, r3
 8010878:	683a      	ldr	r2, [r7, #0]
 801087a:	429a      	cmp	r2, r3
 801087c:	d8ea      	bhi.n	8010854 <vl53l4cx_poll_for_measurement+0x24>

  return VL53L4CX_TIMEOUT;
 801087e:	f06f 0302 	mvn.w	r3, #2
}
 8010882:	4618      	mov	r0, r3
 8010884:	3710      	adds	r7, #16
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}
	...

0801088c <vl53l4cx_get_result>:

static int32_t vl53l4cx_get_result(VL53L4CX_Object_t *pObj, VL53L4CX_Result_t *pResult)
{
 801088c:	b590      	push	{r4, r7, lr}
 801088e:	b089      	sub	sp, #36	@ 0x24
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
 8010894:	6039      	str	r1, [r7, #0]
  uint8_t i, j;
  uint16_t spad_count; /* number of active spads for the current measurement */
  float_t ambient_temp, signal_temp; /* temporary variables used for computation */
  static VL53LX_MultiRangingData_t data;

  if ((pObj == NULL) || (pResult == NULL))
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d002      	beq.n	80108a2 <vl53l4cx_get_result+0x16>
 801089c:	683b      	ldr	r3, [r7, #0]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d103      	bne.n	80108aa <vl53l4cx_get_result+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 80108a2:	f06f 0301 	mvn.w	r3, #1
 80108a6:	61fb      	str	r3, [r7, #28]
 80108a8:	e103      	b.n	8010ab2 <vl53l4cx_get_result+0x226>
  }
  else if (VL53LX_GetMultiRangingData(pObj, &data) != VL53LX_ERROR_NONE)
 80108aa:	4984      	ldr	r1, [pc, #528]	@ (8010abc <vl53l4cx_get_result+0x230>)
 80108ac:	6878      	ldr	r0, [r7, #4]
 80108ae:	f7f0 fd8e 	bl	80013ce <VL53LX_GetMultiRangingData>
 80108b2:	4603      	mov	r3, r0
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d003      	beq.n	80108c0 <vl53l4cx_get_result+0x34>
  {
    ret = VL53L4CX_ERROR;
 80108b8:	f04f 33ff 	mov.w	r3, #4294967295
 80108bc:	61fb      	str	r3, [r7, #28]
 80108be:	e0f8      	b.n	8010ab2 <vl53l4cx_get_result+0x226>
  }
  else
  {
    for (i = 0; i < VL53L4CX_MAX_NB_ZONES; i++)
 80108c0:	2300      	movs	r3, #0
 80108c2:	76fb      	strb	r3, [r7, #27]
 80108c4:	e0ec      	b.n	8010aa0 <vl53l4cx_get_result+0x214>
    {
      /* number of detected targets by the device */
      pResult->ZoneResult[i].NumberOfTargets = data.NumberOfObjectsFound;
 80108c6:	4b7d      	ldr	r3, [pc, #500]	@ (8010abc <vl53l4cx_get_result+0x230>)
 80108c8:	795b      	ldrb	r3, [r3, #5]
 80108ca:	7efa      	ldrb	r2, [r7, #27]
 80108cc:	4618      	mov	r0, r3
 80108ce:	6839      	ldr	r1, [r7, #0]
 80108d0:	4613      	mov	r3, r2
 80108d2:	011b      	lsls	r3, r3, #4
 80108d4:	4413      	add	r3, r2
 80108d6:	009b      	lsls	r3, r3, #2
 80108d8:	440b      	add	r3, r1
 80108da:	3304      	adds	r3, #4
 80108dc:	6018      	str	r0, [r3, #0]

      for (j = 0; j < data.NumberOfObjectsFound; j++)
 80108de:	2300      	movs	r3, #0
 80108e0:	76bb      	strb	r3, [r7, #26]
 80108e2:	e0d4      	b.n	8010a8e <vl53l4cx_get_result+0x202>
      {
        /* clip the value if negative */
        if (data.RangeData[j].RangeMilliMeter < 0)
 80108e4:	7eba      	ldrb	r2, [r7, #26]
 80108e6:	4975      	ldr	r1, [pc, #468]	@ (8010abc <vl53l4cx_get_result+0x230>)
 80108e8:	4613      	mov	r3, r2
 80108ea:	009b      	lsls	r3, r3, #2
 80108ec:	4413      	add	r3, r2
 80108ee:	009b      	lsls	r3, r3, #2
 80108f0:	440b      	add	r3, r1
 80108f2:	3318      	adds	r3, #24
 80108f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	da0b      	bge.n	8010914 <vl53l4cx_get_result+0x88>
        {
          pResult->ZoneResult[i].Distance[j] = 0U;
 80108fc:	7efa      	ldrb	r2, [r7, #27]
 80108fe:	7eb8      	ldrb	r0, [r7, #26]
 8010900:	6839      	ldr	r1, [r7, #0]
 8010902:	4613      	mov	r3, r2
 8010904:	011b      	lsls	r3, r3, #4
 8010906:	4413      	add	r3, r2
 8010908:	4403      	add	r3, r0
 801090a:	009b      	lsls	r3, r3, #2
 801090c:	440b      	add	r3, r1
 801090e:	2200      	movs	r2, #0
 8010910:	609a      	str	r2, [r3, #8]
 8010912:	e014      	b.n	801093e <vl53l4cx_get_result+0xb2>
        }
        else
        {
          pResult->ZoneResult[i].Distance[j] = (uint32_t)data.RangeData[j].RangeMilliMeter;
 8010914:	7eba      	ldrb	r2, [r7, #26]
 8010916:	4969      	ldr	r1, [pc, #420]	@ (8010abc <vl53l4cx_get_result+0x230>)
 8010918:	4613      	mov	r3, r2
 801091a:	009b      	lsls	r3, r3, #2
 801091c:	4413      	add	r3, r2
 801091e:	009b      	lsls	r3, r3, #2
 8010920:	440b      	add	r3, r1
 8010922:	3318      	adds	r3, #24
 8010924:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010928:	7efa      	ldrb	r2, [r7, #27]
 801092a:	7eb8      	ldrb	r0, [r7, #26]
 801092c:	461c      	mov	r4, r3
 801092e:	6839      	ldr	r1, [r7, #0]
 8010930:	4613      	mov	r3, r2
 8010932:	011b      	lsls	r3, r3, #4
 8010934:	4413      	add	r3, r2
 8010936:	4403      	add	r3, r0
 8010938:	009b      	lsls	r3, r3, #2
 801093a:	440b      	add	r3, r1
 801093c:	609c      	str	r4, [r3, #8]
         * - convert value from FixPoint1616 to Mcps by dividing by 65536
         * - convert value from Mcps to Kcps by multiplying it by 1000
         * - obtain number of active spads by dividing EffectiveSpadRtnCount by 256
         * - convert ambient value from Kcps to Kcps/spad diving by the number of active spads  
         */
        if (pObj->IsAmbientEnabled == 1U)
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010944:	f893 34ec 	ldrb.w	r3, [r3, #1260]	@ 0x4ec
 8010948:	2b01      	cmp	r3, #1
 801094a:	d132      	bne.n	80109b2 <vl53l4cx_get_result+0x126>
        {
          ambient_temp = (data.RangeData[j].AmbientRateRtnMegaCps / 65536.0f) * 1000.0f;
 801094c:	7eba      	ldrb	r2, [r7, #26]
 801094e:	495b      	ldr	r1, [pc, #364]	@ (8010abc <vl53l4cx_get_result+0x230>)
 8010950:	4613      	mov	r3, r2
 8010952:	009b      	lsls	r3, r3, #2
 8010954:	4413      	add	r3, r2
 8010956:	009b      	lsls	r3, r3, #2
 8010958:	440b      	add	r3, r1
 801095a:	3310      	adds	r3, #16
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	ee07 3a90 	vmov	s15, r3
 8010962:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010966:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8010ac0 <vl53l4cx_get_result+0x234>
 801096a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801096e:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010ac4 <vl53l4cx_get_result+0x238>
 8010972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010976:	edc7 7a05 	vstr	s15, [r7, #20]
          spad_count = data.EffectiveSpadRtnCount >> 8;
 801097a:	4b50      	ldr	r3, [pc, #320]	@ (8010abc <vl53l4cx_get_result+0x230>)
 801097c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010980:	0a1b      	lsrs	r3, r3, #8
 8010982:	827b      	strh	r3, [r7, #18]
          pResult->ZoneResult[i].Ambient[j] = ambient_temp / (float_t)spad_count;
 8010984:	8a7b      	ldrh	r3, [r7, #18]
 8010986:	ee07 3a90 	vmov	s15, r3
 801098a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801098e:	7efa      	ldrb	r2, [r7, #27]
 8010990:	7eb8      	ldrb	r0, [r7, #26]
 8010992:	edd7 6a05 	vldr	s13, [r7, #20]
 8010996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801099a:	6839      	ldr	r1, [r7, #0]
 801099c:	4613      	mov	r3, r2
 801099e:	011b      	lsls	r3, r3, #4
 80109a0:	4413      	add	r3, r2
 80109a2:	4403      	add	r3, r0
 80109a4:	3308      	adds	r3, #8
 80109a6:	009b      	lsls	r3, r3, #2
 80109a8:	440b      	add	r3, r1
 80109aa:	3308      	adds	r3, #8
 80109ac:	edc3 7a00 	vstr	s15, [r3]
 80109b0:	e00d      	b.n	80109ce <vl53l4cx_get_result+0x142>
        }
        else
        {
          pResult->ZoneResult[i].Ambient[j] = 0.0f;
 80109b2:	7efa      	ldrb	r2, [r7, #27]
 80109b4:	7eb8      	ldrb	r0, [r7, #26]
 80109b6:	6839      	ldr	r1, [r7, #0]
 80109b8:	4613      	mov	r3, r2
 80109ba:	011b      	lsls	r3, r3, #4
 80109bc:	4413      	add	r3, r2
 80109be:	4403      	add	r3, r0
 80109c0:	3308      	adds	r3, #8
 80109c2:	009b      	lsls	r3, r3, #2
 80109c4:	440b      	add	r3, r1
 80109c6:	3308      	adds	r3, #8
 80109c8:	f04f 0200 	mov.w	r2, #0
 80109cc:	601a      	str	r2, [r3, #0]
         * - convert value from FixPoint1616 to Mcps by dividing by 65536
         * - convert value from Mcps to Kcps by multiplying it by 1000
         * - obtain number of active spads by dividing EffectiveSpadRtnCount by 256
         * - convert ambient value from Kcps to Kcps/spad diving by the number of active spads  
         */
        if (pObj->IsSignalEnabled == 1U)
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80109d4:	f893 34ed 	ldrb.w	r3, [r3, #1261]	@ 0x4ed
 80109d8:	2b01      	cmp	r3, #1
 80109da:	d132      	bne.n	8010a42 <vl53l4cx_get_result+0x1b6>
        {
          signal_temp = (data.RangeData[j].SignalRateRtnMegaCps / 65536.0f) * 1000.0f;
 80109dc:	7eba      	ldrb	r2, [r7, #26]
 80109de:	4937      	ldr	r1, [pc, #220]	@ (8010abc <vl53l4cx_get_result+0x230>)
 80109e0:	4613      	mov	r3, r2
 80109e2:	009b      	lsls	r3, r3, #2
 80109e4:	4413      	add	r3, r2
 80109e6:	009b      	lsls	r3, r3, #2
 80109e8:	440b      	add	r3, r1
 80109ea:	330c      	adds	r3, #12
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	ee07 3a90 	vmov	s15, r3
 80109f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80109f6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8010ac0 <vl53l4cx_get_result+0x234>
 80109fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80109fe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010ac4 <vl53l4cx_get_result+0x238>
 8010a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010a06:	edc7 7a03 	vstr	s15, [r7, #12]
          spad_count = data.EffectiveSpadRtnCount >> 8;
 8010a0a:	4b2c      	ldr	r3, [pc, #176]	@ (8010abc <vl53l4cx_get_result+0x230>)
 8010a0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010a10:	0a1b      	lsrs	r3, r3, #8
 8010a12:	827b      	strh	r3, [r7, #18]
          pResult->ZoneResult[i].Signal[j] = signal_temp / (float_t)spad_count;
 8010a14:	8a7b      	ldrh	r3, [r7, #18]
 8010a16:	ee07 3a90 	vmov	s15, r3
 8010a1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010a1e:	7efa      	ldrb	r2, [r7, #27]
 8010a20:	7eb8      	ldrb	r0, [r7, #26]
 8010a22:	edd7 6a03 	vldr	s13, [r7, #12]
 8010a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010a2a:	6839      	ldr	r1, [r7, #0]
 8010a2c:	4613      	mov	r3, r2
 8010a2e:	011b      	lsls	r3, r3, #4
 8010a30:	4413      	add	r3, r2
 8010a32:	4403      	add	r3, r0
 8010a34:	330c      	adds	r3, #12
 8010a36:	009b      	lsls	r3, r3, #2
 8010a38:	440b      	add	r3, r1
 8010a3a:	3308      	adds	r3, #8
 8010a3c:	edc3 7a00 	vstr	s15, [r3]
 8010a40:	e00d      	b.n	8010a5e <vl53l4cx_get_result+0x1d2>
        }
        else
        {
          pResult->ZoneResult[i].Signal[j] = 0.0f;
 8010a42:	7efa      	ldrb	r2, [r7, #27]
 8010a44:	7eb8      	ldrb	r0, [r7, #26]
 8010a46:	6839      	ldr	r1, [r7, #0]
 8010a48:	4613      	mov	r3, r2
 8010a4a:	011b      	lsls	r3, r3, #4
 8010a4c:	4413      	add	r3, r2
 8010a4e:	4403      	add	r3, r0
 8010a50:	330c      	adds	r3, #12
 8010a52:	009b      	lsls	r3, r3, #2
 8010a54:	440b      	add	r3, r1
 8010a56:	3308      	adds	r3, #8
 8010a58:	f04f 0200 	mov.w	r2, #0
 8010a5c:	601a      	str	r2, [r3, #0]
        }

        pResult->ZoneResult[i].Status[j] = data.RangeData[j].RangeStatus;
 8010a5e:	7eba      	ldrb	r2, [r7, #26]
 8010a60:	4916      	ldr	r1, [pc, #88]	@ (8010abc <vl53l4cx_get_result+0x230>)
 8010a62:	4613      	mov	r3, r2
 8010a64:	009b      	lsls	r3, r3, #2
 8010a66:	4413      	add	r3, r2
 8010a68:	009b      	lsls	r3, r3, #2
 8010a6a:	440b      	add	r3, r1
 8010a6c:	331a      	adds	r3, #26
 8010a6e:	781b      	ldrb	r3, [r3, #0]
 8010a70:	7efa      	ldrb	r2, [r7, #27]
 8010a72:	7eb8      	ldrb	r0, [r7, #26]
 8010a74:	461c      	mov	r4, r3
 8010a76:	6839      	ldr	r1, [r7, #0]
 8010a78:	4613      	mov	r3, r2
 8010a7a:	011b      	lsls	r3, r3, #4
 8010a7c:	4413      	add	r3, r2
 8010a7e:	4403      	add	r3, r0
 8010a80:	3304      	adds	r3, #4
 8010a82:	009b      	lsls	r3, r3, #2
 8010a84:	440b      	add	r3, r1
 8010a86:	609c      	str	r4, [r3, #8]
      for (j = 0; j < data.NumberOfObjectsFound; j++)
 8010a88:	7ebb      	ldrb	r3, [r7, #26]
 8010a8a:	3301      	adds	r3, #1
 8010a8c:	76bb      	strb	r3, [r7, #26]
 8010a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8010abc <vl53l4cx_get_result+0x230>)
 8010a90:	795b      	ldrb	r3, [r3, #5]
 8010a92:	7eba      	ldrb	r2, [r7, #26]
 8010a94:	429a      	cmp	r2, r3
 8010a96:	f4ff af25 	bcc.w	80108e4 <vl53l4cx_get_result+0x58>
    for (i = 0; i < VL53L4CX_MAX_NB_ZONES; i++)
 8010a9a:	7efb      	ldrb	r3, [r7, #27]
 8010a9c:	3301      	adds	r3, #1
 8010a9e:	76fb      	strb	r3, [r7, #27]
 8010aa0:	7efb      	ldrb	r3, [r7, #27]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f43f af0f 	beq.w	80108c6 <vl53l4cx_get_result+0x3a>
      }
    }

    pResult->NumberOfZones = VL53L4CX_MAX_NB_ZONES;
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	2201      	movs	r2, #1
 8010aac:	601a      	str	r2, [r3, #0]

    ret = VL53L4CX_OK;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8010ab2:	69fb      	ldr	r3, [r7, #28]
}
 8010ab4:	4618      	mov	r0, r3
 8010ab6:	3724      	adds	r7, #36	@ 0x24
 8010ab8:	46bd      	mov	sp, r7
 8010aba:	bd90      	pop	{r4, r7, pc}
 8010abc:	24000324 	.word	0x24000324
 8010ac0:	47800000 	.word	0x47800000
 8010ac4:	447a0000 	.word	0x447a0000

08010ac8 <ST7789_Delay>:
#include "spi.h" // spi.h  hspi1 .

extern SPI_HandleTypeDef ST7789_SPI_PORT;

//   
static void ST7789_Delay(uint32_t ms) {
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b082      	sub	sp, #8
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8010ad0:	6878      	ldr	r0, [r7, #4]
 8010ad2:	f000 fa93 	bl	8010ffc <HAL_Delay>
}
 8010ad6:	bf00      	nop
 8010ad8:	3708      	adds	r7, #8
 8010ada:	46bd      	mov	sp, r7
 8010adc:	bd80      	pop	{r7, pc}
	...

08010ae0 <ST7789_Select>:

// CS  
static void ST7789_Select(void) {
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_RESET);
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8010aea:	4802      	ldr	r0, [pc, #8]	@ (8010af4 <ST7789_Select+0x14>)
 8010aec:	f002 fab2 	bl	8013054 <HAL_GPIO_WritePin>
}
 8010af0:	bf00      	nop
 8010af2:	bd80      	pop	{r7, pc}
 8010af4:	58021000 	.word	0x58021000

08010af8 <ST7789_UnSelect>:
static void ST7789_UnSelect(void) {
 8010af8:	b580      	push	{r7, lr}
 8010afa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_SET);
 8010afc:	2201      	movs	r2, #1
 8010afe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8010b02:	4802      	ldr	r0, [pc, #8]	@ (8010b0c <ST7789_UnSelect+0x14>)
 8010b04:	f002 faa6 	bl	8013054 <HAL_GPIO_WritePin>
}
 8010b08:	bf00      	nop
 8010b0a:	bd80      	pop	{r7, pc}
 8010b0c:	58021000 	.word	0x58021000

08010b10 <ST7789_WriteCommand>:

//   (DC = 0)
void ST7789_WriteCommand(uint8_t cmd) {
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b082      	sub	sp, #8
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	4603      	mov	r3, r0
 8010b18:	71fb      	strb	r3, [r7, #7]
    ST7789_Select();
 8010b1a:	f7ff ffe1 	bl	8010ae0 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_RESET); // Command Mode
 8010b1e:	2200      	movs	r2, #0
 8010b20:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8010b24:	4807      	ldr	r0, [pc, #28]	@ (8010b44 <ST7789_WriteCommand+0x34>)
 8010b26:	f002 fa95 	bl	8013054 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 8010b2a:	1df9      	adds	r1, r7, #7
 8010b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8010b30:	2201      	movs	r2, #1
 8010b32:	4805      	ldr	r0, [pc, #20]	@ (8010b48 <ST7789_WriteCommand+0x38>)
 8010b34:	f007 fc8a 	bl	801844c <HAL_SPI_Transmit>
    ST7789_UnSelect();
 8010b38:	f7ff ffde 	bl	8010af8 <ST7789_UnSelect>
}
 8010b3c:	bf00      	nop
 8010b3e:	3708      	adds	r7, #8
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bd80      	pop	{r7, pc}
 8010b44:	58021000 	.word	0x58021000
 8010b48:	24002d50 	.word	0x24002d50

08010b4c <ST7789_WriteData>:

//   (DC = 1)
void ST7789_WriteData(uint8_t *buff, size_t buff_size) {
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b082      	sub	sp, #8
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
    ST7789_Select();
 8010b56:	f7ff ffc3 	bl	8010ae0 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET); // Data Mode
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8010b60:	4808      	ldr	r0, [pc, #32]	@ (8010b84 <ST7789_WriteData+0x38>)
 8010b62:	f002 fa77 	bl	8013054 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8010b66:	683b      	ldr	r3, [r7, #0]
 8010b68:	b29a      	uxth	r2, r3
 8010b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8010b6e:	6879      	ldr	r1, [r7, #4]
 8010b70:	4805      	ldr	r0, [pc, #20]	@ (8010b88 <ST7789_WriteData+0x3c>)
 8010b72:	f007 fc6b 	bl	801844c <HAL_SPI_Transmit>
    ST7789_UnSelect();
 8010b76:	f7ff ffbf 	bl	8010af8 <ST7789_UnSelect>
}
 8010b7a:	bf00      	nop
 8010b7c:	3708      	adds	r7, #8
 8010b7e:	46bd      	mov	sp, r7
 8010b80:	bd80      	pop	{r7, pc}
 8010b82:	bf00      	nop
 8010b84:	58021000 	.word	0x58021000
 8010b88:	24002d50 	.word	0x24002d50

08010b8c <ST7789_WriteSmallData>:

// 1   
static void ST7789_WriteSmallData(uint8_t data) {
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b082      	sub	sp, #8
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	4603      	mov	r3, r0
 8010b94:	71fb      	strb	r3, [r7, #7]
    ST7789_WriteData(&data, 1);
 8010b96:	1dfb      	adds	r3, r7, #7
 8010b98:	2101      	movs	r1, #1
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	f7ff ffd6 	bl	8010b4c <ST7789_WriteData>
}
 8010ba0:	bf00      	nop
 8010ba2:	3708      	adds	r7, #8
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}

08010ba8 <ST7789_SetAddressWindow>:

//   (: Offset )
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8010ba8:	b590      	push	{r4, r7, lr}
 8010baa:	b087      	sub	sp, #28
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	4604      	mov	r4, r0
 8010bb0:	4608      	mov	r0, r1
 8010bb2:	4611      	mov	r1, r2
 8010bb4:	461a      	mov	r2, r3
 8010bb6:	4623      	mov	r3, r4
 8010bb8:	80fb      	strh	r3, [r7, #6]
 8010bba:	4603      	mov	r3, r0
 8010bbc:	80bb      	strh	r3, [r7, #4]
 8010bbe:	460b      	mov	r3, r1
 8010bc0:	807b      	strh	r3, [r7, #2]
 8010bc2:	4613      	mov	r3, r2
 8010bc4:	803b      	strh	r3, [r7, #0]
    uint16_t x_start = x0 + ST7789_X_SHIFT;
 8010bc6:	88fb      	ldrh	r3, [r7, #6]
 8010bc8:	3334      	adds	r3, #52	@ 0x34
 8010bca:	82fb      	strh	r3, [r7, #22]
    uint16_t x_end = x1 + ST7789_X_SHIFT;
 8010bcc:	887b      	ldrh	r3, [r7, #2]
 8010bce:	3334      	adds	r3, #52	@ 0x34
 8010bd0:	82bb      	strh	r3, [r7, #20]
    uint16_t y_start = y0 + ST7789_Y_SHIFT;
 8010bd2:	88bb      	ldrh	r3, [r7, #4]
 8010bd4:	3328      	adds	r3, #40	@ 0x28
 8010bd6:	827b      	strh	r3, [r7, #18]
    uint16_t y_end = y1 + ST7789_Y_SHIFT;
 8010bd8:	883b      	ldrh	r3, [r7, #0]
 8010bda:	3328      	adds	r3, #40	@ 0x28
 8010bdc:	823b      	strh	r3, [r7, #16]

    ST7789_WriteCommand(0x2A); // CASET
 8010bde:	202a      	movs	r0, #42	@ 0x2a
 8010be0:	f7ff ff96 	bl	8010b10 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (x_start >> 8) & 0xFF, x_start & 0xFF, (x_end >> 8) & 0xFF, x_end & 0xFF };
 8010be4:	8afb      	ldrh	r3, [r7, #22]
 8010be6:	0a1b      	lsrs	r3, r3, #8
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	b2db      	uxtb	r3, r3
 8010bec:	733b      	strb	r3, [r7, #12]
 8010bee:	8afb      	ldrh	r3, [r7, #22]
 8010bf0:	b2db      	uxtb	r3, r3
 8010bf2:	737b      	strb	r3, [r7, #13]
 8010bf4:	8abb      	ldrh	r3, [r7, #20]
 8010bf6:	0a1b      	lsrs	r3, r3, #8
 8010bf8:	b29b      	uxth	r3, r3
 8010bfa:	b2db      	uxtb	r3, r3
 8010bfc:	73bb      	strb	r3, [r7, #14]
 8010bfe:	8abb      	ldrh	r3, [r7, #20]
 8010c00:	b2db      	uxtb	r3, r3
 8010c02:	73fb      	strb	r3, [r7, #15]
        ST7789_WriteData(data, sizeof(data));
 8010c04:	f107 030c 	add.w	r3, r7, #12
 8010c08:	2104      	movs	r1, #4
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	f7ff ff9e 	bl	8010b4c <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2B); // RASET
 8010c10:	202b      	movs	r0, #43	@ 0x2b
 8010c12:	f7ff ff7d 	bl	8010b10 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (y_start >> 8) & 0xFF, y_start & 0xFF, (y_end >> 8) & 0xFF, y_end & 0xFF };
 8010c16:	8a7b      	ldrh	r3, [r7, #18]
 8010c18:	0a1b      	lsrs	r3, r3, #8
 8010c1a:	b29b      	uxth	r3, r3
 8010c1c:	b2db      	uxtb	r3, r3
 8010c1e:	723b      	strb	r3, [r7, #8]
 8010c20:	8a7b      	ldrh	r3, [r7, #18]
 8010c22:	b2db      	uxtb	r3, r3
 8010c24:	727b      	strb	r3, [r7, #9]
 8010c26:	8a3b      	ldrh	r3, [r7, #16]
 8010c28:	0a1b      	lsrs	r3, r3, #8
 8010c2a:	b29b      	uxth	r3, r3
 8010c2c:	b2db      	uxtb	r3, r3
 8010c2e:	72bb      	strb	r3, [r7, #10]
 8010c30:	8a3b      	ldrh	r3, [r7, #16]
 8010c32:	b2db      	uxtb	r3, r3
 8010c34:	72fb      	strb	r3, [r7, #11]
        ST7789_WriteData(data, sizeof(data));
 8010c36:	f107 0308 	add.w	r3, r7, #8
 8010c3a:	2104      	movs	r1, #4
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	f7ff ff85 	bl	8010b4c <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2C); // RAMWR
 8010c42:	202c      	movs	r0, #44	@ 0x2c
 8010c44:	f7ff ff64 	bl	8010b10 <ST7789_WriteCommand>
}
 8010c48:	bf00      	nop
 8010c4a:	371c      	adds	r7, #28
 8010c4c:	46bd      	mov	sp, r7
 8010c4e:	bd90      	pop	{r4, r7, pc}

08010c50 <ST7789_Init>:

//  
void ST7789_Init(void) {
 8010c50:	b580      	push	{r7, lr}
 8010c52:	af00      	add	r7, sp, #0
    ST7789_WriteCommand(0x01); // SWRESET
 8010c54:	2001      	movs	r0, #1
 8010c56:	f7ff ff5b 	bl	8010b10 <ST7789_WriteCommand>
    ST7789_Delay(150);
 8010c5a:	2096      	movs	r0, #150	@ 0x96
 8010c5c:	f7ff ff34 	bl	8010ac8 <ST7789_Delay>

    ST7789_WriteCommand(0x11); // SLPOUT (Sleep Out)
 8010c60:	2011      	movs	r0, #17
 8010c62:	f7ff ff55 	bl	8010b10 <ST7789_WriteCommand>
    ST7789_Delay(255);
 8010c66:	20ff      	movs	r0, #255	@ 0xff
 8010c68:	f7ff ff2e 	bl	8010ac8 <ST7789_Delay>

    ST7789_WriteCommand(0x3A); // COLMOD (Color Mode)
 8010c6c:	203a      	movs	r0, #58	@ 0x3a
 8010c6e:	f7ff ff4f 	bl	8010b10 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x55); // 16-bit color (65k)
 8010c72:	2055      	movs	r0, #85	@ 0x55
 8010c74:	f7ff ff8a 	bl	8010b8c <ST7789_WriteSmallData>

    // []   (MADCTL) -   
    // 0x36  : MY MX MV ML RGB MH ...
    //  (LandScape)  :  0x70  0xA0  
    ST7789_WriteCommand(0x36);
 8010c78:	2036      	movs	r0, #54	@ 0x36
 8010c7a:	f7ff ff49 	bl	8010b10 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x00); //   0x00, 0x60, 0x70, 0xC0   
 8010c7e:	2000      	movs	r0, #0
 8010c80:	f7ff ff84 	bl	8010b8c <ST7789_WriteSmallData>

    // []   (IPS     )
    ST7789_WriteCommand(0x21); // INVON (Inversion On) ->   0x20(OFF) 
 8010c84:	2021      	movs	r0, #33	@ 0x21
 8010c86:	f7ff ff43 	bl	8010b10 <ST7789_WriteCommand>

    ST7789_WriteCommand(0x29); // DISPON (Display On)
 8010c8a:	2029      	movs	r0, #41	@ 0x29
 8010c8c:	f7ff ff40 	bl	8010b10 <ST7789_WriteCommand>
    ST7789_Delay(10);
 8010c90:	200a      	movs	r0, #10
 8010c92:	f7ff ff19 	bl	8010ac8 <ST7789_Delay>

    //   
    ST7789_FillScreen(ST7789_BLACK);
 8010c96:	2000      	movs	r0, #0
 8010c98:	f000 f802 	bl	8010ca0 <ST7789_FillScreen>
}
 8010c9c:	bf00      	nop
 8010c9e:	bd80      	pop	{r7, pc}

08010ca0 <ST7789_FillScreen>:

//   
void ST7789_FillScreen(uint16_t color) {
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b084      	sub	sp, #16
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	80fb      	strh	r3, [r7, #6]
    ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8010caa:	23ef      	movs	r3, #239	@ 0xef
 8010cac:	2286      	movs	r2, #134	@ 0x86
 8010cae:	2100      	movs	r1, #0
 8010cb0:	2000      	movs	r0, #0
 8010cb2:	f7ff ff79 	bl	8010ba8 <ST7789_SetAddressWindow>

    //        (    )
    //       ,     
    //     (   DMA )
    uint16_t i, j;
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 8010cb6:	88fb      	ldrh	r3, [r7, #6]
 8010cb8:	0a1b      	lsrs	r3, r3, #8
 8010cba:	b29b      	uxth	r3, r3
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	723b      	strb	r3, [r7, #8]
 8010cc0:	88fb      	ldrh	r3, [r7, #6]
 8010cc2:	b2db      	uxtb	r3, r3
 8010cc4:	727b      	strb	r3, [r7, #9]

    ST7789_Select();
 8010cc6:	f7ff ff0b 	bl	8010ae0 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET);
 8010cca:	2201      	movs	r2, #1
 8010ccc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8010cd0:	4810      	ldr	r0, [pc, #64]	@ (8010d14 <ST7789_FillScreen+0x74>)
 8010cd2:	f002 f9bf 	bl	8013054 <HAL_GPIO_WritePin>

    for(i = 0; i < ST7789_WIDTH; i++) {
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	81fb      	strh	r3, [r7, #14]
 8010cda:	e012      	b.n	8010d02 <ST7789_FillScreen+0x62>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 8010cdc:	2300      	movs	r3, #0
 8010cde:	81bb      	strh	r3, [r7, #12]
 8010ce0:	e009      	b.n	8010cf6 <ST7789_FillScreen+0x56>
             HAL_SPI_Transmit(&ST7789_SPI_PORT, data, 2, 10);
 8010ce2:	f107 0108 	add.w	r1, r7, #8
 8010ce6:	230a      	movs	r3, #10
 8010ce8:	2202      	movs	r2, #2
 8010cea:	480b      	ldr	r0, [pc, #44]	@ (8010d18 <ST7789_FillScreen+0x78>)
 8010cec:	f007 fbae 	bl	801844c <HAL_SPI_Transmit>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 8010cf0:	89bb      	ldrh	r3, [r7, #12]
 8010cf2:	3301      	adds	r3, #1
 8010cf4:	81bb      	strh	r3, [r7, #12]
 8010cf6:	89bb      	ldrh	r3, [r7, #12]
 8010cf8:	2bef      	cmp	r3, #239	@ 0xef
 8010cfa:	d9f2      	bls.n	8010ce2 <ST7789_FillScreen+0x42>
    for(i = 0; i < ST7789_WIDTH; i++) {
 8010cfc:	89fb      	ldrh	r3, [r7, #14]
 8010cfe:	3301      	adds	r3, #1
 8010d00:	81fb      	strh	r3, [r7, #14]
 8010d02:	89fb      	ldrh	r3, [r7, #14]
 8010d04:	2b86      	cmp	r3, #134	@ 0x86
 8010d06:	d9e9      	bls.n	8010cdc <ST7789_FillScreen+0x3c>
        }
    }
    ST7789_UnSelect();
 8010d08:	f7ff fef6 	bl	8010af8 <ST7789_UnSelect>
}
 8010d0c:	bf00      	nop
 8010d0e:	3710      	adds	r7, #16
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bd80      	pop	{r7, pc}
 8010d14:	58021000 	.word	0x58021000
 8010d18:	24002d50 	.word	0x24002d50

08010d1c <ST7789_DrawPixel>:

//  
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b084      	sub	sp, #16
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	4603      	mov	r3, r0
 8010d24:	80fb      	strh	r3, [r7, #6]
 8010d26:	460b      	mov	r3, r1
 8010d28:	80bb      	strh	r3, [r7, #4]
 8010d2a:	4613      	mov	r3, r2
 8010d2c:	807b      	strh	r3, [r7, #2]
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8010d2e:	88fb      	ldrh	r3, [r7, #6]
 8010d30:	2b86      	cmp	r3, #134	@ 0x86
 8010d32:	d817      	bhi.n	8010d64 <ST7789_DrawPixel+0x48>
 8010d34:	88bb      	ldrh	r3, [r7, #4]
 8010d36:	2bef      	cmp	r3, #239	@ 0xef
 8010d38:	d814      	bhi.n	8010d64 <ST7789_DrawPixel+0x48>

    ST7789_SetAddressWindow(x, y, x, y);
 8010d3a:	88bb      	ldrh	r3, [r7, #4]
 8010d3c:	88fa      	ldrh	r2, [r7, #6]
 8010d3e:	88b9      	ldrh	r1, [r7, #4]
 8010d40:	88f8      	ldrh	r0, [r7, #6]
 8010d42:	f7ff ff31 	bl	8010ba8 <ST7789_SetAddressWindow>
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 8010d46:	887b      	ldrh	r3, [r7, #2]
 8010d48:	0a1b      	lsrs	r3, r3, #8
 8010d4a:	b29b      	uxth	r3, r3
 8010d4c:	b2db      	uxtb	r3, r3
 8010d4e:	733b      	strb	r3, [r7, #12]
 8010d50:	887b      	ldrh	r3, [r7, #2]
 8010d52:	b2db      	uxtb	r3, r3
 8010d54:	737b      	strb	r3, [r7, #13]
    ST7789_WriteData(data, 2);
 8010d56:	f107 030c 	add.w	r3, r7, #12
 8010d5a:	2102      	movs	r1, #2
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	f7ff fef5 	bl	8010b4c <ST7789_WriteData>
 8010d62:	e000      	b.n	8010d66 <ST7789_DrawPixel+0x4a>
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8010d64:	bf00      	nop
}
 8010d66:	3710      	adds	r7, #16
 8010d68:	46bd      	mov	sp, r7
 8010d6a:	bd80      	pop	{r7, pc}

08010d6c <ST7789_DrawUser8x16>:

//   8x16    
// [] 8x16  (   + 90  )
// [ ] 8x16  (  + MSB First)
//  : [Col 0 Top] [Col 0 Bot] [Col 1 Top] [Col 1 Bot] ...
void ST7789_DrawUser8x16(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bgcolor) {
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b088      	sub	sp, #32
 8010d70:	af00      	add	r7, sp, #0
 8010d72:	60ba      	str	r2, [r7, #8]
 8010d74:	461a      	mov	r2, r3
 8010d76:	4603      	mov	r3, r0
 8010d78:	81fb      	strh	r3, [r7, #14]
 8010d7a:	460b      	mov	r3, r1
 8010d7c:	81bb      	strh	r3, [r7, #12]
 8010d7e:	4613      	mov	r3, r2
 8010d80:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j;
    uint8_t top_byte, bot_byte;
    char ch;

    while (*str) {
 8010d82:	e09b      	b.n	8010ebc <ST7789_DrawUser8x16+0x150>
        ch = *str;
 8010d84:	68bb      	ldr	r3, [r7, #8]
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	777b      	strb	r3, [r7, #29]
        if (ch < 32 || ch > 126) {
 8010d8a:	7f7b      	ldrb	r3, [r7, #29]
 8010d8c:	2b1f      	cmp	r3, #31
 8010d8e:	d902      	bls.n	8010d96 <ST7789_DrawUser8x16+0x2a>
 8010d90:	7f7b      	ldrb	r3, [r7, #29]
 8010d92:	2b7e      	cmp	r3, #126	@ 0x7e
 8010d94:	d903      	bls.n	8010d9e <ST7789_DrawUser8x16+0x32>
            str++;
 8010d96:	68bb      	ldr	r3, [r7, #8]
 8010d98:	3301      	adds	r3, #1
 8010d9a:	60bb      	str	r3, [r7, #8]
            continue;
 8010d9c:	e08e      	b.n	8010ebc <ST7789_DrawUser8x16+0x150>
        }

        const uint8_t *pData = asc2_1608[ch - 32];
 8010d9e:	7f7b      	ldrb	r3, [r7, #29]
 8010da0:	3b20      	subs	r3, #32
 8010da2:	011b      	lsls	r3, r3, #4
 8010da4:	4a4b      	ldr	r2, [pc, #300]	@ (8010ed4 <ST7789_DrawUser8x16+0x168>)
 8010da6:	4413      	add	r3, r2
 8010da8:	61bb      	str	r3, [r7, #24]

        if (x + 8 >= ST7789_WIDTH) {
 8010daa:	89fb      	ldrh	r3, [r7, #14]
 8010dac:	2b7e      	cmp	r3, #126	@ 0x7e
 8010dae:	d908      	bls.n	8010dc2 <ST7789_DrawUser8x16+0x56>
            x = 0;
 8010db0:	2300      	movs	r3, #0
 8010db2:	81fb      	strh	r3, [r7, #14]
            y += 16;
 8010db4:	89bb      	ldrh	r3, [r7, #12]
 8010db6:	3310      	adds	r3, #16
 8010db8:	81bb      	strh	r3, [r7, #12]
            if (y + 16 >= ST7789_HEIGHT) break;
 8010dba:	89bb      	ldrh	r3, [r7, #12]
 8010dbc:	2bdf      	cmp	r3, #223	@ 0xdf
 8010dbe:	f200 8083 	bhi.w	8010ec8 <ST7789_DrawUser8x16+0x15c>
        }

        //   8 (Column) .
        for (i = 0; i < 8; i++) {
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	77fb      	strb	r3, [r7, #31]
 8010dc6:	e070      	b.n	8010eaa <ST7789_DrawUser8x16+0x13e>
            top_byte = pData[i * 2];     //  
 8010dc8:	7ffb      	ldrb	r3, [r7, #31]
 8010dca:	005b      	lsls	r3, r3, #1
 8010dcc:	461a      	mov	r2, r3
 8010dce:	69bb      	ldr	r3, [r7, #24]
 8010dd0:	4413      	add	r3, r2
 8010dd2:	781b      	ldrb	r3, [r3, #0]
 8010dd4:	75fb      	strb	r3, [r7, #23]
            bot_byte = pData[i * 2 + 1]; //  
 8010dd6:	7ffb      	ldrb	r3, [r7, #31]
 8010dd8:	005b      	lsls	r3, r3, #1
 8010dda:	3301      	adds	r3, #1
 8010ddc:	69ba      	ldr	r2, [r7, #24]
 8010dde:	4413      	add	r3, r2
 8010de0:	781b      	ldrb	r3, [r3, #0]
 8010de2:	75bb      	strb	r3, [r7, #22]

            // [ ]  7(MSB)   . (0x80 )

            // 1.  8  (y ~ y+7)
            for (j = 0; j < 8; j++) {
 8010de4:	2300      	movs	r3, #0
 8010de6:	77bb      	strb	r3, [r7, #30]
 8010de8:	e027      	b.n	8010e3a <ST7789_DrawUser8x16+0xce>
                if ((top_byte << j) & 0x80) { //      
 8010dea:	7dfa      	ldrb	r2, [r7, #23]
 8010dec:	7fbb      	ldrb	r3, [r7, #30]
 8010dee:	fa02 f303 	lsl.w	r3, r2, r3
 8010df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d00e      	beq.n	8010e18 <ST7789_DrawUser8x16+0xac>
                    ST7789_DrawPixel(x + i, y + j, color);
 8010dfa:	7ffb      	ldrb	r3, [r7, #31]
 8010dfc:	b29a      	uxth	r2, r3
 8010dfe:	89fb      	ldrh	r3, [r7, #14]
 8010e00:	4413      	add	r3, r2
 8010e02:	b298      	uxth	r0, r3
 8010e04:	7fbb      	ldrb	r3, [r7, #30]
 8010e06:	b29a      	uxth	r2, r3
 8010e08:	89bb      	ldrh	r3, [r7, #12]
 8010e0a:	4413      	add	r3, r2
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	88fa      	ldrh	r2, [r7, #6]
 8010e10:	4619      	mov	r1, r3
 8010e12:	f7ff ff83 	bl	8010d1c <ST7789_DrawPixel>
 8010e16:	e00d      	b.n	8010e34 <ST7789_DrawUser8x16+0xc8>
                } else {
                    ST7789_DrawPixel(x + i, y + j, bgcolor);
 8010e18:	7ffb      	ldrb	r3, [r7, #31]
 8010e1a:	b29a      	uxth	r2, r3
 8010e1c:	89fb      	ldrh	r3, [r7, #14]
 8010e1e:	4413      	add	r3, r2
 8010e20:	b298      	uxth	r0, r3
 8010e22:	7fbb      	ldrb	r3, [r7, #30]
 8010e24:	b29a      	uxth	r2, r3
 8010e26:	89bb      	ldrh	r3, [r7, #12]
 8010e28:	4413      	add	r3, r2
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010e2e:	4619      	mov	r1, r3
 8010e30:	f7ff ff74 	bl	8010d1c <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8010e34:	7fbb      	ldrb	r3, [r7, #30]
 8010e36:	3301      	adds	r3, #1
 8010e38:	77bb      	strb	r3, [r7, #30]
 8010e3a:	7fbb      	ldrb	r3, [r7, #30]
 8010e3c:	2b07      	cmp	r3, #7
 8010e3e:	d9d4      	bls.n	8010dea <ST7789_DrawUser8x16+0x7e>
                }
            }

            // 2.  8  (y+8 ~ y+15)
            for (j = 0; j < 8; j++) {
 8010e40:	2300      	movs	r3, #0
 8010e42:	77bb      	strb	r3, [r7, #30]
 8010e44:	e02b      	b.n	8010e9e <ST7789_DrawUser8x16+0x132>
                if ((bot_byte << j) & 0x80) {
 8010e46:	7dba      	ldrb	r2, [r7, #22]
 8010e48:	7fbb      	ldrb	r3, [r7, #30]
 8010e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8010e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d010      	beq.n	8010e78 <ST7789_DrawUser8x16+0x10c>
                    ST7789_DrawPixel(x + i, y + j + 8, color);
 8010e56:	7ffb      	ldrb	r3, [r7, #31]
 8010e58:	b29a      	uxth	r2, r3
 8010e5a:	89fb      	ldrh	r3, [r7, #14]
 8010e5c:	4413      	add	r3, r2
 8010e5e:	b298      	uxth	r0, r3
 8010e60:	7fbb      	ldrb	r3, [r7, #30]
 8010e62:	b29a      	uxth	r2, r3
 8010e64:	89bb      	ldrh	r3, [r7, #12]
 8010e66:	4413      	add	r3, r2
 8010e68:	b29b      	uxth	r3, r3
 8010e6a:	3308      	adds	r3, #8
 8010e6c:	b29b      	uxth	r3, r3
 8010e6e:	88fa      	ldrh	r2, [r7, #6]
 8010e70:	4619      	mov	r1, r3
 8010e72:	f7ff ff53 	bl	8010d1c <ST7789_DrawPixel>
 8010e76:	e00f      	b.n	8010e98 <ST7789_DrawUser8x16+0x12c>
                } else {
                    ST7789_DrawPixel(x + i, y + j + 8, bgcolor);
 8010e78:	7ffb      	ldrb	r3, [r7, #31]
 8010e7a:	b29a      	uxth	r2, r3
 8010e7c:	89fb      	ldrh	r3, [r7, #14]
 8010e7e:	4413      	add	r3, r2
 8010e80:	b298      	uxth	r0, r3
 8010e82:	7fbb      	ldrb	r3, [r7, #30]
 8010e84:	b29a      	uxth	r2, r3
 8010e86:	89bb      	ldrh	r3, [r7, #12]
 8010e88:	4413      	add	r3, r2
 8010e8a:	b29b      	uxth	r3, r3
 8010e8c:	3308      	adds	r3, #8
 8010e8e:	b29b      	uxth	r3, r3
 8010e90:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010e92:	4619      	mov	r1, r3
 8010e94:	f7ff ff42 	bl	8010d1c <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8010e98:	7fbb      	ldrb	r3, [r7, #30]
 8010e9a:	3301      	adds	r3, #1
 8010e9c:	77bb      	strb	r3, [r7, #30]
 8010e9e:	7fbb      	ldrb	r3, [r7, #30]
 8010ea0:	2b07      	cmp	r3, #7
 8010ea2:	d9d0      	bls.n	8010e46 <ST7789_DrawUser8x16+0xda>
        for (i = 0; i < 8; i++) {
 8010ea4:	7ffb      	ldrb	r3, [r7, #31]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	77fb      	strb	r3, [r7, #31]
 8010eaa:	7ffb      	ldrb	r3, [r7, #31]
 8010eac:	2b07      	cmp	r3, #7
 8010eae:	d98b      	bls.n	8010dc8 <ST7789_DrawUser8x16+0x5c>
                }
            }
        }

        x += 8;
 8010eb0:	89fb      	ldrh	r3, [r7, #14]
 8010eb2:	3308      	adds	r3, #8
 8010eb4:	81fb      	strh	r3, [r7, #14]
        str++;
 8010eb6:	68bb      	ldr	r3, [r7, #8]
 8010eb8:	3301      	adds	r3, #1
 8010eba:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8010ebc:	68bb      	ldr	r3, [r7, #8]
 8010ebe:	781b      	ldrb	r3, [r3, #0]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	f47f af5f 	bne.w	8010d84 <ST7789_DrawUser8x16+0x18>
    }
}
 8010ec6:	e000      	b.n	8010eca <ST7789_DrawUser8x16+0x15e>
            if (y + 16 >= ST7789_HEIGHT) break;
 8010ec8:	bf00      	nop
}
 8010eca:	bf00      	nop
 8010ecc:	3720      	adds	r7, #32
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	bd80      	pop	{r7, pc}
 8010ed2:	bf00      	nop
 8010ed4:	08021040 	.word	0x08021040

08010ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b082      	sub	sp, #8
 8010edc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010ede:	2003      	movs	r0, #3
 8010ee0:	f001 fe50 	bl	8012b84 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8010ee4:	f004 f82e 	bl	8014f44 <HAL_RCC_GetSysClockFreq>
 8010ee8:	4602      	mov	r2, r0
 8010eea:	4b15      	ldr	r3, [pc, #84]	@ (8010f40 <HAL_Init+0x68>)
 8010eec:	699b      	ldr	r3, [r3, #24]
 8010eee:	0a1b      	lsrs	r3, r3, #8
 8010ef0:	f003 030f 	and.w	r3, r3, #15
 8010ef4:	4913      	ldr	r1, [pc, #76]	@ (8010f44 <HAL_Init+0x6c>)
 8010ef6:	5ccb      	ldrb	r3, [r1, r3]
 8010ef8:	f003 031f 	and.w	r3, r3, #31
 8010efc:	fa22 f303 	lsr.w	r3, r2, r3
 8010f00:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8010f02:	4b0f      	ldr	r3, [pc, #60]	@ (8010f40 <HAL_Init+0x68>)
 8010f04:	699b      	ldr	r3, [r3, #24]
 8010f06:	f003 030f 	and.w	r3, r3, #15
 8010f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8010f44 <HAL_Init+0x6c>)
 8010f0c:	5cd3      	ldrb	r3, [r2, r3]
 8010f0e:	f003 031f 	and.w	r3, r3, #31
 8010f12:	687a      	ldr	r2, [r7, #4]
 8010f14:	fa22 f303 	lsr.w	r3, r2, r3
 8010f18:	4a0b      	ldr	r2, [pc, #44]	@ (8010f48 <HAL_Init+0x70>)
 8010f1a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8010f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8010f4c <HAL_Init+0x74>)
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8010f22:	2000      	movs	r0, #0
 8010f24:	f000 f814 	bl	8010f50 <HAL_InitTick>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d001      	beq.n	8010f32 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8010f2e:	2301      	movs	r3, #1
 8010f30:	e002      	b.n	8010f38 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8010f32:	f00c f93b 	bl	801d1ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010f36:	2300      	movs	r3, #0
}
 8010f38:	4618      	mov	r0, r3
 8010f3a:	3708      	adds	r7, #8
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	bd80      	pop	{r7, pc}
 8010f40:	58024400 	.word	0x58024400
 8010f44:	08021658 	.word	0x08021658
 8010f48:	24000038 	.word	0x24000038
 8010f4c:	24000034 	.word	0x24000034

08010f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b082      	sub	sp, #8
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8010f58:	4b15      	ldr	r3, [pc, #84]	@ (8010fb0 <HAL_InitTick+0x60>)
 8010f5a:	781b      	ldrb	r3, [r3, #0]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d101      	bne.n	8010f64 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8010f60:	2301      	movs	r3, #1
 8010f62:	e021      	b.n	8010fa8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8010f64:	4b13      	ldr	r3, [pc, #76]	@ (8010fb4 <HAL_InitTick+0x64>)
 8010f66:	681a      	ldr	r2, [r3, #0]
 8010f68:	4b11      	ldr	r3, [pc, #68]	@ (8010fb0 <HAL_InitTick+0x60>)
 8010f6a:	781b      	ldrb	r3, [r3, #0]
 8010f6c:	4619      	mov	r1, r3
 8010f6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8010f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	f001 fe35 	bl	8012bea <HAL_SYSTICK_Config>
 8010f80:	4603      	mov	r3, r0
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d001      	beq.n	8010f8a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8010f86:	2301      	movs	r3, #1
 8010f88:	e00e      	b.n	8010fa8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	2b0f      	cmp	r3, #15
 8010f8e:	d80a      	bhi.n	8010fa6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010f90:	2200      	movs	r2, #0
 8010f92:	6879      	ldr	r1, [r7, #4]
 8010f94:	f04f 30ff 	mov.w	r0, #4294967295
 8010f98:	f001 fdff 	bl	8012b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010f9c:	4a06      	ldr	r2, [pc, #24]	@ (8010fb8 <HAL_InitTick+0x68>)
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	e000      	b.n	8010fa8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8010fa6:	2301      	movs	r3, #1
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3708      	adds	r7, #8
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	24000030 	.word	0x24000030
 8010fb4:	24000034 	.word	0x24000034
 8010fb8:	2400002c 	.word	0x2400002c

08010fbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010fbc:	b480      	push	{r7}
 8010fbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8010fc0:	4b06      	ldr	r3, [pc, #24]	@ (8010fdc <HAL_IncTick+0x20>)
 8010fc2:	781b      	ldrb	r3, [r3, #0]
 8010fc4:	461a      	mov	r2, r3
 8010fc6:	4b06      	ldr	r3, [pc, #24]	@ (8010fe0 <HAL_IncTick+0x24>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	4413      	add	r3, r2
 8010fcc:	4a04      	ldr	r2, [pc, #16]	@ (8010fe0 <HAL_IncTick+0x24>)
 8010fce:	6013      	str	r3, [r2, #0]
}
 8010fd0:	bf00      	nop
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd8:	4770      	bx	lr
 8010fda:	bf00      	nop
 8010fdc:	24000030 	.word	0x24000030
 8010fe0:	24000380 	.word	0x24000380

08010fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010fe4:	b480      	push	{r7}
 8010fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8010fe8:	4b03      	ldr	r3, [pc, #12]	@ (8010ff8 <HAL_GetTick+0x14>)
 8010fea:	681b      	ldr	r3, [r3, #0]
}
 8010fec:	4618      	mov	r0, r3
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff4:	4770      	bx	lr
 8010ff6:	bf00      	nop
 8010ff8:	24000380 	.word	0x24000380

08010ffc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b084      	sub	sp, #16
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8011004:	f7ff ffee 	bl	8010fe4 <HAL_GetTick>
 8011008:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011014:	d005      	beq.n	8011022 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8011016:	4b0a      	ldr	r3, [pc, #40]	@ (8011040 <HAL_Delay+0x44>)
 8011018:	781b      	ldrb	r3, [r3, #0]
 801101a:	461a      	mov	r2, r3
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	4413      	add	r3, r2
 8011020:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8011022:	bf00      	nop
 8011024:	f7ff ffde 	bl	8010fe4 <HAL_GetTick>
 8011028:	4602      	mov	r2, r0
 801102a:	68bb      	ldr	r3, [r7, #8]
 801102c:	1ad3      	subs	r3, r2, r3
 801102e:	68fa      	ldr	r2, [r7, #12]
 8011030:	429a      	cmp	r2, r3
 8011032:	d8f7      	bhi.n	8011024 <HAL_Delay+0x28>
  {
  }
}
 8011034:	bf00      	nop
 8011036:	bf00      	nop
 8011038:	3710      	adds	r7, #16
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}
 801103e:	bf00      	nop
 8011040:	24000030 	.word	0x24000030

08011044 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8011044:	b480      	push	{r7}
 8011046:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8011048:	4b03      	ldr	r3, [pc, #12]	@ (8011058 <HAL_GetREVID+0x14>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	0c1b      	lsrs	r3, r3, #16
}
 801104e:	4618      	mov	r0, r3
 8011050:	46bd      	mov	sp, r7
 8011052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011056:	4770      	bx	lr
 8011058:	5c001000 	.word	0x5c001000

0801105c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 801105c:	b480      	push	{r7}
 801105e:	b083      	sub	sp, #12
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
 8011064:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8011066:	4b07      	ldr	r3, [pc, #28]	@ (8011084 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8011068:	685a      	ldr	r2, [r3, #4]
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	43db      	mvns	r3, r3
 801106e:	401a      	ands	r2, r3
 8011070:	4904      	ldr	r1, [pc, #16]	@ (8011084 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8011072:	683b      	ldr	r3, [r7, #0]
 8011074:	4313      	orrs	r3, r2
 8011076:	604b      	str	r3, [r1, #4]
}
 8011078:	bf00      	nop
 801107a:	370c      	adds	r7, #12
 801107c:	46bd      	mov	sp, r7
 801107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011082:	4770      	bx	lr
 8011084:	58000400 	.word	0x58000400

08011088 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8011088:	b480      	push	{r7}
 801108a:	b083      	sub	sp, #12
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
 8011090:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	689b      	ldr	r3, [r3, #8]
 8011096:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 801109a:	683b      	ldr	r3, [r7, #0]
 801109c:	431a      	orrs	r2, r3
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	609a      	str	r2, [r3, #8]
}
 80110a2:	bf00      	nop
 80110a4:	370c      	adds	r7, #12
 80110a6:	46bd      	mov	sp, r7
 80110a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ac:	4770      	bx	lr

080110ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80110ae:	b480      	push	{r7}
 80110b0:	b083      	sub	sp, #12
 80110b2:	af00      	add	r7, sp, #0
 80110b4:	6078      	str	r0, [r7, #4]
 80110b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	689b      	ldr	r3, [r3, #8]
 80110bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	431a      	orrs	r2, r3
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	609a      	str	r2, [r3, #8]
}
 80110c8:	bf00      	nop
 80110ca:	370c      	adds	r7, #12
 80110cc:	46bd      	mov	sp, r7
 80110ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d2:	4770      	bx	lr

080110d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80110d4:	b480      	push	{r7}
 80110d6:	b083      	sub	sp, #12
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	689b      	ldr	r3, [r3, #8]
 80110e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80110e4:	4618      	mov	r0, r3
 80110e6:	370c      	adds	r7, #12
 80110e8:	46bd      	mov	sp, r7
 80110ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ee:	4770      	bx	lr

080110f0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80110f0:	b480      	push	{r7}
 80110f2:	b087      	sub	sp, #28
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
 80110f8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80110fa:	683b      	ldr	r3, [r7, #0]
 80110fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011100:	2b00      	cmp	r3, #0
 8011102:	d107      	bne.n	8011114 <LL_ADC_SetChannelPreselection+0x24>
 8011104:	683b      	ldr	r3, [r7, #0]
 8011106:	0e9b      	lsrs	r3, r3, #26
 8011108:	f003 031f 	and.w	r3, r3, #31
 801110c:	2201      	movs	r2, #1
 801110e:	fa02 f303 	lsl.w	r3, r2, r3
 8011112:	e015      	b.n	8011140 <LL_ADC_SetChannelPreselection+0x50>
 8011114:	683b      	ldr	r3, [r7, #0]
 8011116:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	fa93 f3a3 	rbit	r3, r3
 801111e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8011124:	697b      	ldr	r3, [r7, #20]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d101      	bne.n	801112e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 801112a:	2320      	movs	r3, #32
 801112c:	e003      	b.n	8011136 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	fab3 f383 	clz	r3, r3
 8011134:	b2db      	uxtb	r3, r3
 8011136:	f003 031f 	and.w	r3, r3, #31
 801113a:	2201      	movs	r2, #1
 801113c:	fa02 f303 	lsl.w	r3, r2, r3
 8011140:	687a      	ldr	r2, [r7, #4]
 8011142:	69d2      	ldr	r2, [r2, #28]
 8011144:	431a      	orrs	r2, r3
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 801114a:	bf00      	nop
 801114c:	371c      	adds	r7, #28
 801114e:	46bd      	mov	sp, r7
 8011150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011154:	4770      	bx	lr

08011156 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8011156:	b480      	push	{r7}
 8011158:	b087      	sub	sp, #28
 801115a:	af00      	add	r7, sp, #0
 801115c:	60f8      	str	r0, [r7, #12]
 801115e:	60b9      	str	r1, [r7, #8]
 8011160:	607a      	str	r2, [r7, #4]
 8011162:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	3360      	adds	r3, #96	@ 0x60
 8011168:	461a      	mov	r2, r3
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	009b      	lsls	r3, r3, #2
 801116e:	4413      	add	r3, r2
 8011170:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8011172:	697b      	ldr	r3, [r7, #20]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	430b      	orrs	r3, r1
 8011184:	431a      	orrs	r2, r3
 8011186:	697b      	ldr	r3, [r7, #20]
 8011188:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 801118a:	bf00      	nop
 801118c:	371c      	adds	r7, #28
 801118e:	46bd      	mov	sp, r7
 8011190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011194:	4770      	bx	lr

08011196 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8011196:	b480      	push	{r7}
 8011198:	b085      	sub	sp, #20
 801119a:	af00      	add	r7, sp, #0
 801119c:	60f8      	str	r0, [r7, #12]
 801119e:	60b9      	str	r1, [r7, #8]
 80111a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	691b      	ldr	r3, [r3, #16]
 80111a6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80111aa:	68bb      	ldr	r3, [r7, #8]
 80111ac:	f003 031f 	and.w	r3, r3, #31
 80111b0:	6879      	ldr	r1, [r7, #4]
 80111b2:	fa01 f303 	lsl.w	r3, r1, r3
 80111b6:	431a      	orrs	r2, r3
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	611a      	str	r2, [r3, #16]
}
 80111bc:	bf00      	nop
 80111be:	3714      	adds	r7, #20
 80111c0:	46bd      	mov	sp, r7
 80111c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c6:	4770      	bx	lr

080111c8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80111c8:	b480      	push	{r7}
 80111ca:	b087      	sub	sp, #28
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	60f8      	str	r0, [r7, #12]
 80111d0:	60b9      	str	r1, [r7, #8]
 80111d2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	3360      	adds	r3, #96	@ 0x60
 80111d8:	461a      	mov	r2, r3
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	009b      	lsls	r3, r3, #2
 80111de:	4413      	add	r3, r2
 80111e0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80111e2:	697b      	ldr	r3, [r7, #20]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	431a      	orrs	r2, r3
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	601a      	str	r2, [r3, #0]
  }
}
 80111f2:	bf00      	nop
 80111f4:	371c      	adds	r7, #28
 80111f6:	46bd      	mov	sp, r7
 80111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fc:	4770      	bx	lr

080111fe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80111fe:	b480      	push	{r7}
 8011200:	b083      	sub	sp, #12
 8011202:	af00      	add	r7, sp, #0
 8011204:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	68db      	ldr	r3, [r3, #12]
 801120a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801120e:	2b00      	cmp	r3, #0
 8011210:	d101      	bne.n	8011216 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8011212:	2301      	movs	r3, #1
 8011214:	e000      	b.n	8011218 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8011216:	2300      	movs	r3, #0
}
 8011218:	4618      	mov	r0, r3
 801121a:	370c      	adds	r7, #12
 801121c:	46bd      	mov	sp, r7
 801121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011222:	4770      	bx	lr

08011224 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8011224:	b480      	push	{r7}
 8011226:	b087      	sub	sp, #28
 8011228:	af00      	add	r7, sp, #0
 801122a:	60f8      	str	r0, [r7, #12]
 801122c:	60b9      	str	r1, [r7, #8]
 801122e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	3330      	adds	r3, #48	@ 0x30
 8011234:	461a      	mov	r2, r3
 8011236:	68bb      	ldr	r3, [r7, #8]
 8011238:	0a1b      	lsrs	r3, r3, #8
 801123a:	009b      	lsls	r3, r3, #2
 801123c:	f003 030c 	and.w	r3, r3, #12
 8011240:	4413      	add	r3, r2
 8011242:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8011244:	697b      	ldr	r3, [r7, #20]
 8011246:	681a      	ldr	r2, [r3, #0]
 8011248:	68bb      	ldr	r3, [r7, #8]
 801124a:	f003 031f 	and.w	r3, r3, #31
 801124e:	211f      	movs	r1, #31
 8011250:	fa01 f303 	lsl.w	r3, r1, r3
 8011254:	43db      	mvns	r3, r3
 8011256:	401a      	ands	r2, r3
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	0e9b      	lsrs	r3, r3, #26
 801125c:	f003 011f 	and.w	r1, r3, #31
 8011260:	68bb      	ldr	r3, [r7, #8]
 8011262:	f003 031f 	and.w	r3, r3, #31
 8011266:	fa01 f303 	lsl.w	r3, r1, r3
 801126a:	431a      	orrs	r2, r3
 801126c:	697b      	ldr	r3, [r7, #20]
 801126e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8011270:	bf00      	nop
 8011272:	371c      	adds	r7, #28
 8011274:	46bd      	mov	sp, r7
 8011276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127a:	4770      	bx	lr

0801127c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 801127c:	b480      	push	{r7}
 801127e:	b087      	sub	sp, #28
 8011280:	af00      	add	r7, sp, #0
 8011282:	60f8      	str	r0, [r7, #12]
 8011284:	60b9      	str	r1, [r7, #8]
 8011286:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	3314      	adds	r3, #20
 801128c:	461a      	mov	r2, r3
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	0e5b      	lsrs	r3, r3, #25
 8011292:	009b      	lsls	r3, r3, #2
 8011294:	f003 0304 	and.w	r3, r3, #4
 8011298:	4413      	add	r3, r2
 801129a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 801129c:	697b      	ldr	r3, [r7, #20]
 801129e:	681a      	ldr	r2, [r3, #0]
 80112a0:	68bb      	ldr	r3, [r7, #8]
 80112a2:	0d1b      	lsrs	r3, r3, #20
 80112a4:	f003 031f 	and.w	r3, r3, #31
 80112a8:	2107      	movs	r1, #7
 80112aa:	fa01 f303 	lsl.w	r3, r1, r3
 80112ae:	43db      	mvns	r3, r3
 80112b0:	401a      	ands	r2, r3
 80112b2:	68bb      	ldr	r3, [r7, #8]
 80112b4:	0d1b      	lsrs	r3, r3, #20
 80112b6:	f003 031f 	and.w	r3, r3, #31
 80112ba:	6879      	ldr	r1, [r7, #4]
 80112bc:	fa01 f303 	lsl.w	r3, r1, r3
 80112c0:	431a      	orrs	r2, r3
 80112c2:	697b      	ldr	r3, [r7, #20]
 80112c4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80112c6:	bf00      	nop
 80112c8:	371c      	adds	r7, #28
 80112ca:	46bd      	mov	sp, r7
 80112cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d0:	4770      	bx	lr
	...

080112d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80112d4:	b480      	push	{r7}
 80112d6:	b085      	sub	sp, #20
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	60b9      	str	r1, [r7, #8]
 80112de:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80112e6:	68bb      	ldr	r3, [r7, #8]
 80112e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80112ec:	43db      	mvns	r3, r3
 80112ee:	401a      	ands	r2, r3
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	f003 0318 	and.w	r3, r3, #24
 80112f6:	4908      	ldr	r1, [pc, #32]	@ (8011318 <LL_ADC_SetChannelSingleDiff+0x44>)
 80112f8:	40d9      	lsrs	r1, r3
 80112fa:	68bb      	ldr	r3, [r7, #8]
 80112fc:	400b      	ands	r3, r1
 80112fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011302:	431a      	orrs	r2, r3
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 801130a:	bf00      	nop
 801130c:	3714      	adds	r7, #20
 801130e:	46bd      	mov	sp, r7
 8011310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011314:	4770      	bx	lr
 8011316:	bf00      	nop
 8011318:	000fffff 	.word	0x000fffff

0801131c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 801131c:	b480      	push	{r7}
 801131e:	b083      	sub	sp, #12
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	689b      	ldr	r3, [r3, #8]
 8011328:	f003 031f 	and.w	r3, r3, #31
}
 801132c:	4618      	mov	r0, r3
 801132e:	370c      	adds	r7, #12
 8011330:	46bd      	mov	sp, r7
 8011332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011336:	4770      	bx	lr

08011338 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8011338:	b480      	push	{r7}
 801133a:	b083      	sub	sp, #12
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	689b      	ldr	r3, [r3, #8]
 8011344:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8011348:	4618      	mov	r0, r3
 801134a:	370c      	adds	r7, #12
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr

08011354 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8011354:	b480      	push	{r7}
 8011356:	b083      	sub	sp, #12
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	689a      	ldr	r2, [r3, #8]
 8011360:	4b04      	ldr	r3, [pc, #16]	@ (8011374 <LL_ADC_DisableDeepPowerDown+0x20>)
 8011362:	4013      	ands	r3, r2
 8011364:	687a      	ldr	r2, [r7, #4]
 8011366:	6093      	str	r3, [r2, #8]
}
 8011368:	bf00      	nop
 801136a:	370c      	adds	r7, #12
 801136c:	46bd      	mov	sp, r7
 801136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011372:	4770      	bx	lr
 8011374:	5fffffc0 	.word	0x5fffffc0

08011378 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8011378:	b480      	push	{r7}
 801137a:	b083      	sub	sp, #12
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	689b      	ldr	r3, [r3, #8]
 8011384:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011388:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801138c:	d101      	bne.n	8011392 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 801138e:	2301      	movs	r3, #1
 8011390:	e000      	b.n	8011394 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8011392:	2300      	movs	r3, #0
}
 8011394:	4618      	mov	r0, r3
 8011396:	370c      	adds	r7, #12
 8011398:	46bd      	mov	sp, r7
 801139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139e:	4770      	bx	lr

080113a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80113a0:	b480      	push	{r7}
 80113a2:	b083      	sub	sp, #12
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	689a      	ldr	r2, [r3, #8]
 80113ac:	4b05      	ldr	r3, [pc, #20]	@ (80113c4 <LL_ADC_EnableInternalRegulator+0x24>)
 80113ae:	4013      	ands	r3, r2
 80113b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80113b8:	bf00      	nop
 80113ba:	370c      	adds	r7, #12
 80113bc:	46bd      	mov	sp, r7
 80113be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c2:	4770      	bx	lr
 80113c4:	6fffffc0 	.word	0x6fffffc0

080113c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80113c8:	b480      	push	{r7}
 80113ca:	b083      	sub	sp, #12
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	689b      	ldr	r3, [r3, #8]
 80113d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80113d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80113dc:	d101      	bne.n	80113e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80113de:	2301      	movs	r3, #1
 80113e0:	e000      	b.n	80113e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	370c      	adds	r7, #12
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80113f0:	b480      	push	{r7}
 80113f2:	b083      	sub	sp, #12
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	689a      	ldr	r2, [r3, #8]
 80113fc:	4b05      	ldr	r3, [pc, #20]	@ (8011414 <LL_ADC_Enable+0x24>)
 80113fe:	4013      	ands	r3, r2
 8011400:	f043 0201 	orr.w	r2, r3, #1
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8011408:	bf00      	nop
 801140a:	370c      	adds	r7, #12
 801140c:	46bd      	mov	sp, r7
 801140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011412:	4770      	bx	lr
 8011414:	7fffffc0 	.word	0x7fffffc0

08011418 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8011418:	b480      	push	{r7}
 801141a:	b083      	sub	sp, #12
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	689a      	ldr	r2, [r3, #8]
 8011424:	4b05      	ldr	r3, [pc, #20]	@ (801143c <LL_ADC_Disable+0x24>)
 8011426:	4013      	ands	r3, r2
 8011428:	f043 0202 	orr.w	r2, r3, #2
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8011430:	bf00      	nop
 8011432:	370c      	adds	r7, #12
 8011434:	46bd      	mov	sp, r7
 8011436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143a:	4770      	bx	lr
 801143c:	7fffffc0 	.word	0x7fffffc0

08011440 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8011440:	b480      	push	{r7}
 8011442:	b083      	sub	sp, #12
 8011444:	af00      	add	r7, sp, #0
 8011446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	689b      	ldr	r3, [r3, #8]
 801144c:	f003 0301 	and.w	r3, r3, #1
 8011450:	2b01      	cmp	r3, #1
 8011452:	d101      	bne.n	8011458 <LL_ADC_IsEnabled+0x18>
 8011454:	2301      	movs	r3, #1
 8011456:	e000      	b.n	801145a <LL_ADC_IsEnabled+0x1a>
 8011458:	2300      	movs	r3, #0
}
 801145a:	4618      	mov	r0, r3
 801145c:	370c      	adds	r7, #12
 801145e:	46bd      	mov	sp, r7
 8011460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011464:	4770      	bx	lr

08011466 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8011466:	b480      	push	{r7}
 8011468:	b083      	sub	sp, #12
 801146a:	af00      	add	r7, sp, #0
 801146c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	f003 0302 	and.w	r3, r3, #2
 8011476:	2b02      	cmp	r3, #2
 8011478:	d101      	bne.n	801147e <LL_ADC_IsDisableOngoing+0x18>
 801147a:	2301      	movs	r3, #1
 801147c:	e000      	b.n	8011480 <LL_ADC_IsDisableOngoing+0x1a>
 801147e:	2300      	movs	r3, #0
}
 8011480:	4618      	mov	r0, r3
 8011482:	370c      	adds	r7, #12
 8011484:	46bd      	mov	sp, r7
 8011486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148a:	4770      	bx	lr

0801148c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 801148c:	b480      	push	{r7}
 801148e:	b083      	sub	sp, #12
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	689a      	ldr	r2, [r3, #8]
 8011498:	4b05      	ldr	r3, [pc, #20]	@ (80114b0 <LL_ADC_REG_StartConversion+0x24>)
 801149a:	4013      	ands	r3, r2
 801149c:	f043 0204 	orr.w	r2, r3, #4
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80114a4:	bf00      	nop
 80114a6:	370c      	adds	r7, #12
 80114a8:	46bd      	mov	sp, r7
 80114aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ae:	4770      	bx	lr
 80114b0:	7fffffc0 	.word	0x7fffffc0

080114b4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b083      	sub	sp, #12
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	689a      	ldr	r2, [r3, #8]
 80114c0:	4b05      	ldr	r3, [pc, #20]	@ (80114d8 <LL_ADC_REG_StopConversion+0x24>)
 80114c2:	4013      	ands	r3, r2
 80114c4:	f043 0210 	orr.w	r2, r3, #16
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80114cc:	bf00      	nop
 80114ce:	370c      	adds	r7, #12
 80114d0:	46bd      	mov	sp, r7
 80114d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d6:	4770      	bx	lr
 80114d8:	7fffffc0 	.word	0x7fffffc0

080114dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80114dc:	b480      	push	{r7}
 80114de:	b083      	sub	sp, #12
 80114e0:	af00      	add	r7, sp, #0
 80114e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	689b      	ldr	r3, [r3, #8]
 80114e8:	f003 0304 	and.w	r3, r3, #4
 80114ec:	2b04      	cmp	r3, #4
 80114ee:	d101      	bne.n	80114f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80114f0:	2301      	movs	r3, #1
 80114f2:	e000      	b.n	80114f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80114f4:	2300      	movs	r3, #0
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	370c      	adds	r7, #12
 80114fa:	46bd      	mov	sp, r7
 80114fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011500:	4770      	bx	lr
	...

08011504 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8011504:	b480      	push	{r7}
 8011506:	b083      	sub	sp, #12
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	689a      	ldr	r2, [r3, #8]
 8011510:	4b05      	ldr	r3, [pc, #20]	@ (8011528 <LL_ADC_INJ_StopConversion+0x24>)
 8011512:	4013      	ands	r3, r2
 8011514:	f043 0220 	orr.w	r2, r3, #32
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 801151c:	bf00      	nop
 801151e:	370c      	adds	r7, #12
 8011520:	46bd      	mov	sp, r7
 8011522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011526:	4770      	bx	lr
 8011528:	7fffffc0 	.word	0x7fffffc0

0801152c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 801152c:	b480      	push	{r7}
 801152e:	b083      	sub	sp, #12
 8011530:	af00      	add	r7, sp, #0
 8011532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	689b      	ldr	r3, [r3, #8]
 8011538:	f003 0308 	and.w	r3, r3, #8
 801153c:	2b08      	cmp	r3, #8
 801153e:	d101      	bne.n	8011544 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8011540:	2301      	movs	r3, #1
 8011542:	e000      	b.n	8011546 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8011544:	2300      	movs	r3, #0
}
 8011546:	4618      	mov	r0, r3
 8011548:	370c      	adds	r7, #12
 801154a:	46bd      	mov	sp, r7
 801154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011550:	4770      	bx	lr
	...

08011554 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8011554:	b590      	push	{r4, r7, lr}
 8011556:	b089      	sub	sp, #36	@ 0x24
 8011558:	af00      	add	r7, sp, #0
 801155a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801155c:	2300      	movs	r3, #0
 801155e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8011560:	2300      	movs	r3, #0
 8011562:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d101      	bne.n	801156e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 801156a:	2301      	movs	r3, #1
 801156c:	e18f      	b.n	801188e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	68db      	ldr	r3, [r3, #12]
 8011572:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011578:	2b00      	cmp	r3, #0
 801157a:	d109      	bne.n	8011590 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 801157c:	6878      	ldr	r0, [r7, #4]
 801157e:	f00a f893 	bl	801b6a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2200      	movs	r2, #0
 8011586:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2200      	movs	r2, #0
 801158c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	4618      	mov	r0, r3
 8011596:	f7ff feef 	bl	8011378 <LL_ADC_IsDeepPowerDownEnabled>
 801159a:	4603      	mov	r3, r0
 801159c:	2b00      	cmp	r3, #0
 801159e:	d004      	beq.n	80115aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	4618      	mov	r0, r3
 80115a6:	f7ff fed5 	bl	8011354 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	4618      	mov	r0, r3
 80115b0:	f7ff ff0a 	bl	80113c8 <LL_ADC_IsInternalRegulatorEnabled>
 80115b4:	4603      	mov	r3, r0
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d114      	bne.n	80115e4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	4618      	mov	r0, r3
 80115c0:	f7ff feee 	bl	80113a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80115c4:	4b87      	ldr	r3, [pc, #540]	@ (80117e4 <HAL_ADC_Init+0x290>)
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	099b      	lsrs	r3, r3, #6
 80115ca:	4a87      	ldr	r2, [pc, #540]	@ (80117e8 <HAL_ADC_Init+0x294>)
 80115cc:	fba2 2303 	umull	r2, r3, r2, r3
 80115d0:	099b      	lsrs	r3, r3, #6
 80115d2:	3301      	adds	r3, #1
 80115d4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80115d6:	e002      	b.n	80115de <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	3b01      	subs	r3, #1
 80115dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d1f9      	bne.n	80115d8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	4618      	mov	r0, r3
 80115ea:	f7ff feed 	bl	80113c8 <LL_ADC_IsInternalRegulatorEnabled>
 80115ee:	4603      	mov	r3, r0
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d10d      	bne.n	8011610 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115f8:	f043 0210 	orr.w	r2, r3, #16
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011604:	f043 0201 	orr.w	r2, r3, #1
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 801160c:	2301      	movs	r3, #1
 801160e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	4618      	mov	r0, r3
 8011616:	f7ff ff61 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 801161a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011620:	f003 0310 	and.w	r3, r3, #16
 8011624:	2b00      	cmp	r3, #0
 8011626:	f040 8129 	bne.w	801187c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 801162a:	697b      	ldr	r3, [r7, #20]
 801162c:	2b00      	cmp	r3, #0
 801162e:	f040 8125 	bne.w	801187c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011636:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 801163a:	f043 0202 	orr.w	r2, r3, #2
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	4618      	mov	r0, r3
 8011648:	f7ff fefa 	bl	8011440 <LL_ADC_IsEnabled>
 801164c:	4603      	mov	r3, r0
 801164e:	2b00      	cmp	r3, #0
 8011650:	d136      	bne.n	80116c0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	4a65      	ldr	r2, [pc, #404]	@ (80117ec <HAL_ADC_Init+0x298>)
 8011658:	4293      	cmp	r3, r2
 801165a:	d004      	beq.n	8011666 <HAL_ADC_Init+0x112>
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	4a63      	ldr	r2, [pc, #396]	@ (80117f0 <HAL_ADC_Init+0x29c>)
 8011662:	4293      	cmp	r3, r2
 8011664:	d10e      	bne.n	8011684 <HAL_ADC_Init+0x130>
 8011666:	4861      	ldr	r0, [pc, #388]	@ (80117ec <HAL_ADC_Init+0x298>)
 8011668:	f7ff feea 	bl	8011440 <LL_ADC_IsEnabled>
 801166c:	4604      	mov	r4, r0
 801166e:	4860      	ldr	r0, [pc, #384]	@ (80117f0 <HAL_ADC_Init+0x29c>)
 8011670:	f7ff fee6 	bl	8011440 <LL_ADC_IsEnabled>
 8011674:	4603      	mov	r3, r0
 8011676:	4323      	orrs	r3, r4
 8011678:	2b00      	cmp	r3, #0
 801167a:	bf0c      	ite	eq
 801167c:	2301      	moveq	r3, #1
 801167e:	2300      	movne	r3, #0
 8011680:	b2db      	uxtb	r3, r3
 8011682:	e008      	b.n	8011696 <HAL_ADC_Init+0x142>
 8011684:	485b      	ldr	r0, [pc, #364]	@ (80117f4 <HAL_ADC_Init+0x2a0>)
 8011686:	f7ff fedb 	bl	8011440 <LL_ADC_IsEnabled>
 801168a:	4603      	mov	r3, r0
 801168c:	2b00      	cmp	r3, #0
 801168e:	bf0c      	ite	eq
 8011690:	2301      	moveq	r3, #1
 8011692:	2300      	movne	r3, #0
 8011694:	b2db      	uxtb	r3, r3
 8011696:	2b00      	cmp	r3, #0
 8011698:	d012      	beq.n	80116c0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	4a53      	ldr	r2, [pc, #332]	@ (80117ec <HAL_ADC_Init+0x298>)
 80116a0:	4293      	cmp	r3, r2
 80116a2:	d004      	beq.n	80116ae <HAL_ADC_Init+0x15a>
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	4a51      	ldr	r2, [pc, #324]	@ (80117f0 <HAL_ADC_Init+0x29c>)
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d101      	bne.n	80116b2 <HAL_ADC_Init+0x15e>
 80116ae:	4a52      	ldr	r2, [pc, #328]	@ (80117f8 <HAL_ADC_Init+0x2a4>)
 80116b0:	e000      	b.n	80116b4 <HAL_ADC_Init+0x160>
 80116b2:	4a52      	ldr	r2, [pc, #328]	@ (80117fc <HAL_ADC_Init+0x2a8>)
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	685b      	ldr	r3, [r3, #4]
 80116b8:	4619      	mov	r1, r3
 80116ba:	4610      	mov	r0, r2
 80116bc:	f7ff fce4 	bl	8011088 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80116c0:	f7ff fcc0 	bl	8011044 <HAL_GetREVID>
 80116c4:	4603      	mov	r3, r0
 80116c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80116ca:	4293      	cmp	r3, r2
 80116cc:	d914      	bls.n	80116f8 <HAL_ADC_Init+0x1a4>
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	689b      	ldr	r3, [r3, #8]
 80116d2:	2b10      	cmp	r3, #16
 80116d4:	d110      	bne.n	80116f8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	7d5b      	ldrb	r3, [r3, #21]
 80116da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80116e0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80116e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	7f1b      	ldrb	r3, [r3, #28]
 80116ec:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80116ee:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80116f0:	f043 030c 	orr.w	r3, r3, #12
 80116f4:	61bb      	str	r3, [r7, #24]
 80116f6:	e00d      	b.n	8011714 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	7d5b      	ldrb	r3, [r3, #21]
 80116fc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8011702:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8011708:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	7f1b      	ldrb	r3, [r3, #28]
 801170e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8011710:	4313      	orrs	r3, r2
 8011712:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	7f1b      	ldrb	r3, [r3, #28]
 8011718:	2b01      	cmp	r3, #1
 801171a:	d106      	bne.n	801172a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	6a1b      	ldr	r3, [r3, #32]
 8011720:	3b01      	subs	r3, #1
 8011722:	045b      	lsls	r3, r3, #17
 8011724:	69ba      	ldr	r2, [r7, #24]
 8011726:	4313      	orrs	r3, r2
 8011728:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801172e:	2b00      	cmp	r3, #0
 8011730:	d009      	beq.n	8011746 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011736:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801173e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8011740:	69ba      	ldr	r2, [r7, #24]
 8011742:	4313      	orrs	r3, r2
 8011744:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	68da      	ldr	r2, [r3, #12]
 801174c:	4b2c      	ldr	r3, [pc, #176]	@ (8011800 <HAL_ADC_Init+0x2ac>)
 801174e:	4013      	ands	r3, r2
 8011750:	687a      	ldr	r2, [r7, #4]
 8011752:	6812      	ldr	r2, [r2, #0]
 8011754:	69b9      	ldr	r1, [r7, #24]
 8011756:	430b      	orrs	r3, r1
 8011758:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	4618      	mov	r0, r3
 8011760:	f7ff febc 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 8011764:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	4618      	mov	r0, r3
 801176c:	f7ff fede 	bl	801152c <LL_ADC_INJ_IsConversionOngoing>
 8011770:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8011772:	693b      	ldr	r3, [r7, #16]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d15f      	bne.n	8011838 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d15c      	bne.n	8011838 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	7d1b      	ldrb	r3, [r3, #20]
 8011782:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8011788:	4313      	orrs	r3, r2
 801178a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	68da      	ldr	r2, [r3, #12]
 8011792:	4b1c      	ldr	r3, [pc, #112]	@ (8011804 <HAL_ADC_Init+0x2b0>)
 8011794:	4013      	ands	r3, r2
 8011796:	687a      	ldr	r2, [r7, #4]
 8011798:	6812      	ldr	r2, [r2, #0]
 801179a:	69b9      	ldr	r1, [r7, #24]
 801179c:	430b      	orrs	r3, r1
 801179e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80117a6:	2b01      	cmp	r3, #1
 80117a8:	d130      	bne.n	801180c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	691a      	ldr	r2, [r3, #16]
 80117b6:	4b14      	ldr	r3, [pc, #80]	@ (8011808 <HAL_ADC_Init+0x2b4>)
 80117b8:	4013      	ands	r3, r2
 80117ba:	687a      	ldr	r2, [r7, #4]
 80117bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80117be:	3a01      	subs	r2, #1
 80117c0:	0411      	lsls	r1, r2, #16
 80117c2:	687a      	ldr	r2, [r7, #4]
 80117c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80117c6:	4311      	orrs	r1, r2
 80117c8:	687a      	ldr	r2, [r7, #4]
 80117ca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80117cc:	4311      	orrs	r1, r2
 80117ce:	687a      	ldr	r2, [r7, #4]
 80117d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80117d2:	430a      	orrs	r2, r1
 80117d4:	431a      	orrs	r2, r3
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	f042 0201 	orr.w	r2, r2, #1
 80117de:	611a      	str	r2, [r3, #16]
 80117e0:	e01c      	b.n	801181c <HAL_ADC_Init+0x2c8>
 80117e2:	bf00      	nop
 80117e4:	24000034 	.word	0x24000034
 80117e8:	053e2d63 	.word	0x053e2d63
 80117ec:	40022000 	.word	0x40022000
 80117f0:	40022100 	.word	0x40022100
 80117f4:	58026000 	.word	0x58026000
 80117f8:	40022300 	.word	0x40022300
 80117fc:	58026300 	.word	0x58026300
 8011800:	fff0c003 	.word	0xfff0c003
 8011804:	ffffbffc 	.word	0xffffbffc
 8011808:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	691a      	ldr	r2, [r3, #16]
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	f022 0201 	bic.w	r2, r2, #1
 801181a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	691b      	ldr	r3, [r3, #16]
 8011822:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	430a      	orrs	r2, r1
 8011830:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8011832:	6878      	ldr	r0, [r7, #4]
 8011834:	f000 fec6 	bl	80125c4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	68db      	ldr	r3, [r3, #12]
 801183c:	2b01      	cmp	r3, #1
 801183e:	d10c      	bne.n	801185a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011846:	f023 010f 	bic.w	r1, r3, #15
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	699b      	ldr	r3, [r3, #24]
 801184e:	1e5a      	subs	r2, r3, #1
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	430a      	orrs	r2, r1
 8011856:	631a      	str	r2, [r3, #48]	@ 0x30
 8011858:	e007      	b.n	801186a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	f022 020f 	bic.w	r2, r2, #15
 8011868:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801186e:	f023 0303 	bic.w	r3, r3, #3
 8011872:	f043 0201 	orr.w	r2, r3, #1
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	655a      	str	r2, [r3, #84]	@ 0x54
 801187a:	e007      	b.n	801188c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011880:	f043 0210 	orr.w	r2, r3, #16
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8011888:	2301      	movs	r3, #1
 801188a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 801188c:	7ffb      	ldrb	r3, [r7, #31]
}
 801188e:	4618      	mov	r0, r3
 8011890:	3724      	adds	r7, #36	@ 0x24
 8011892:	46bd      	mov	sp, r7
 8011894:	bd90      	pop	{r4, r7, pc}
 8011896:	bf00      	nop

08011898 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b086      	sub	sp, #24
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	4a5c      	ldr	r2, [pc, #368]	@ (8011a18 <HAL_ADC_Start+0x180>)
 80118a6:	4293      	cmp	r3, r2
 80118a8:	d004      	beq.n	80118b4 <HAL_ADC_Start+0x1c>
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	4a5b      	ldr	r2, [pc, #364]	@ (8011a1c <HAL_ADC_Start+0x184>)
 80118b0:	4293      	cmp	r3, r2
 80118b2:	d101      	bne.n	80118b8 <HAL_ADC_Start+0x20>
 80118b4:	4b5a      	ldr	r3, [pc, #360]	@ (8011a20 <HAL_ADC_Start+0x188>)
 80118b6:	e000      	b.n	80118ba <HAL_ADC_Start+0x22>
 80118b8:	4b5a      	ldr	r3, [pc, #360]	@ (8011a24 <HAL_ADC_Start+0x18c>)
 80118ba:	4618      	mov	r0, r3
 80118bc:	f7ff fd2e 	bl	801131c <LL_ADC_GetMultimode>
 80118c0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	4618      	mov	r0, r3
 80118c8:	f7ff fe08 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 80118cc:	4603      	mov	r3, r0
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	f040 809a 	bne.w	8011a08 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80118da:	2b01      	cmp	r3, #1
 80118dc:	d101      	bne.n	80118e2 <HAL_ADC_Start+0x4a>
 80118de:	2302      	movs	r3, #2
 80118e0:	e095      	b.n	8011a0e <HAL_ADC_Start+0x176>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	2201      	movs	r2, #1
 80118e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80118ea:	6878      	ldr	r0, [r7, #4]
 80118ec:	f000 fd80 	bl	80123f0 <ADC_Enable>
 80118f0:	4603      	mov	r3, r0
 80118f2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80118f4:	7dfb      	ldrb	r3, [r7, #23]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	f040 8081 	bne.w	80119fe <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011900:	4b49      	ldr	r3, [pc, #292]	@ (8011a28 <HAL_ADC_Start+0x190>)
 8011902:	4013      	ands	r3, r2
 8011904:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	4a42      	ldr	r2, [pc, #264]	@ (8011a1c <HAL_ADC_Start+0x184>)
 8011912:	4293      	cmp	r3, r2
 8011914:	d002      	beq.n	801191c <HAL_ADC_Start+0x84>
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	e000      	b.n	801191e <HAL_ADC_Start+0x86>
 801191c:	4b3e      	ldr	r3, [pc, #248]	@ (8011a18 <HAL_ADC_Start+0x180>)
 801191e:	687a      	ldr	r2, [r7, #4]
 8011920:	6812      	ldr	r2, [r2, #0]
 8011922:	4293      	cmp	r3, r2
 8011924:	d002      	beq.n	801192c <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8011926:	693b      	ldr	r3, [r7, #16]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d105      	bne.n	8011938 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011930:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801193c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011940:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011944:	d106      	bne.n	8011954 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801194a:	f023 0206 	bic.w	r2, r3, #6
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	659a      	str	r2, [r3, #88]	@ 0x58
 8011952:	e002      	b.n	801195a <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	2200      	movs	r2, #0
 8011958:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	221c      	movs	r2, #28
 8011960:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	2200      	movs	r2, #0
 8011966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	4a2b      	ldr	r2, [pc, #172]	@ (8011a1c <HAL_ADC_Start+0x184>)
 8011970:	4293      	cmp	r3, r2
 8011972:	d002      	beq.n	801197a <HAL_ADC_Start+0xe2>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	e000      	b.n	801197c <HAL_ADC_Start+0xe4>
 801197a:	4b27      	ldr	r3, [pc, #156]	@ (8011a18 <HAL_ADC_Start+0x180>)
 801197c:	687a      	ldr	r2, [r7, #4]
 801197e:	6812      	ldr	r2, [r2, #0]
 8011980:	4293      	cmp	r3, r2
 8011982:	d008      	beq.n	8011996 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8011984:	693b      	ldr	r3, [r7, #16]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d005      	beq.n	8011996 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	2b05      	cmp	r3, #5
 801198e:	d002      	beq.n	8011996 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8011990:	693b      	ldr	r3, [r7, #16]
 8011992:	2b09      	cmp	r3, #9
 8011994:	d114      	bne.n	80119c0 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	68db      	ldr	r3, [r3, #12]
 801199c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d007      	beq.n	80119b4 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80119ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	4618      	mov	r0, r3
 80119ba:	f7ff fd67 	bl	801148c <LL_ADC_REG_StartConversion>
 80119be:	e025      	b.n	8011a0c <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119c4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	4a12      	ldr	r2, [pc, #72]	@ (8011a1c <HAL_ADC_Start+0x184>)
 80119d2:	4293      	cmp	r3, r2
 80119d4:	d002      	beq.n	80119dc <HAL_ADC_Start+0x144>
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	e000      	b.n	80119de <HAL_ADC_Start+0x146>
 80119dc:	4b0e      	ldr	r3, [pc, #56]	@ (8011a18 <HAL_ADC_Start+0x180>)
 80119de:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	68db      	ldr	r3, [r3, #12]
 80119e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d00f      	beq.n	8011a0c <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80119f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	655a      	str	r2, [r3, #84]	@ 0x54
 80119fc:	e006      	b.n	8011a0c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2200      	movs	r2, #0
 8011a02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8011a06:	e001      	b.n	8011a0c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8011a08:	2302      	movs	r3, #2
 8011a0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8011a0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	3718      	adds	r7, #24
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd80      	pop	{r7, pc}
 8011a16:	bf00      	nop
 8011a18:	40022000 	.word	0x40022000
 8011a1c:	40022100 	.word	0x40022100
 8011a20:	40022300 	.word	0x40022300
 8011a24:	58026300 	.word	0x58026300
 8011a28:	fffff0fe 	.word	0xfffff0fe

08011a2c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b084      	sub	sp, #16
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011a3a:	2b01      	cmp	r3, #1
 8011a3c:	d101      	bne.n	8011a42 <HAL_ADC_Stop+0x16>
 8011a3e:	2302      	movs	r3, #2
 8011a40:	e021      	b.n	8011a86 <HAL_ADC_Stop+0x5a>
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2201      	movs	r2, #1
 8011a46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8011a4a:	2103      	movs	r1, #3
 8011a4c:	6878      	ldr	r0, [r7, #4]
 8011a4e:	f000 fc13 	bl	8012278 <ADC_ConversionStop>
 8011a52:	4603      	mov	r3, r0
 8011a54:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8011a56:	7bfb      	ldrb	r3, [r7, #15]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d10f      	bne.n	8011a7c <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8011a5c:	6878      	ldr	r0, [r7, #4]
 8011a5e:	f000 fd51 	bl	8012504 <ADC_Disable>
 8011a62:	4603      	mov	r3, r0
 8011a64:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8011a66:	7bfb      	ldrb	r3, [r7, #15]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d107      	bne.n	8011a7c <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011a70:	4b07      	ldr	r3, [pc, #28]	@ (8011a90 <HAL_ADC_Stop+0x64>)
 8011a72:	4013      	ands	r3, r2
 8011a74:	f043 0201 	orr.w	r2, r3, #1
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	2200      	movs	r2, #0
 8011a80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8011a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	3710      	adds	r7, #16
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}
 8011a8e:	bf00      	nop
 8011a90:	ffffeefe 	.word	0xffffeefe

08011a94 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8011a94:	b580      	push	{r7, lr}
 8011a96:	b088      	sub	sp, #32
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	6078      	str	r0, [r7, #4]
 8011a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	4a72      	ldr	r2, [pc, #456]	@ (8011c6c <HAL_ADC_PollForConversion+0x1d8>)
 8011aa4:	4293      	cmp	r3, r2
 8011aa6:	d004      	beq.n	8011ab2 <HAL_ADC_PollForConversion+0x1e>
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	4a70      	ldr	r2, [pc, #448]	@ (8011c70 <HAL_ADC_PollForConversion+0x1dc>)
 8011aae:	4293      	cmp	r3, r2
 8011ab0:	d101      	bne.n	8011ab6 <HAL_ADC_PollForConversion+0x22>
 8011ab2:	4b70      	ldr	r3, [pc, #448]	@ (8011c74 <HAL_ADC_PollForConversion+0x1e0>)
 8011ab4:	e000      	b.n	8011ab8 <HAL_ADC_PollForConversion+0x24>
 8011ab6:	4b70      	ldr	r3, [pc, #448]	@ (8011c78 <HAL_ADC_PollForConversion+0x1e4>)
 8011ab8:	4618      	mov	r0, r3
 8011aba:	f7ff fc2f 	bl	801131c <LL_ADC_GetMultimode>
 8011abe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	691b      	ldr	r3, [r3, #16]
 8011ac4:	2b08      	cmp	r3, #8
 8011ac6:	d102      	bne.n	8011ace <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8011ac8:	2308      	movs	r3, #8
 8011aca:	61fb      	str	r3, [r7, #28]
 8011acc:	e037      	b.n	8011b3e <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8011ace:	697b      	ldr	r3, [r7, #20]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d005      	beq.n	8011ae0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	2b05      	cmp	r3, #5
 8011ad8:	d002      	beq.n	8011ae0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8011ada:	697b      	ldr	r3, [r7, #20]
 8011adc:	2b09      	cmp	r3, #9
 8011ade:	d111      	bne.n	8011b04 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	68db      	ldr	r3, [r3, #12]
 8011ae6:	f003 0301 	and.w	r3, r3, #1
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d007      	beq.n	8011afe <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011af2:	f043 0220 	orr.w	r2, r3, #32
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8011afa:	2301      	movs	r3, #1
 8011afc:	e0b1      	b.n	8011c62 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8011afe:	2304      	movs	r3, #4
 8011b00:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8011b02:	e01c      	b.n	8011b3e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	4a58      	ldr	r2, [pc, #352]	@ (8011c6c <HAL_ADC_PollForConversion+0x1d8>)
 8011b0a:	4293      	cmp	r3, r2
 8011b0c:	d004      	beq.n	8011b18 <HAL_ADC_PollForConversion+0x84>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	4a57      	ldr	r2, [pc, #348]	@ (8011c70 <HAL_ADC_PollForConversion+0x1dc>)
 8011b14:	4293      	cmp	r3, r2
 8011b16:	d101      	bne.n	8011b1c <HAL_ADC_PollForConversion+0x88>
 8011b18:	4b56      	ldr	r3, [pc, #344]	@ (8011c74 <HAL_ADC_PollForConversion+0x1e0>)
 8011b1a:	e000      	b.n	8011b1e <HAL_ADC_PollForConversion+0x8a>
 8011b1c:	4b56      	ldr	r3, [pc, #344]	@ (8011c78 <HAL_ADC_PollForConversion+0x1e4>)
 8011b1e:	4618      	mov	r0, r3
 8011b20:	f7ff fc0a 	bl	8011338 <LL_ADC_GetMultiDMATransfer>
 8011b24:	4603      	mov	r3, r0
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d007      	beq.n	8011b3a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b2e:	f043 0220 	orr.w	r2, r3, #32
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8011b36:	2301      	movs	r3, #1
 8011b38:	e093      	b.n	8011c62 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8011b3a:	2304      	movs	r3, #4
 8011b3c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8011b3e:	f7ff fa51 	bl	8010fe4 <HAL_GetTick>
 8011b42:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8011b44:	e021      	b.n	8011b8a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8011b46:	683b      	ldr	r3, [r7, #0]
 8011b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b4c:	d01d      	beq.n	8011b8a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8011b4e:	f7ff fa49 	bl	8010fe4 <HAL_GetTick>
 8011b52:	4602      	mov	r2, r0
 8011b54:	693b      	ldr	r3, [r7, #16]
 8011b56:	1ad3      	subs	r3, r2, r3
 8011b58:	683a      	ldr	r2, [r7, #0]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d302      	bcc.n	8011b64 <HAL_ADC_PollForConversion+0xd0>
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d112      	bne.n	8011b8a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	69fb      	ldr	r3, [r7, #28]
 8011b6c:	4013      	ands	r3, r2
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d10b      	bne.n	8011b8a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b76:	f043 0204 	orr.w	r2, r3, #4
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	2200      	movs	r2, #0
 8011b82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8011b86:	2303      	movs	r3, #3
 8011b88:	e06b      	b.n	8011c62 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	681a      	ldr	r2, [r3, #0]
 8011b90:	69fb      	ldr	r3, [r7, #28]
 8011b92:	4013      	ands	r3, r2
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d0d6      	beq.n	8011b46 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	4618      	mov	r0, r3
 8011baa:	f7ff fb28 	bl	80111fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8011bae:	4603      	mov	r3, r0
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d01c      	beq.n	8011bee <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	7d5b      	ldrb	r3, [r3, #21]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d118      	bne.n	8011bee <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	f003 0308 	and.w	r3, r3, #8
 8011bc6:	2b08      	cmp	r3, #8
 8011bc8:	d111      	bne.n	8011bee <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011bce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011bda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d105      	bne.n	8011bee <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011be6:	f043 0201 	orr.w	r2, r3, #1
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8011c70 <HAL_ADC_PollForConversion+0x1dc>)
 8011bf4:	4293      	cmp	r3, r2
 8011bf6:	d002      	beq.n	8011bfe <HAL_ADC_PollForConversion+0x16a>
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	e000      	b.n	8011c00 <HAL_ADC_PollForConversion+0x16c>
 8011bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8011c6c <HAL_ADC_PollForConversion+0x1d8>)
 8011c00:	687a      	ldr	r2, [r7, #4]
 8011c02:	6812      	ldr	r2, [r2, #0]
 8011c04:	4293      	cmp	r3, r2
 8011c06:	d008      	beq.n	8011c1a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8011c08:	697b      	ldr	r3, [r7, #20]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d005      	beq.n	8011c1a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8011c0e:	697b      	ldr	r3, [r7, #20]
 8011c10:	2b05      	cmp	r3, #5
 8011c12:	d002      	beq.n	8011c1a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8011c14:	697b      	ldr	r3, [r7, #20]
 8011c16:	2b09      	cmp	r3, #9
 8011c18:	d104      	bne.n	8011c24 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	68db      	ldr	r3, [r3, #12]
 8011c20:	61bb      	str	r3, [r7, #24]
 8011c22:	e00c      	b.n	8011c3e <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	4a11      	ldr	r2, [pc, #68]	@ (8011c70 <HAL_ADC_PollForConversion+0x1dc>)
 8011c2a:	4293      	cmp	r3, r2
 8011c2c:	d002      	beq.n	8011c34 <HAL_ADC_PollForConversion+0x1a0>
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	e000      	b.n	8011c36 <HAL_ADC_PollForConversion+0x1a2>
 8011c34:	4b0d      	ldr	r3, [pc, #52]	@ (8011c6c <HAL_ADC_PollForConversion+0x1d8>)
 8011c36:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	68db      	ldr	r3, [r3, #12]
 8011c3c:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8011c3e:	69fb      	ldr	r3, [r7, #28]
 8011c40:	2b08      	cmp	r3, #8
 8011c42:	d104      	bne.n	8011c4e <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2208      	movs	r2, #8
 8011c4a:	601a      	str	r2, [r3, #0]
 8011c4c:	e008      	b.n	8011c60 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8011c4e:	69bb      	ldr	r3, [r7, #24]
 8011c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d103      	bne.n	8011c60 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	220c      	movs	r2, #12
 8011c5e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8011c60:	2300      	movs	r3, #0
}
 8011c62:	4618      	mov	r0, r3
 8011c64:	3720      	adds	r7, #32
 8011c66:	46bd      	mov	sp, r7
 8011c68:	bd80      	pop	{r7, pc}
 8011c6a:	bf00      	nop
 8011c6c:	40022000 	.word	0x40022000
 8011c70:	40022100 	.word	0x40022100
 8011c74:	40022300 	.word	0x40022300
 8011c78:	58026300 	.word	0x58026300

08011c7c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8011c7c:	b480      	push	{r7}
 8011c7e:	b083      	sub	sp, #12
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	370c      	adds	r7, #12
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c94:	4770      	bx	lr
	...

08011c98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8011c98:	b590      	push	{r4, r7, lr}
 8011c9a:	b08d      	sub	sp, #52	@ 0x34
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
 8011ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8011ca8:	2300      	movs	r3, #0
 8011caa:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8011cac:	683b      	ldr	r3, [r7, #0]
 8011cae:	68db      	ldr	r3, [r3, #12]
 8011cb0:	4a65      	ldr	r2, [pc, #404]	@ (8011e48 <HAL_ADC_ConfigChannel+0x1b0>)
 8011cb2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011cba:	2b01      	cmp	r3, #1
 8011cbc:	d101      	bne.n	8011cc2 <HAL_ADC_ConfigChannel+0x2a>
 8011cbe:	2302      	movs	r3, #2
 8011cc0:	e2c7      	b.n	8012252 <HAL_ADC_ConfigChannel+0x5ba>
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2201      	movs	r2, #1
 8011cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f7ff fc04 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	f040 82ac 	bne.w	8012234 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8011cdc:	683b      	ldr	r3, [r7, #0]
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	db2c      	blt.n	8011d3e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8011ce4:	683b      	ldr	r3, [r7, #0]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d108      	bne.n	8011d02 <HAL_ADC_ConfigChannel+0x6a>
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	0e9b      	lsrs	r3, r3, #26
 8011cf6:	f003 031f 	and.w	r3, r3, #31
 8011cfa:	2201      	movs	r2, #1
 8011cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8011d00:	e016      	b.n	8011d30 <HAL_ADC_ConfigChannel+0x98>
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011d08:	697b      	ldr	r3, [r7, #20]
 8011d0a:	fa93 f3a3 	rbit	r3, r3
 8011d0e:	613b      	str	r3, [r7, #16]
  return result;
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8011d14:	69bb      	ldr	r3, [r7, #24]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d101      	bne.n	8011d1e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8011d1a:	2320      	movs	r3, #32
 8011d1c:	e003      	b.n	8011d26 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8011d1e:	69bb      	ldr	r3, [r7, #24]
 8011d20:	fab3 f383 	clz	r3, r3
 8011d24:	b2db      	uxtb	r3, r3
 8011d26:	f003 031f 	and.w	r3, r3, #31
 8011d2a:	2201      	movs	r2, #1
 8011d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8011d30:	687a      	ldr	r2, [r7, #4]
 8011d32:	6812      	ldr	r2, [r2, #0]
 8011d34:	69d1      	ldr	r1, [r2, #28]
 8011d36:	687a      	ldr	r2, [r7, #4]
 8011d38:	6812      	ldr	r2, [r2, #0]
 8011d3a:	430b      	orrs	r3, r1
 8011d3c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	6818      	ldr	r0, [r3, #0]
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	6859      	ldr	r1, [r3, #4]
 8011d46:	683b      	ldr	r3, [r7, #0]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	461a      	mov	r2, r3
 8011d4c:	f7ff fa6a 	bl	8011224 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	4618      	mov	r0, r3
 8011d56:	f7ff fbc1 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 8011d5a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	4618      	mov	r0, r3
 8011d62:	f7ff fbe3 	bl	801152c <LL_ADC_INJ_IsConversionOngoing>
 8011d66:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8011d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	f040 80b8 	bne.w	8011ee0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8011d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	f040 80b4 	bne.w	8011ee0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	6818      	ldr	r0, [r3, #0]
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	6819      	ldr	r1, [r3, #0]
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	689b      	ldr	r3, [r3, #8]
 8011d84:	461a      	mov	r2, r3
 8011d86:	f7ff fa79 	bl	801127c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8011d8a:	4b30      	ldr	r3, [pc, #192]	@ (8011e4c <HAL_ADC_ConfigChannel+0x1b4>)
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8011d92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011d96:	d10b      	bne.n	8011db0 <HAL_ADC_ConfigChannel+0x118>
 8011d98:	683b      	ldr	r3, [r7, #0]
 8011d9a:	695a      	ldr	r2, [r3, #20]
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	68db      	ldr	r3, [r3, #12]
 8011da2:	089b      	lsrs	r3, r3, #2
 8011da4:	f003 0307 	and.w	r3, r3, #7
 8011da8:	005b      	lsls	r3, r3, #1
 8011daa:	fa02 f303 	lsl.w	r3, r2, r3
 8011dae:	e01d      	b.n	8011dec <HAL_ADC_ConfigChannel+0x154>
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	68db      	ldr	r3, [r3, #12]
 8011db6:	f003 0310 	and.w	r3, r3, #16
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d10b      	bne.n	8011dd6 <HAL_ADC_ConfigChannel+0x13e>
 8011dbe:	683b      	ldr	r3, [r7, #0]
 8011dc0:	695a      	ldr	r2, [r3, #20]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	68db      	ldr	r3, [r3, #12]
 8011dc8:	089b      	lsrs	r3, r3, #2
 8011dca:	f003 0307 	and.w	r3, r3, #7
 8011dce:	005b      	lsls	r3, r3, #1
 8011dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8011dd4:	e00a      	b.n	8011dec <HAL_ADC_ConfigChannel+0x154>
 8011dd6:	683b      	ldr	r3, [r7, #0]
 8011dd8:	695a      	ldr	r2, [r3, #20]
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	68db      	ldr	r3, [r3, #12]
 8011de0:	089b      	lsrs	r3, r3, #2
 8011de2:	f003 0304 	and.w	r3, r3, #4
 8011de6:	005b      	lsls	r3, r3, #1
 8011de8:	fa02 f303 	lsl.w	r3, r2, r3
 8011dec:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	691b      	ldr	r3, [r3, #16]
 8011df2:	2b04      	cmp	r3, #4
 8011df4:	d02c      	beq.n	8011e50 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	6818      	ldr	r0, [r3, #0]
 8011dfa:	683b      	ldr	r3, [r7, #0]
 8011dfc:	6919      	ldr	r1, [r3, #16]
 8011dfe:	683b      	ldr	r3, [r7, #0]
 8011e00:	681a      	ldr	r2, [r3, #0]
 8011e02:	6a3b      	ldr	r3, [r7, #32]
 8011e04:	f7ff f9a7 	bl	8011156 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	6818      	ldr	r0, [r3, #0]
 8011e0c:	683b      	ldr	r3, [r7, #0]
 8011e0e:	6919      	ldr	r1, [r3, #16]
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	7e5b      	ldrb	r3, [r3, #25]
 8011e14:	2b01      	cmp	r3, #1
 8011e16:	d102      	bne.n	8011e1e <HAL_ADC_ConfigChannel+0x186>
 8011e18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011e1c:	e000      	b.n	8011e20 <HAL_ADC_ConfigChannel+0x188>
 8011e1e:	2300      	movs	r3, #0
 8011e20:	461a      	mov	r2, r3
 8011e22:	f7ff f9d1 	bl	80111c8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	6818      	ldr	r0, [r3, #0]
 8011e2a:	683b      	ldr	r3, [r7, #0]
 8011e2c:	6919      	ldr	r1, [r3, #16]
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	7e1b      	ldrb	r3, [r3, #24]
 8011e32:	2b01      	cmp	r3, #1
 8011e34:	d102      	bne.n	8011e3c <HAL_ADC_ConfigChannel+0x1a4>
 8011e36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011e3a:	e000      	b.n	8011e3e <HAL_ADC_ConfigChannel+0x1a6>
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	461a      	mov	r2, r3
 8011e40:	f7ff f9a9 	bl	8011196 <LL_ADC_SetDataRightShift>
 8011e44:	e04c      	b.n	8011ee0 <HAL_ADC_ConfigChannel+0x248>
 8011e46:	bf00      	nop
 8011e48:	47ff0000 	.word	0x47ff0000
 8011e4c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011e56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8011e5a:	683b      	ldr	r3, [r7, #0]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	069b      	lsls	r3, r3, #26
 8011e60:	429a      	cmp	r2, r3
 8011e62:	d107      	bne.n	8011e74 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8011e72:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011e7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8011e7e:	683b      	ldr	r3, [r7, #0]
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	069b      	lsls	r3, r3, #26
 8011e84:	429a      	cmp	r2, r3
 8011e86:	d107      	bne.n	8011e98 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8011e96:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011e9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	069b      	lsls	r3, r3, #26
 8011ea8:	429a      	cmp	r2, r3
 8011eaa:	d107      	bne.n	8011ebc <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8011eba:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ec2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	069b      	lsls	r3, r3, #26
 8011ecc:	429a      	cmp	r2, r3
 8011ece:	d107      	bne.n	8011ee0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8011ede:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	f7ff faab 	bl	8011440 <LL_ADC_IsEnabled>
 8011eea:	4603      	mov	r3, r0
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	f040 81aa 	bne.w	8012246 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	6818      	ldr	r0, [r3, #0]
 8011ef6:	683b      	ldr	r3, [r7, #0]
 8011ef8:	6819      	ldr	r1, [r3, #0]
 8011efa:	683b      	ldr	r3, [r7, #0]
 8011efc:	68db      	ldr	r3, [r3, #12]
 8011efe:	461a      	mov	r2, r3
 8011f00:	f7ff f9e8 	bl	80112d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8011f04:	683b      	ldr	r3, [r7, #0]
 8011f06:	68db      	ldr	r3, [r3, #12]
 8011f08:	4a87      	ldr	r2, [pc, #540]	@ (8012128 <HAL_ADC_ConfigChannel+0x490>)
 8011f0a:	4293      	cmp	r3, r2
 8011f0c:	f040 809a 	bne.w	8012044 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	681a      	ldr	r2, [r3, #0]
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	4984      	ldr	r1, [pc, #528]	@ (801212c <HAL_ADC_ConfigChannel+0x494>)
 8011f1a:	428b      	cmp	r3, r1
 8011f1c:	d147      	bne.n	8011fae <HAL_ADC_ConfigChannel+0x316>
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	4983      	ldr	r1, [pc, #524]	@ (8012130 <HAL_ADC_ConfigChannel+0x498>)
 8011f24:	428b      	cmp	r3, r1
 8011f26:	d040      	beq.n	8011faa <HAL_ADC_ConfigChannel+0x312>
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	4981      	ldr	r1, [pc, #516]	@ (8012134 <HAL_ADC_ConfigChannel+0x49c>)
 8011f2e:	428b      	cmp	r3, r1
 8011f30:	d039      	beq.n	8011fa6 <HAL_ADC_ConfigChannel+0x30e>
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	4980      	ldr	r1, [pc, #512]	@ (8012138 <HAL_ADC_ConfigChannel+0x4a0>)
 8011f38:	428b      	cmp	r3, r1
 8011f3a:	d032      	beq.n	8011fa2 <HAL_ADC_ConfigChannel+0x30a>
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	497e      	ldr	r1, [pc, #504]	@ (801213c <HAL_ADC_ConfigChannel+0x4a4>)
 8011f42:	428b      	cmp	r3, r1
 8011f44:	d02b      	beq.n	8011f9e <HAL_ADC_ConfigChannel+0x306>
 8011f46:	683b      	ldr	r3, [r7, #0]
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	497d      	ldr	r1, [pc, #500]	@ (8012140 <HAL_ADC_ConfigChannel+0x4a8>)
 8011f4c:	428b      	cmp	r3, r1
 8011f4e:	d024      	beq.n	8011f9a <HAL_ADC_ConfigChannel+0x302>
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	497b      	ldr	r1, [pc, #492]	@ (8012144 <HAL_ADC_ConfigChannel+0x4ac>)
 8011f56:	428b      	cmp	r3, r1
 8011f58:	d01d      	beq.n	8011f96 <HAL_ADC_ConfigChannel+0x2fe>
 8011f5a:	683b      	ldr	r3, [r7, #0]
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	497a      	ldr	r1, [pc, #488]	@ (8012148 <HAL_ADC_ConfigChannel+0x4b0>)
 8011f60:	428b      	cmp	r3, r1
 8011f62:	d016      	beq.n	8011f92 <HAL_ADC_ConfigChannel+0x2fa>
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	4978      	ldr	r1, [pc, #480]	@ (801214c <HAL_ADC_ConfigChannel+0x4b4>)
 8011f6a:	428b      	cmp	r3, r1
 8011f6c:	d00f      	beq.n	8011f8e <HAL_ADC_ConfigChannel+0x2f6>
 8011f6e:	683b      	ldr	r3, [r7, #0]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	4977      	ldr	r1, [pc, #476]	@ (8012150 <HAL_ADC_ConfigChannel+0x4b8>)
 8011f74:	428b      	cmp	r3, r1
 8011f76:	d008      	beq.n	8011f8a <HAL_ADC_ConfigChannel+0x2f2>
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	4975      	ldr	r1, [pc, #468]	@ (8012154 <HAL_ADC_ConfigChannel+0x4bc>)
 8011f7e:	428b      	cmp	r3, r1
 8011f80:	d101      	bne.n	8011f86 <HAL_ADC_ConfigChannel+0x2ee>
 8011f82:	4b75      	ldr	r3, [pc, #468]	@ (8012158 <HAL_ADC_ConfigChannel+0x4c0>)
 8011f84:	e05a      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f86:	2300      	movs	r3, #0
 8011f88:	e058      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f8a:	4b74      	ldr	r3, [pc, #464]	@ (801215c <HAL_ADC_ConfigChannel+0x4c4>)
 8011f8c:	e056      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f8e:	4b74      	ldr	r3, [pc, #464]	@ (8012160 <HAL_ADC_ConfigChannel+0x4c8>)
 8011f90:	e054      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f92:	4b6e      	ldr	r3, [pc, #440]	@ (801214c <HAL_ADC_ConfigChannel+0x4b4>)
 8011f94:	e052      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f96:	4b6c      	ldr	r3, [pc, #432]	@ (8012148 <HAL_ADC_ConfigChannel+0x4b0>)
 8011f98:	e050      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f9a:	4b72      	ldr	r3, [pc, #456]	@ (8012164 <HAL_ADC_ConfigChannel+0x4cc>)
 8011f9c:	e04e      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011f9e:	4b72      	ldr	r3, [pc, #456]	@ (8012168 <HAL_ADC_ConfigChannel+0x4d0>)
 8011fa0:	e04c      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011fa2:	4b72      	ldr	r3, [pc, #456]	@ (801216c <HAL_ADC_ConfigChannel+0x4d4>)
 8011fa4:	e04a      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011fa6:	4b72      	ldr	r3, [pc, #456]	@ (8012170 <HAL_ADC_ConfigChannel+0x4d8>)
 8011fa8:	e048      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011faa:	2301      	movs	r3, #1
 8011fac:	e046      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	4970      	ldr	r1, [pc, #448]	@ (8012174 <HAL_ADC_ConfigChannel+0x4dc>)
 8011fb4:	428b      	cmp	r3, r1
 8011fb6:	d140      	bne.n	801203a <HAL_ADC_ConfigChannel+0x3a2>
 8011fb8:	683b      	ldr	r3, [r7, #0]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	495c      	ldr	r1, [pc, #368]	@ (8012130 <HAL_ADC_ConfigChannel+0x498>)
 8011fbe:	428b      	cmp	r3, r1
 8011fc0:	d039      	beq.n	8012036 <HAL_ADC_ConfigChannel+0x39e>
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	495b      	ldr	r1, [pc, #364]	@ (8012134 <HAL_ADC_ConfigChannel+0x49c>)
 8011fc8:	428b      	cmp	r3, r1
 8011fca:	d032      	beq.n	8012032 <HAL_ADC_ConfigChannel+0x39a>
 8011fcc:	683b      	ldr	r3, [r7, #0]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	4959      	ldr	r1, [pc, #356]	@ (8012138 <HAL_ADC_ConfigChannel+0x4a0>)
 8011fd2:	428b      	cmp	r3, r1
 8011fd4:	d02b      	beq.n	801202e <HAL_ADC_ConfigChannel+0x396>
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	4958      	ldr	r1, [pc, #352]	@ (801213c <HAL_ADC_ConfigChannel+0x4a4>)
 8011fdc:	428b      	cmp	r3, r1
 8011fde:	d024      	beq.n	801202a <HAL_ADC_ConfigChannel+0x392>
 8011fe0:	683b      	ldr	r3, [r7, #0]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	4956      	ldr	r1, [pc, #344]	@ (8012140 <HAL_ADC_ConfigChannel+0x4a8>)
 8011fe6:	428b      	cmp	r3, r1
 8011fe8:	d01d      	beq.n	8012026 <HAL_ADC_ConfigChannel+0x38e>
 8011fea:	683b      	ldr	r3, [r7, #0]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	4955      	ldr	r1, [pc, #340]	@ (8012144 <HAL_ADC_ConfigChannel+0x4ac>)
 8011ff0:	428b      	cmp	r3, r1
 8011ff2:	d016      	beq.n	8012022 <HAL_ADC_ConfigChannel+0x38a>
 8011ff4:	683b      	ldr	r3, [r7, #0]
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	4953      	ldr	r1, [pc, #332]	@ (8012148 <HAL_ADC_ConfigChannel+0x4b0>)
 8011ffa:	428b      	cmp	r3, r1
 8011ffc:	d00f      	beq.n	801201e <HAL_ADC_ConfigChannel+0x386>
 8011ffe:	683b      	ldr	r3, [r7, #0]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	4952      	ldr	r1, [pc, #328]	@ (801214c <HAL_ADC_ConfigChannel+0x4b4>)
 8012004:	428b      	cmp	r3, r1
 8012006:	d008      	beq.n	801201a <HAL_ADC_ConfigChannel+0x382>
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	4951      	ldr	r1, [pc, #324]	@ (8012154 <HAL_ADC_ConfigChannel+0x4bc>)
 801200e:	428b      	cmp	r3, r1
 8012010:	d101      	bne.n	8012016 <HAL_ADC_ConfigChannel+0x37e>
 8012012:	4b51      	ldr	r3, [pc, #324]	@ (8012158 <HAL_ADC_ConfigChannel+0x4c0>)
 8012014:	e012      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8012016:	2300      	movs	r3, #0
 8012018:	e010      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 801201a:	4b51      	ldr	r3, [pc, #324]	@ (8012160 <HAL_ADC_ConfigChannel+0x4c8>)
 801201c:	e00e      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 801201e:	4b4b      	ldr	r3, [pc, #300]	@ (801214c <HAL_ADC_ConfigChannel+0x4b4>)
 8012020:	e00c      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8012022:	4b49      	ldr	r3, [pc, #292]	@ (8012148 <HAL_ADC_ConfigChannel+0x4b0>)
 8012024:	e00a      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8012026:	4b4f      	ldr	r3, [pc, #316]	@ (8012164 <HAL_ADC_ConfigChannel+0x4cc>)
 8012028:	e008      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 801202a:	4b4f      	ldr	r3, [pc, #316]	@ (8012168 <HAL_ADC_ConfigChannel+0x4d0>)
 801202c:	e006      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 801202e:	4b4f      	ldr	r3, [pc, #316]	@ (801216c <HAL_ADC_ConfigChannel+0x4d4>)
 8012030:	e004      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8012032:	4b4f      	ldr	r3, [pc, #316]	@ (8012170 <HAL_ADC_ConfigChannel+0x4d8>)
 8012034:	e002      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 8012036:	2301      	movs	r3, #1
 8012038:	e000      	b.n	801203c <HAL_ADC_ConfigChannel+0x3a4>
 801203a:	2300      	movs	r3, #0
 801203c:	4619      	mov	r1, r3
 801203e:	4610      	mov	r0, r2
 8012040:	f7ff f856 	bl	80110f0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	2b00      	cmp	r3, #0
 801204a:	f280 80fc 	bge.w	8012246 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	4a36      	ldr	r2, [pc, #216]	@ (801212c <HAL_ADC_ConfigChannel+0x494>)
 8012054:	4293      	cmp	r3, r2
 8012056:	d004      	beq.n	8012062 <HAL_ADC_ConfigChannel+0x3ca>
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	4a45      	ldr	r2, [pc, #276]	@ (8012174 <HAL_ADC_ConfigChannel+0x4dc>)
 801205e:	4293      	cmp	r3, r2
 8012060:	d101      	bne.n	8012066 <HAL_ADC_ConfigChannel+0x3ce>
 8012062:	4b45      	ldr	r3, [pc, #276]	@ (8012178 <HAL_ADC_ConfigChannel+0x4e0>)
 8012064:	e000      	b.n	8012068 <HAL_ADC_ConfigChannel+0x3d0>
 8012066:	4b45      	ldr	r3, [pc, #276]	@ (801217c <HAL_ADC_ConfigChannel+0x4e4>)
 8012068:	4618      	mov	r0, r3
 801206a:	f7ff f833 	bl	80110d4 <LL_ADC_GetCommonPathInternalCh>
 801206e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	4a2d      	ldr	r2, [pc, #180]	@ (801212c <HAL_ADC_ConfigChannel+0x494>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d004      	beq.n	8012084 <HAL_ADC_ConfigChannel+0x3ec>
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	4a3d      	ldr	r2, [pc, #244]	@ (8012174 <HAL_ADC_ConfigChannel+0x4dc>)
 8012080:	4293      	cmp	r3, r2
 8012082:	d10e      	bne.n	80120a2 <HAL_ADC_ConfigChannel+0x40a>
 8012084:	4829      	ldr	r0, [pc, #164]	@ (801212c <HAL_ADC_ConfigChannel+0x494>)
 8012086:	f7ff f9db 	bl	8011440 <LL_ADC_IsEnabled>
 801208a:	4604      	mov	r4, r0
 801208c:	4839      	ldr	r0, [pc, #228]	@ (8012174 <HAL_ADC_ConfigChannel+0x4dc>)
 801208e:	f7ff f9d7 	bl	8011440 <LL_ADC_IsEnabled>
 8012092:	4603      	mov	r3, r0
 8012094:	4323      	orrs	r3, r4
 8012096:	2b00      	cmp	r3, #0
 8012098:	bf0c      	ite	eq
 801209a:	2301      	moveq	r3, #1
 801209c:	2300      	movne	r3, #0
 801209e:	b2db      	uxtb	r3, r3
 80120a0:	e008      	b.n	80120b4 <HAL_ADC_ConfigChannel+0x41c>
 80120a2:	4837      	ldr	r0, [pc, #220]	@ (8012180 <HAL_ADC_ConfigChannel+0x4e8>)
 80120a4:	f7ff f9cc 	bl	8011440 <LL_ADC_IsEnabled>
 80120a8:	4603      	mov	r3, r0
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	bf0c      	ite	eq
 80120ae:	2301      	moveq	r3, #1
 80120b0:	2300      	movne	r3, #0
 80120b2:	b2db      	uxtb	r3, r3
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	f000 80b3 	beq.w	8012220 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80120ba:	683b      	ldr	r3, [r7, #0]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4a31      	ldr	r2, [pc, #196]	@ (8012184 <HAL_ADC_ConfigChannel+0x4ec>)
 80120c0:	4293      	cmp	r3, r2
 80120c2:	d165      	bne.n	8012190 <HAL_ADC_ConfigChannel+0x4f8>
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d160      	bne.n	8012190 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	4a2b      	ldr	r2, [pc, #172]	@ (8012180 <HAL_ADC_ConfigChannel+0x4e8>)
 80120d4:	4293      	cmp	r3, r2
 80120d6:	f040 80b6 	bne.w	8012246 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	4a13      	ldr	r2, [pc, #76]	@ (801212c <HAL_ADC_ConfigChannel+0x494>)
 80120e0:	4293      	cmp	r3, r2
 80120e2:	d004      	beq.n	80120ee <HAL_ADC_ConfigChannel+0x456>
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	4a22      	ldr	r2, [pc, #136]	@ (8012174 <HAL_ADC_ConfigChannel+0x4dc>)
 80120ea:	4293      	cmp	r3, r2
 80120ec:	d101      	bne.n	80120f2 <HAL_ADC_ConfigChannel+0x45a>
 80120ee:	4a22      	ldr	r2, [pc, #136]	@ (8012178 <HAL_ADC_ConfigChannel+0x4e0>)
 80120f0:	e000      	b.n	80120f4 <HAL_ADC_ConfigChannel+0x45c>
 80120f2:	4a22      	ldr	r2, [pc, #136]	@ (801217c <HAL_ADC_ConfigChannel+0x4e4>)
 80120f4:	69fb      	ldr	r3, [r7, #28]
 80120f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80120fa:	4619      	mov	r1, r3
 80120fc:	4610      	mov	r0, r2
 80120fe:	f7fe ffd6 	bl	80110ae <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8012102:	4b21      	ldr	r3, [pc, #132]	@ (8012188 <HAL_ADC_ConfigChannel+0x4f0>)
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	099b      	lsrs	r3, r3, #6
 8012108:	4a20      	ldr	r2, [pc, #128]	@ (801218c <HAL_ADC_ConfigChannel+0x4f4>)
 801210a:	fba2 2303 	umull	r2, r3, r2, r3
 801210e:	099b      	lsrs	r3, r3, #6
 8012110:	3301      	adds	r3, #1
 8012112:	005b      	lsls	r3, r3, #1
 8012114:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8012116:	e002      	b.n	801211e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	3b01      	subs	r3, #1
 801211c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d1f9      	bne.n	8012118 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8012124:	e08f      	b.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
 8012126:	bf00      	nop
 8012128:	47ff0000 	.word	0x47ff0000
 801212c:	40022000 	.word	0x40022000
 8012130:	04300002 	.word	0x04300002
 8012134:	08600004 	.word	0x08600004
 8012138:	0c900008 	.word	0x0c900008
 801213c:	10c00010 	.word	0x10c00010
 8012140:	14f00020 	.word	0x14f00020
 8012144:	2a000400 	.word	0x2a000400
 8012148:	2e300800 	.word	0x2e300800
 801214c:	32601000 	.word	0x32601000
 8012150:	43210000 	.word	0x43210000
 8012154:	4b840000 	.word	0x4b840000
 8012158:	4fb80000 	.word	0x4fb80000
 801215c:	47520000 	.word	0x47520000
 8012160:	36902000 	.word	0x36902000
 8012164:	25b00200 	.word	0x25b00200
 8012168:	21800100 	.word	0x21800100
 801216c:	1d500080 	.word	0x1d500080
 8012170:	19200040 	.word	0x19200040
 8012174:	40022100 	.word	0x40022100
 8012178:	40022300 	.word	0x40022300
 801217c:	58026300 	.word	0x58026300
 8012180:	58026000 	.word	0x58026000
 8012184:	cb840000 	.word	0xcb840000
 8012188:	24000034 	.word	0x24000034
 801218c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	4a31      	ldr	r2, [pc, #196]	@ (801225c <HAL_ADC_ConfigChannel+0x5c4>)
 8012196:	4293      	cmp	r3, r2
 8012198:	d11e      	bne.n	80121d8 <HAL_ADC_ConfigChannel+0x540>
 801219a:	69fb      	ldr	r3, [r7, #28]
 801219c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d119      	bne.n	80121d8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	4a2d      	ldr	r2, [pc, #180]	@ (8012260 <HAL_ADC_ConfigChannel+0x5c8>)
 80121aa:	4293      	cmp	r3, r2
 80121ac:	d14b      	bne.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	4a2c      	ldr	r2, [pc, #176]	@ (8012264 <HAL_ADC_ConfigChannel+0x5cc>)
 80121b4:	4293      	cmp	r3, r2
 80121b6:	d004      	beq.n	80121c2 <HAL_ADC_ConfigChannel+0x52a>
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	4a2a      	ldr	r2, [pc, #168]	@ (8012268 <HAL_ADC_ConfigChannel+0x5d0>)
 80121be:	4293      	cmp	r3, r2
 80121c0:	d101      	bne.n	80121c6 <HAL_ADC_ConfigChannel+0x52e>
 80121c2:	4a2a      	ldr	r2, [pc, #168]	@ (801226c <HAL_ADC_ConfigChannel+0x5d4>)
 80121c4:	e000      	b.n	80121c8 <HAL_ADC_ConfigChannel+0x530>
 80121c6:	4a2a      	ldr	r2, [pc, #168]	@ (8012270 <HAL_ADC_ConfigChannel+0x5d8>)
 80121c8:	69fb      	ldr	r3, [r7, #28]
 80121ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80121ce:	4619      	mov	r1, r3
 80121d0:	4610      	mov	r0, r2
 80121d2:	f7fe ff6c 	bl	80110ae <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80121d6:	e036      	b.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80121d8:	683b      	ldr	r3, [r7, #0]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	4a25      	ldr	r2, [pc, #148]	@ (8012274 <HAL_ADC_ConfigChannel+0x5dc>)
 80121de:	4293      	cmp	r3, r2
 80121e0:	d131      	bne.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
 80121e2:	69fb      	ldr	r3, [r7, #28]
 80121e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d12c      	bne.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	4a1b      	ldr	r2, [pc, #108]	@ (8012260 <HAL_ADC_ConfigChannel+0x5c8>)
 80121f2:	4293      	cmp	r3, r2
 80121f4:	d127      	bne.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	4a1a      	ldr	r2, [pc, #104]	@ (8012264 <HAL_ADC_ConfigChannel+0x5cc>)
 80121fc:	4293      	cmp	r3, r2
 80121fe:	d004      	beq.n	801220a <HAL_ADC_ConfigChannel+0x572>
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	4a18      	ldr	r2, [pc, #96]	@ (8012268 <HAL_ADC_ConfigChannel+0x5d0>)
 8012206:	4293      	cmp	r3, r2
 8012208:	d101      	bne.n	801220e <HAL_ADC_ConfigChannel+0x576>
 801220a:	4a18      	ldr	r2, [pc, #96]	@ (801226c <HAL_ADC_ConfigChannel+0x5d4>)
 801220c:	e000      	b.n	8012210 <HAL_ADC_ConfigChannel+0x578>
 801220e:	4a18      	ldr	r2, [pc, #96]	@ (8012270 <HAL_ADC_ConfigChannel+0x5d8>)
 8012210:	69fb      	ldr	r3, [r7, #28]
 8012212:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8012216:	4619      	mov	r1, r3
 8012218:	4610      	mov	r0, r2
 801221a:	f7fe ff48 	bl	80110ae <LL_ADC_SetCommonPathInternalCh>
 801221e:	e012      	b.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012224:	f043 0220 	orr.w	r2, r3, #32
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 801222c:	2301      	movs	r3, #1
 801222e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012232:	e008      	b.n	8012246 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012238:	f043 0220 	orr.w	r2, r3, #32
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8012240:	2301      	movs	r3, #1
 8012242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	2200      	movs	r2, #0
 801224a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 801224e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012252:	4618      	mov	r0, r3
 8012254:	3734      	adds	r7, #52	@ 0x34
 8012256:	46bd      	mov	sp, r7
 8012258:	bd90      	pop	{r4, r7, pc}
 801225a:	bf00      	nop
 801225c:	c7520000 	.word	0xc7520000
 8012260:	58026000 	.word	0x58026000
 8012264:	40022000 	.word	0x40022000
 8012268:	40022100 	.word	0x40022100
 801226c:	40022300 	.word	0x40022300
 8012270:	58026300 	.word	0x58026300
 8012274:	cfb80000 	.word	0xcfb80000

08012278 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b088      	sub	sp, #32
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
 8012280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8012282:	2300      	movs	r3, #0
 8012284:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8012286:	683b      	ldr	r3, [r7, #0]
 8012288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	4618      	mov	r0, r3
 8012290:	f7ff f924 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 8012294:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	4618      	mov	r0, r3
 801229c:	f7ff f946 	bl	801152c <LL_ADC_INJ_IsConversionOngoing>
 80122a0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d103      	bne.n	80122b0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	f000 8098 	beq.w	80123e0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	68db      	ldr	r3, [r3, #12]
 80122b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d02a      	beq.n	8012314 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	7d5b      	ldrb	r3, [r3, #21]
 80122c2:	2b01      	cmp	r3, #1
 80122c4:	d126      	bne.n	8012314 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	7d1b      	ldrb	r3, [r3, #20]
 80122ca:	2b01      	cmp	r3, #1
 80122cc:	d122      	bne.n	8012314 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80122ce:	2301      	movs	r3, #1
 80122d0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80122d2:	e014      	b.n	80122fe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80122d4:	69fb      	ldr	r3, [r7, #28]
 80122d6:	4a45      	ldr	r2, [pc, #276]	@ (80123ec <ADC_ConversionStop+0x174>)
 80122d8:	4293      	cmp	r3, r2
 80122da:	d90d      	bls.n	80122f8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80122e0:	f043 0210 	orr.w	r2, r3, #16
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122ec:	f043 0201 	orr.w	r2, r3, #1
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80122f4:	2301      	movs	r3, #1
 80122f6:	e074      	b.n	80123e2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80122f8:	69fb      	ldr	r3, [r7, #28]
 80122fa:	3301      	adds	r3, #1
 80122fc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012308:	2b40      	cmp	r3, #64	@ 0x40
 801230a:	d1e3      	bne.n	80122d4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	2240      	movs	r2, #64	@ 0x40
 8012312:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8012314:	69bb      	ldr	r3, [r7, #24]
 8012316:	2b02      	cmp	r3, #2
 8012318:	d014      	beq.n	8012344 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	4618      	mov	r0, r3
 8012320:	f7ff f8dc 	bl	80114dc <LL_ADC_REG_IsConversionOngoing>
 8012324:	4603      	mov	r3, r0
 8012326:	2b00      	cmp	r3, #0
 8012328:	d00c      	beq.n	8012344 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	4618      	mov	r0, r3
 8012330:	f7ff f899 	bl	8011466 <LL_ADC_IsDisableOngoing>
 8012334:	4603      	mov	r3, r0
 8012336:	2b00      	cmp	r3, #0
 8012338:	d104      	bne.n	8012344 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	4618      	mov	r0, r3
 8012340:	f7ff f8b8 	bl	80114b4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8012344:	69bb      	ldr	r3, [r7, #24]
 8012346:	2b01      	cmp	r3, #1
 8012348:	d014      	beq.n	8012374 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	681b      	ldr	r3, [r3, #0]
 801234e:	4618      	mov	r0, r3
 8012350:	f7ff f8ec 	bl	801152c <LL_ADC_INJ_IsConversionOngoing>
 8012354:	4603      	mov	r3, r0
 8012356:	2b00      	cmp	r3, #0
 8012358:	d00c      	beq.n	8012374 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	4618      	mov	r0, r3
 8012360:	f7ff f881 	bl	8011466 <LL_ADC_IsDisableOngoing>
 8012364:	4603      	mov	r3, r0
 8012366:	2b00      	cmp	r3, #0
 8012368:	d104      	bne.n	8012374 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	4618      	mov	r0, r3
 8012370:	f7ff f8c8 	bl	8011504 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8012374:	69bb      	ldr	r3, [r7, #24]
 8012376:	2b02      	cmp	r3, #2
 8012378:	d005      	beq.n	8012386 <ADC_ConversionStop+0x10e>
 801237a:	69bb      	ldr	r3, [r7, #24]
 801237c:	2b03      	cmp	r3, #3
 801237e:	d105      	bne.n	801238c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8012380:	230c      	movs	r3, #12
 8012382:	617b      	str	r3, [r7, #20]
        break;
 8012384:	e005      	b.n	8012392 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8012386:	2308      	movs	r3, #8
 8012388:	617b      	str	r3, [r7, #20]
        break;
 801238a:	e002      	b.n	8012392 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 801238c:	2304      	movs	r3, #4
 801238e:	617b      	str	r3, [r7, #20]
        break;
 8012390:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8012392:	f7fe fe27 	bl	8010fe4 <HAL_GetTick>
 8012396:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8012398:	e01b      	b.n	80123d2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 801239a:	f7fe fe23 	bl	8010fe4 <HAL_GetTick>
 801239e:	4602      	mov	r2, r0
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	1ad3      	subs	r3, r2, r3
 80123a4:	2b05      	cmp	r3, #5
 80123a6:	d914      	bls.n	80123d2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	689a      	ldr	r2, [r3, #8]
 80123ae:	697b      	ldr	r3, [r7, #20]
 80123b0:	4013      	ands	r3, r2
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d00d      	beq.n	80123d2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80123ba:	f043 0210 	orr.w	r2, r3, #16
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80123c6:	f043 0201 	orr.w	r2, r3, #1
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80123ce:	2301      	movs	r3, #1
 80123d0:	e007      	b.n	80123e2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	689a      	ldr	r2, [r3, #8]
 80123d8:	697b      	ldr	r3, [r7, #20]
 80123da:	4013      	ands	r3, r2
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d1dc      	bne.n	801239a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80123e0:	2300      	movs	r3, #0
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	3720      	adds	r7, #32
 80123e6:	46bd      	mov	sp, r7
 80123e8:	bd80      	pop	{r7, pc}
 80123ea:	bf00      	nop
 80123ec:	000cdbff 	.word	0x000cdbff

080123f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b084      	sub	sp, #16
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	4618      	mov	r0, r3
 80123fe:	f7ff f81f 	bl	8011440 <LL_ADC_IsEnabled>
 8012402:	4603      	mov	r3, r0
 8012404:	2b00      	cmp	r3, #0
 8012406:	d16e      	bne.n	80124e6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	689a      	ldr	r2, [r3, #8]
 801240e:	4b38      	ldr	r3, [pc, #224]	@ (80124f0 <ADC_Enable+0x100>)
 8012410:	4013      	ands	r3, r2
 8012412:	2b00      	cmp	r3, #0
 8012414:	d00d      	beq.n	8012432 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801241a:	f043 0210 	orr.w	r2, r3, #16
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012426:	f043 0201 	orr.w	r2, r3, #1
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 801242e:	2301      	movs	r3, #1
 8012430:	e05a      	b.n	80124e8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	4618      	mov	r0, r3
 8012438:	f7fe ffda 	bl	80113f0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 801243c:	f7fe fdd2 	bl	8010fe4 <HAL_GetTick>
 8012440:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	4a2b      	ldr	r2, [pc, #172]	@ (80124f4 <ADC_Enable+0x104>)
 8012448:	4293      	cmp	r3, r2
 801244a:	d004      	beq.n	8012456 <ADC_Enable+0x66>
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	4a29      	ldr	r2, [pc, #164]	@ (80124f8 <ADC_Enable+0x108>)
 8012452:	4293      	cmp	r3, r2
 8012454:	d101      	bne.n	801245a <ADC_Enable+0x6a>
 8012456:	4b29      	ldr	r3, [pc, #164]	@ (80124fc <ADC_Enable+0x10c>)
 8012458:	e000      	b.n	801245c <ADC_Enable+0x6c>
 801245a:	4b29      	ldr	r3, [pc, #164]	@ (8012500 <ADC_Enable+0x110>)
 801245c:	4618      	mov	r0, r3
 801245e:	f7fe ff5d 	bl	801131c <LL_ADC_GetMultimode>
 8012462:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	4a23      	ldr	r2, [pc, #140]	@ (80124f8 <ADC_Enable+0x108>)
 801246a:	4293      	cmp	r3, r2
 801246c:	d002      	beq.n	8012474 <ADC_Enable+0x84>
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	e000      	b.n	8012476 <ADC_Enable+0x86>
 8012474:	4b1f      	ldr	r3, [pc, #124]	@ (80124f4 <ADC_Enable+0x104>)
 8012476:	687a      	ldr	r2, [r7, #4]
 8012478:	6812      	ldr	r2, [r2, #0]
 801247a:	4293      	cmp	r3, r2
 801247c:	d02c      	beq.n	80124d8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	2b00      	cmp	r3, #0
 8012482:	d130      	bne.n	80124e6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8012484:	e028      	b.n	80124d8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	681b      	ldr	r3, [r3, #0]
 801248a:	4618      	mov	r0, r3
 801248c:	f7fe ffd8 	bl	8011440 <LL_ADC_IsEnabled>
 8012490:	4603      	mov	r3, r0
 8012492:	2b00      	cmp	r3, #0
 8012494:	d104      	bne.n	80124a0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4618      	mov	r0, r3
 801249c:	f7fe ffa8 	bl	80113f0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80124a0:	f7fe fda0 	bl	8010fe4 <HAL_GetTick>
 80124a4:	4602      	mov	r2, r0
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	1ad3      	subs	r3, r2, r3
 80124aa:	2b02      	cmp	r3, #2
 80124ac:	d914      	bls.n	80124d8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	f003 0301 	and.w	r3, r3, #1
 80124b8:	2b01      	cmp	r3, #1
 80124ba:	d00d      	beq.n	80124d8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124c0:	f043 0210 	orr.w	r2, r3, #16
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80124cc:	f043 0201 	orr.w	r2, r3, #1
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80124d4:	2301      	movs	r3, #1
 80124d6:	e007      	b.n	80124e8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	f003 0301 	and.w	r3, r3, #1
 80124e2:	2b01      	cmp	r3, #1
 80124e4:	d1cf      	bne.n	8012486 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80124e6:	2300      	movs	r3, #0
}
 80124e8:	4618      	mov	r0, r3
 80124ea:	3710      	adds	r7, #16
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}
 80124f0:	8000003f 	.word	0x8000003f
 80124f4:	40022000 	.word	0x40022000
 80124f8:	40022100 	.word	0x40022100
 80124fc:	40022300 	.word	0x40022300
 8012500:	58026300 	.word	0x58026300

08012504 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	4618      	mov	r0, r3
 8012512:	f7fe ffa8 	bl	8011466 <LL_ADC_IsDisableOngoing>
 8012516:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	4618      	mov	r0, r3
 801251e:	f7fe ff8f 	bl	8011440 <LL_ADC_IsEnabled>
 8012522:	4603      	mov	r3, r0
 8012524:	2b00      	cmp	r3, #0
 8012526:	d047      	beq.n	80125b8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d144      	bne.n	80125b8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	689b      	ldr	r3, [r3, #8]
 8012534:	f003 030d 	and.w	r3, r3, #13
 8012538:	2b01      	cmp	r3, #1
 801253a:	d10c      	bne.n	8012556 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	4618      	mov	r0, r3
 8012542:	f7fe ff69 	bl	8011418 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	2203      	movs	r2, #3
 801254c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 801254e:	f7fe fd49 	bl	8010fe4 <HAL_GetTick>
 8012552:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8012554:	e029      	b.n	80125aa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801255a:	f043 0210 	orr.w	r2, r3, #16
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012566:	f043 0201 	orr.w	r2, r3, #1
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 801256e:	2301      	movs	r3, #1
 8012570:	e023      	b.n	80125ba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8012572:	f7fe fd37 	bl	8010fe4 <HAL_GetTick>
 8012576:	4602      	mov	r2, r0
 8012578:	68bb      	ldr	r3, [r7, #8]
 801257a:	1ad3      	subs	r3, r2, r3
 801257c:	2b02      	cmp	r3, #2
 801257e:	d914      	bls.n	80125aa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	689b      	ldr	r3, [r3, #8]
 8012586:	f003 0301 	and.w	r3, r3, #1
 801258a:	2b00      	cmp	r3, #0
 801258c:	d00d      	beq.n	80125aa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012592:	f043 0210 	orr.w	r2, r3, #16
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801259e:	f043 0201 	orr.w	r2, r3, #1
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80125a6:	2301      	movs	r3, #1
 80125a8:	e007      	b.n	80125ba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	689b      	ldr	r3, [r3, #8]
 80125b0:	f003 0301 	and.w	r3, r3, #1
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d1dc      	bne.n	8012572 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80125b8:	2300      	movs	r3, #0
}
 80125ba:	4618      	mov	r0, r3
 80125bc:	3710      	adds	r7, #16
 80125be:	46bd      	mov	sp, r7
 80125c0:	bd80      	pop	{r7, pc}
	...

080125c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80125c4:	b580      	push	{r7, lr}
 80125c6:	b084      	sub	sp, #16
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	4a7a      	ldr	r2, [pc, #488]	@ (80127bc <ADC_ConfigureBoostMode+0x1f8>)
 80125d2:	4293      	cmp	r3, r2
 80125d4:	d004      	beq.n	80125e0 <ADC_ConfigureBoostMode+0x1c>
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	4a79      	ldr	r2, [pc, #484]	@ (80127c0 <ADC_ConfigureBoostMode+0x1fc>)
 80125dc:	4293      	cmp	r3, r2
 80125de:	d109      	bne.n	80125f4 <ADC_ConfigureBoostMode+0x30>
 80125e0:	4b78      	ldr	r3, [pc, #480]	@ (80127c4 <ADC_ConfigureBoostMode+0x200>)
 80125e2:	689b      	ldr	r3, [r3, #8]
 80125e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	bf14      	ite	ne
 80125ec:	2301      	movne	r3, #1
 80125ee:	2300      	moveq	r3, #0
 80125f0:	b2db      	uxtb	r3, r3
 80125f2:	e008      	b.n	8012606 <ADC_ConfigureBoostMode+0x42>
 80125f4:	4b74      	ldr	r3, [pc, #464]	@ (80127c8 <ADC_ConfigureBoostMode+0x204>)
 80125f6:	689b      	ldr	r3, [r3, #8]
 80125f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	bf14      	ite	ne
 8012600:	2301      	movne	r3, #1
 8012602:	2300      	moveq	r3, #0
 8012604:	b2db      	uxtb	r3, r3
 8012606:	2b00      	cmp	r3, #0
 8012608:	d01c      	beq.n	8012644 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 801260a:	f002 fe15 	bl	8015238 <HAL_RCC_GetHCLKFreq>
 801260e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	685b      	ldr	r3, [r3, #4]
 8012614:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8012618:	d010      	beq.n	801263c <ADC_ConfigureBoostMode+0x78>
 801261a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801261e:	d873      	bhi.n	8012708 <ADC_ConfigureBoostMode+0x144>
 8012620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012624:	d002      	beq.n	801262c <ADC_ConfigureBoostMode+0x68>
 8012626:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801262a:	d16d      	bne.n	8012708 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	0c1b      	lsrs	r3, r3, #16
 8012632:	68fa      	ldr	r2, [r7, #12]
 8012634:	fbb2 f3f3 	udiv	r3, r2, r3
 8012638:	60fb      	str	r3, [r7, #12]
        break;
 801263a:	e068      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	089b      	lsrs	r3, r3, #2
 8012640:	60fb      	str	r3, [r7, #12]
        break;
 8012642:	e064      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8012644:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8012648:	f04f 0100 	mov.w	r1, #0
 801264c:	f004 f85a 	bl	8016704 <HAL_RCCEx_GetPeriphCLKFreq>
 8012650:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	685b      	ldr	r3, [r3, #4]
 8012656:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 801265a:	d051      	beq.n	8012700 <ADC_ConfigureBoostMode+0x13c>
 801265c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8012660:	d854      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 8012662:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8012666:	d047      	beq.n	80126f8 <ADC_ConfigureBoostMode+0x134>
 8012668:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 801266c:	d84e      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 801266e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8012672:	d03d      	beq.n	80126f0 <ADC_ConfigureBoostMode+0x12c>
 8012674:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8012678:	d848      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 801267a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801267e:	d033      	beq.n	80126e8 <ADC_ConfigureBoostMode+0x124>
 8012680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012684:	d842      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 8012686:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 801268a:	d029      	beq.n	80126e0 <ADC_ConfigureBoostMode+0x11c>
 801268c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8012690:	d83c      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 8012692:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8012696:	d01a      	beq.n	80126ce <ADC_ConfigureBoostMode+0x10a>
 8012698:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 801269c:	d836      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 801269e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80126a2:	d014      	beq.n	80126ce <ADC_ConfigureBoostMode+0x10a>
 80126a4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80126a8:	d830      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 80126aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80126ae:	d00e      	beq.n	80126ce <ADC_ConfigureBoostMode+0x10a>
 80126b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80126b4:	d82a      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 80126b6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80126ba:	d008      	beq.n	80126ce <ADC_ConfigureBoostMode+0x10a>
 80126bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80126c0:	d824      	bhi.n	801270c <ADC_ConfigureBoostMode+0x148>
 80126c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80126c6:	d002      	beq.n	80126ce <ADC_ConfigureBoostMode+0x10a>
 80126c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80126cc:	d11e      	bne.n	801270c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	685b      	ldr	r3, [r3, #4]
 80126d2:	0c9b      	lsrs	r3, r3, #18
 80126d4:	005b      	lsls	r3, r3, #1
 80126d6:	68fa      	ldr	r2, [r7, #12]
 80126d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80126dc:	60fb      	str	r3, [r7, #12]
        break;
 80126de:	e016      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	091b      	lsrs	r3, r3, #4
 80126e4:	60fb      	str	r3, [r7, #12]
        break;
 80126e6:	e012      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	095b      	lsrs	r3, r3, #5
 80126ec:	60fb      	str	r3, [r7, #12]
        break;
 80126ee:	e00e      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	099b      	lsrs	r3, r3, #6
 80126f4:	60fb      	str	r3, [r7, #12]
        break;
 80126f6:	e00a      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	09db      	lsrs	r3, r3, #7
 80126fc:	60fb      	str	r3, [r7, #12]
        break;
 80126fe:	e006      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	0a1b      	lsrs	r3, r3, #8
 8012704:	60fb      	str	r3, [r7, #12]
        break;
 8012706:	e002      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
        break;
 8012708:	bf00      	nop
 801270a:	e000      	b.n	801270e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 801270c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 801270e:	f7fe fc99 	bl	8011044 <HAL_GetREVID>
 8012712:	4603      	mov	r3, r0
 8012714:	f241 0203 	movw	r2, #4099	@ 0x1003
 8012718:	4293      	cmp	r3, r2
 801271a:	d815      	bhi.n	8012748 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	4a2b      	ldr	r2, [pc, #172]	@ (80127cc <ADC_ConfigureBoostMode+0x208>)
 8012720:	4293      	cmp	r3, r2
 8012722:	d908      	bls.n	8012736 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	689a      	ldr	r2, [r3, #8]
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012732:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8012734:	e03e      	b.n	80127b4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	689a      	ldr	r2, [r3, #8]
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8012744:	609a      	str	r2, [r3, #8]
}
 8012746:	e035      	b.n	80127b4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	085b      	lsrs	r3, r3, #1
 801274c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	4a1f      	ldr	r2, [pc, #124]	@ (80127d0 <ADC_ConfigureBoostMode+0x20c>)
 8012752:	4293      	cmp	r3, r2
 8012754:	d808      	bhi.n	8012768 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	689a      	ldr	r2, [r3, #8]
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8012764:	609a      	str	r2, [r3, #8]
}
 8012766:	e025      	b.n	80127b4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	4a1a      	ldr	r2, [pc, #104]	@ (80127d4 <ADC_ConfigureBoostMode+0x210>)
 801276c:	4293      	cmp	r3, r2
 801276e:	d80a      	bhi.n	8012786 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	689b      	ldr	r3, [r3, #8]
 8012776:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012782:	609a      	str	r2, [r3, #8]
}
 8012784:	e016      	b.n	80127b4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	4a13      	ldr	r2, [pc, #76]	@ (80127d8 <ADC_ConfigureBoostMode+0x214>)
 801278a:	4293      	cmp	r3, r2
 801278c:	d80a      	bhi.n	80127a4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	689b      	ldr	r3, [r3, #8]
 8012794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80127a0:	609a      	str	r2, [r3, #8]
}
 80127a2:	e007      	b.n	80127b4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	689a      	ldr	r2, [r3, #8]
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80127b2:	609a      	str	r2, [r3, #8]
}
 80127b4:	bf00      	nop
 80127b6:	3710      	adds	r7, #16
 80127b8:	46bd      	mov	sp, r7
 80127ba:	bd80      	pop	{r7, pc}
 80127bc:	40022000 	.word	0x40022000
 80127c0:	40022100 	.word	0x40022100
 80127c4:	40022300 	.word	0x40022300
 80127c8:	58026300 	.word	0x58026300
 80127cc:	01312d00 	.word	0x01312d00
 80127d0:	005f5e10 	.word	0x005f5e10
 80127d4:	00bebc20 	.word	0x00bebc20
 80127d8:	017d7840 	.word	0x017d7840

080127dc <LL_ADC_IsEnabled>:
{
 80127dc:	b480      	push	{r7}
 80127de:	b083      	sub	sp, #12
 80127e0:	af00      	add	r7, sp, #0
 80127e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	689b      	ldr	r3, [r3, #8]
 80127e8:	f003 0301 	and.w	r3, r3, #1
 80127ec:	2b01      	cmp	r3, #1
 80127ee:	d101      	bne.n	80127f4 <LL_ADC_IsEnabled+0x18>
 80127f0:	2301      	movs	r3, #1
 80127f2:	e000      	b.n	80127f6 <LL_ADC_IsEnabled+0x1a>
 80127f4:	2300      	movs	r3, #0
}
 80127f6:	4618      	mov	r0, r3
 80127f8:	370c      	adds	r7, #12
 80127fa:	46bd      	mov	sp, r7
 80127fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012800:	4770      	bx	lr

08012802 <LL_ADC_REG_IsConversionOngoing>:
{
 8012802:	b480      	push	{r7}
 8012804:	b083      	sub	sp, #12
 8012806:	af00      	add	r7, sp, #0
 8012808:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	689b      	ldr	r3, [r3, #8]
 801280e:	f003 0304 	and.w	r3, r3, #4
 8012812:	2b04      	cmp	r3, #4
 8012814:	d101      	bne.n	801281a <LL_ADC_REG_IsConversionOngoing+0x18>
 8012816:	2301      	movs	r3, #1
 8012818:	e000      	b.n	801281c <LL_ADC_REG_IsConversionOngoing+0x1a>
 801281a:	2300      	movs	r3, #0
}
 801281c:	4618      	mov	r0, r3
 801281e:	370c      	adds	r7, #12
 8012820:	46bd      	mov	sp, r7
 8012822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012826:	4770      	bx	lr

08012828 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8012828:	b590      	push	{r4, r7, lr}
 801282a:	b09f      	sub	sp, #124	@ 0x7c
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
 8012830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8012832:	2300      	movs	r3, #0
 8012834:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801283e:	2b01      	cmp	r3, #1
 8012840:	d101      	bne.n	8012846 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8012842:	2302      	movs	r3, #2
 8012844:	e0be      	b.n	80129c4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	2201      	movs	r2, #1
 801284a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 801284e:	2300      	movs	r3, #0
 8012850:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8012852:	2300      	movs	r3, #0
 8012854:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	4a5c      	ldr	r2, [pc, #368]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 801285c:	4293      	cmp	r3, r2
 801285e:	d102      	bne.n	8012866 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8012860:	4b5b      	ldr	r3, [pc, #364]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8012862:	60bb      	str	r3, [r7, #8]
 8012864:	e001      	b.n	801286a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8012866:	2300      	movs	r3, #0
 8012868:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 801286a:	68bb      	ldr	r3, [r7, #8]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d10b      	bne.n	8012888 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012874:	f043 0220 	orr.w	r2, r3, #32
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2200      	movs	r2, #0
 8012880:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8012884:	2301      	movs	r3, #1
 8012886:	e09d      	b.n	80129c4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8012888:	68bb      	ldr	r3, [r7, #8]
 801288a:	4618      	mov	r0, r3
 801288c:	f7ff ffb9 	bl	8012802 <LL_ADC_REG_IsConversionOngoing>
 8012890:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	4618      	mov	r0, r3
 8012898:	f7ff ffb3 	bl	8012802 <LL_ADC_REG_IsConversionOngoing>
 801289c:	4603      	mov	r3, r0
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d17f      	bne.n	80129a2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80128a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d17c      	bne.n	80129a2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	4a47      	ldr	r2, [pc, #284]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80128ae:	4293      	cmp	r3, r2
 80128b0:	d004      	beq.n	80128bc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	4a46      	ldr	r2, [pc, #280]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80128b8:	4293      	cmp	r3, r2
 80128ba:	d101      	bne.n	80128c0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80128bc:	4b45      	ldr	r3, [pc, #276]	@ (80129d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80128be:	e000      	b.n	80128c2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80128c0:	4b45      	ldr	r3, [pc, #276]	@ (80129d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80128c2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80128c4:	683b      	ldr	r3, [r7, #0]
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d039      	beq.n	8012940 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80128cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128ce:	689b      	ldr	r3, [r3, #8]
 80128d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	685b      	ldr	r3, [r3, #4]
 80128d8:	431a      	orrs	r2, r3
 80128da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128dc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	4a3a      	ldr	r2, [pc, #232]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80128e4:	4293      	cmp	r3, r2
 80128e6:	d004      	beq.n	80128f2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	4a38      	ldr	r2, [pc, #224]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80128ee:	4293      	cmp	r3, r2
 80128f0:	d10e      	bne.n	8012910 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80128f2:	4836      	ldr	r0, [pc, #216]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80128f4:	f7ff ff72 	bl	80127dc <LL_ADC_IsEnabled>
 80128f8:	4604      	mov	r4, r0
 80128fa:	4835      	ldr	r0, [pc, #212]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80128fc:	f7ff ff6e 	bl	80127dc <LL_ADC_IsEnabled>
 8012900:	4603      	mov	r3, r0
 8012902:	4323      	orrs	r3, r4
 8012904:	2b00      	cmp	r3, #0
 8012906:	bf0c      	ite	eq
 8012908:	2301      	moveq	r3, #1
 801290a:	2300      	movne	r3, #0
 801290c:	b2db      	uxtb	r3, r3
 801290e:	e008      	b.n	8012922 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8012910:	4832      	ldr	r0, [pc, #200]	@ (80129dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8012912:	f7ff ff63 	bl	80127dc <LL_ADC_IsEnabled>
 8012916:	4603      	mov	r3, r0
 8012918:	2b00      	cmp	r3, #0
 801291a:	bf0c      	ite	eq
 801291c:	2301      	moveq	r3, #1
 801291e:	2300      	movne	r3, #0
 8012920:	b2db      	uxtb	r3, r3
 8012922:	2b00      	cmp	r3, #0
 8012924:	d047      	beq.n	80129b6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8012926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012928:	689a      	ldr	r2, [r3, #8]
 801292a:	4b2d      	ldr	r3, [pc, #180]	@ (80129e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 801292c:	4013      	ands	r3, r2
 801292e:	683a      	ldr	r2, [r7, #0]
 8012930:	6811      	ldr	r1, [r2, #0]
 8012932:	683a      	ldr	r2, [r7, #0]
 8012934:	6892      	ldr	r2, [r2, #8]
 8012936:	430a      	orrs	r2, r1
 8012938:	431a      	orrs	r2, r3
 801293a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801293c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 801293e:	e03a      	b.n	80129b6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8012940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012942:	689b      	ldr	r3, [r3, #8]
 8012944:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8012948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801294a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	4a1e      	ldr	r2, [pc, #120]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8012952:	4293      	cmp	r3, r2
 8012954:	d004      	beq.n	8012960 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	4a1d      	ldr	r2, [pc, #116]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 801295c:	4293      	cmp	r3, r2
 801295e:	d10e      	bne.n	801297e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8012960:	481a      	ldr	r0, [pc, #104]	@ (80129cc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8012962:	f7ff ff3b 	bl	80127dc <LL_ADC_IsEnabled>
 8012966:	4604      	mov	r4, r0
 8012968:	4819      	ldr	r0, [pc, #100]	@ (80129d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 801296a:	f7ff ff37 	bl	80127dc <LL_ADC_IsEnabled>
 801296e:	4603      	mov	r3, r0
 8012970:	4323      	orrs	r3, r4
 8012972:	2b00      	cmp	r3, #0
 8012974:	bf0c      	ite	eq
 8012976:	2301      	moveq	r3, #1
 8012978:	2300      	movne	r3, #0
 801297a:	b2db      	uxtb	r3, r3
 801297c:	e008      	b.n	8012990 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 801297e:	4817      	ldr	r0, [pc, #92]	@ (80129dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8012980:	f7ff ff2c 	bl	80127dc <LL_ADC_IsEnabled>
 8012984:	4603      	mov	r3, r0
 8012986:	2b00      	cmp	r3, #0
 8012988:	bf0c      	ite	eq
 801298a:	2301      	moveq	r3, #1
 801298c:	2300      	movne	r3, #0
 801298e:	b2db      	uxtb	r3, r3
 8012990:	2b00      	cmp	r3, #0
 8012992:	d010      	beq.n	80129b6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8012994:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012996:	689a      	ldr	r2, [r3, #8]
 8012998:	4b11      	ldr	r3, [pc, #68]	@ (80129e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 801299a:	4013      	ands	r3, r2
 801299c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801299e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80129a0:	e009      	b.n	80129b6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80129a6:	f043 0220 	orr.w	r2, r3, #32
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80129ae:	2301      	movs	r3, #1
 80129b0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80129b4:	e000      	b.n	80129b8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80129b6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2200      	movs	r2, #0
 80129bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80129c0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80129c4:	4618      	mov	r0, r3
 80129c6:	377c      	adds	r7, #124	@ 0x7c
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd90      	pop	{r4, r7, pc}
 80129cc:	40022000 	.word	0x40022000
 80129d0:	40022100 	.word	0x40022100
 80129d4:	40022300 	.word	0x40022300
 80129d8:	58026300 	.word	0x58026300
 80129dc:	58026000 	.word	0x58026000
 80129e0:	fffff0e0 	.word	0xfffff0e0

080129e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80129e4:	b480      	push	{r7}
 80129e6:	b085      	sub	sp, #20
 80129e8:	af00      	add	r7, sp, #0
 80129ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f003 0307 	and.w	r3, r3, #7
 80129f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80129f4:	4b0b      	ldr	r3, [pc, #44]	@ (8012a24 <__NVIC_SetPriorityGrouping+0x40>)
 80129f6:	68db      	ldr	r3, [r3, #12]
 80129f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80129fa:	68ba      	ldr	r2, [r7, #8]
 80129fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8012a00:	4013      	ands	r3, r2
 8012a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8012a08:	68bb      	ldr	r3, [r7, #8]
 8012a0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8012a0c:	4b06      	ldr	r3, [pc, #24]	@ (8012a28 <__NVIC_SetPriorityGrouping+0x44>)
 8012a0e:	4313      	orrs	r3, r2
 8012a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8012a12:	4a04      	ldr	r2, [pc, #16]	@ (8012a24 <__NVIC_SetPriorityGrouping+0x40>)
 8012a14:	68bb      	ldr	r3, [r7, #8]
 8012a16:	60d3      	str	r3, [r2, #12]
}
 8012a18:	bf00      	nop
 8012a1a:	3714      	adds	r7, #20
 8012a1c:	46bd      	mov	sp, r7
 8012a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a22:	4770      	bx	lr
 8012a24:	e000ed00 	.word	0xe000ed00
 8012a28:	05fa0000 	.word	0x05fa0000

08012a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8012a2c:	b480      	push	{r7}
 8012a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8012a30:	4b04      	ldr	r3, [pc, #16]	@ (8012a44 <__NVIC_GetPriorityGrouping+0x18>)
 8012a32:	68db      	ldr	r3, [r3, #12]
 8012a34:	0a1b      	lsrs	r3, r3, #8
 8012a36:	f003 0307 	and.w	r3, r3, #7
}
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a42:	4770      	bx	lr
 8012a44:	e000ed00 	.word	0xe000ed00

08012a48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012a48:	b480      	push	{r7}
 8012a4a:	b083      	sub	sp, #12
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	4603      	mov	r3, r0
 8012a50:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012a52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	db0b      	blt.n	8012a72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012a5a:	88fb      	ldrh	r3, [r7, #6]
 8012a5c:	f003 021f 	and.w	r2, r3, #31
 8012a60:	4907      	ldr	r1, [pc, #28]	@ (8012a80 <__NVIC_EnableIRQ+0x38>)
 8012a62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012a66:	095b      	lsrs	r3, r3, #5
 8012a68:	2001      	movs	r0, #1
 8012a6a:	fa00 f202 	lsl.w	r2, r0, r2
 8012a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8012a72:	bf00      	nop
 8012a74:	370c      	adds	r7, #12
 8012a76:	46bd      	mov	sp, r7
 8012a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a7c:	4770      	bx	lr
 8012a7e:	bf00      	nop
 8012a80:	e000e100 	.word	0xe000e100

08012a84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8012a84:	b480      	push	{r7}
 8012a86:	b083      	sub	sp, #12
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	4603      	mov	r3, r0
 8012a8c:	6039      	str	r1, [r7, #0]
 8012a8e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012a90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	db0a      	blt.n	8012aae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	b2da      	uxtb	r2, r3
 8012a9c:	490c      	ldr	r1, [pc, #48]	@ (8012ad0 <__NVIC_SetPriority+0x4c>)
 8012a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012aa2:	0112      	lsls	r2, r2, #4
 8012aa4:	b2d2      	uxtb	r2, r2
 8012aa6:	440b      	add	r3, r1
 8012aa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8012aac:	e00a      	b.n	8012ac4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012aae:	683b      	ldr	r3, [r7, #0]
 8012ab0:	b2da      	uxtb	r2, r3
 8012ab2:	4908      	ldr	r1, [pc, #32]	@ (8012ad4 <__NVIC_SetPriority+0x50>)
 8012ab4:	88fb      	ldrh	r3, [r7, #6]
 8012ab6:	f003 030f 	and.w	r3, r3, #15
 8012aba:	3b04      	subs	r3, #4
 8012abc:	0112      	lsls	r2, r2, #4
 8012abe:	b2d2      	uxtb	r2, r2
 8012ac0:	440b      	add	r3, r1
 8012ac2:	761a      	strb	r2, [r3, #24]
}
 8012ac4:	bf00      	nop
 8012ac6:	370c      	adds	r7, #12
 8012ac8:	46bd      	mov	sp, r7
 8012aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ace:	4770      	bx	lr
 8012ad0:	e000e100 	.word	0xe000e100
 8012ad4:	e000ed00 	.word	0xe000ed00

08012ad8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012ad8:	b480      	push	{r7}
 8012ada:	b089      	sub	sp, #36	@ 0x24
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	60f8      	str	r0, [r7, #12]
 8012ae0:	60b9      	str	r1, [r7, #8]
 8012ae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	f003 0307 	and.w	r3, r3, #7
 8012aea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8012aec:	69fb      	ldr	r3, [r7, #28]
 8012aee:	f1c3 0307 	rsb	r3, r3, #7
 8012af2:	2b04      	cmp	r3, #4
 8012af4:	bf28      	it	cs
 8012af6:	2304      	movcs	r3, #4
 8012af8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8012afa:	69fb      	ldr	r3, [r7, #28]
 8012afc:	3304      	adds	r3, #4
 8012afe:	2b06      	cmp	r3, #6
 8012b00:	d902      	bls.n	8012b08 <NVIC_EncodePriority+0x30>
 8012b02:	69fb      	ldr	r3, [r7, #28]
 8012b04:	3b03      	subs	r3, #3
 8012b06:	e000      	b.n	8012b0a <NVIC_EncodePriority+0x32>
 8012b08:	2300      	movs	r3, #0
 8012b0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8012b10:	69bb      	ldr	r3, [r7, #24]
 8012b12:	fa02 f303 	lsl.w	r3, r2, r3
 8012b16:	43da      	mvns	r2, r3
 8012b18:	68bb      	ldr	r3, [r7, #8]
 8012b1a:	401a      	ands	r2, r3
 8012b1c:	697b      	ldr	r3, [r7, #20]
 8012b1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8012b20:	f04f 31ff 	mov.w	r1, #4294967295
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	fa01 f303 	lsl.w	r3, r1, r3
 8012b2a:	43d9      	mvns	r1, r3
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012b30:	4313      	orrs	r3, r2
         );
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	3724      	adds	r7, #36	@ 0x24
 8012b36:	46bd      	mov	sp, r7
 8012b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b3c:	4770      	bx	lr
	...

08012b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b082      	sub	sp, #8
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	3b01      	subs	r3, #1
 8012b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012b50:	d301      	bcc.n	8012b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8012b52:	2301      	movs	r3, #1
 8012b54:	e00f      	b.n	8012b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8012b56:	4a0a      	ldr	r2, [pc, #40]	@ (8012b80 <SysTick_Config+0x40>)
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	3b01      	subs	r3, #1
 8012b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8012b5e:	210f      	movs	r1, #15
 8012b60:	f04f 30ff 	mov.w	r0, #4294967295
 8012b64:	f7ff ff8e 	bl	8012a84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8012b68:	4b05      	ldr	r3, [pc, #20]	@ (8012b80 <SysTick_Config+0x40>)
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012b6e:	4b04      	ldr	r3, [pc, #16]	@ (8012b80 <SysTick_Config+0x40>)
 8012b70:	2207      	movs	r2, #7
 8012b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8012b74:	2300      	movs	r3, #0
}
 8012b76:	4618      	mov	r0, r3
 8012b78:	3708      	adds	r7, #8
 8012b7a:	46bd      	mov	sp, r7
 8012b7c:	bd80      	pop	{r7, pc}
 8012b7e:	bf00      	nop
 8012b80:	e000e010 	.word	0xe000e010

08012b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b082      	sub	sp, #8
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8012b8c:	6878      	ldr	r0, [r7, #4]
 8012b8e:	f7ff ff29 	bl	80129e4 <__NVIC_SetPriorityGrouping>
}
 8012b92:	bf00      	nop
 8012b94:	3708      	adds	r7, #8
 8012b96:	46bd      	mov	sp, r7
 8012b98:	bd80      	pop	{r7, pc}

08012b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012b9a:	b580      	push	{r7, lr}
 8012b9c:	b086      	sub	sp, #24
 8012b9e:	af00      	add	r7, sp, #0
 8012ba0:	4603      	mov	r3, r0
 8012ba2:	60b9      	str	r1, [r7, #8]
 8012ba4:	607a      	str	r2, [r7, #4]
 8012ba6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8012ba8:	f7ff ff40 	bl	8012a2c <__NVIC_GetPriorityGrouping>
 8012bac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	68b9      	ldr	r1, [r7, #8]
 8012bb2:	6978      	ldr	r0, [r7, #20]
 8012bb4:	f7ff ff90 	bl	8012ad8 <NVIC_EncodePriority>
 8012bb8:	4602      	mov	r2, r0
 8012bba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012bbe:	4611      	mov	r1, r2
 8012bc0:	4618      	mov	r0, r3
 8012bc2:	f7ff ff5f 	bl	8012a84 <__NVIC_SetPriority>
}
 8012bc6:	bf00      	nop
 8012bc8:	3718      	adds	r7, #24
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	bd80      	pop	{r7, pc}

08012bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012bce:	b580      	push	{r7, lr}
 8012bd0:	b082      	sub	sp, #8
 8012bd2:	af00      	add	r7, sp, #0
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8012bd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012bdc:	4618      	mov	r0, r3
 8012bde:	f7ff ff33 	bl	8012a48 <__NVIC_EnableIRQ>
}
 8012be2:	bf00      	nop
 8012be4:	3708      	adds	r7, #8
 8012be6:	46bd      	mov	sp, r7
 8012be8:	bd80      	pop	{r7, pc}

08012bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012bea:	b580      	push	{r7, lr}
 8012bec:	b082      	sub	sp, #8
 8012bee:	af00      	add	r7, sp, #0
 8012bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8012bf2:	6878      	ldr	r0, [r7, #4]
 8012bf4:	f7ff ffa4 	bl	8012b40 <SysTick_Config>
 8012bf8:	4603      	mov	r3, r0
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3708      	adds	r7, #8
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	bd80      	pop	{r7, pc}
	...

08012c04 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8012c04:	b480      	push	{r7}
 8012c06:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8012c08:	f3bf 8f5f 	dmb	sy
}
 8012c0c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8012c0e:	4b07      	ldr	r3, [pc, #28]	@ (8012c2c <HAL_MPU_Disable+0x28>)
 8012c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c12:	4a06      	ldr	r2, [pc, #24]	@ (8012c2c <HAL_MPU_Disable+0x28>)
 8012c14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012c18:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8012c1a:	4b05      	ldr	r3, [pc, #20]	@ (8012c30 <HAL_MPU_Disable+0x2c>)
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	605a      	str	r2, [r3, #4]
}
 8012c20:	bf00      	nop
 8012c22:	46bd      	mov	sp, r7
 8012c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c28:	4770      	bx	lr
 8012c2a:	bf00      	nop
 8012c2c:	e000ed00 	.word	0xe000ed00
 8012c30:	e000ed90 	.word	0xe000ed90

08012c34 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8012c34:	b480      	push	{r7}
 8012c36:	b083      	sub	sp, #12
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8012c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8012c6c <HAL_MPU_Enable+0x38>)
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	f043 0301 	orr.w	r3, r3, #1
 8012c44:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8012c46:	4b0a      	ldr	r3, [pc, #40]	@ (8012c70 <HAL_MPU_Enable+0x3c>)
 8012c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c4a:	4a09      	ldr	r2, [pc, #36]	@ (8012c70 <HAL_MPU_Enable+0x3c>)
 8012c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012c50:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8012c52:	f3bf 8f4f 	dsb	sy
}
 8012c56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8012c58:	f3bf 8f6f 	isb	sy
}
 8012c5c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8012c5e:	bf00      	nop
 8012c60:	370c      	adds	r7, #12
 8012c62:	46bd      	mov	sp, r7
 8012c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c68:	4770      	bx	lr
 8012c6a:	bf00      	nop
 8012c6c:	e000ed90 	.word	0xe000ed90
 8012c70:	e000ed00 	.word	0xe000ed00

08012c74 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8012c74:	b480      	push	{r7}
 8012c76:	b083      	sub	sp, #12
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	785a      	ldrb	r2, [r3, #1]
 8012c80:	4b1b      	ldr	r3, [pc, #108]	@ (8012cf0 <HAL_MPU_ConfigRegion+0x7c>)
 8012c82:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8012c84:	4b1a      	ldr	r3, [pc, #104]	@ (8012cf0 <HAL_MPU_ConfigRegion+0x7c>)
 8012c86:	691b      	ldr	r3, [r3, #16]
 8012c88:	4a19      	ldr	r2, [pc, #100]	@ (8012cf0 <HAL_MPU_ConfigRegion+0x7c>)
 8012c8a:	f023 0301 	bic.w	r3, r3, #1
 8012c8e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8012c90:	4a17      	ldr	r2, [pc, #92]	@ (8012cf0 <HAL_MPU_ConfigRegion+0x7c>)
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	7b1b      	ldrb	r3, [r3, #12]
 8012c9c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	7adb      	ldrb	r3, [r3, #11]
 8012ca2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8012ca4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	7a9b      	ldrb	r3, [r3, #10]
 8012caa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8012cac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	7b5b      	ldrb	r3, [r3, #13]
 8012cb2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8012cb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	7b9b      	ldrb	r3, [r3, #14]
 8012cba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8012cbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	7bdb      	ldrb	r3, [r3, #15]
 8012cc2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8012cc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	7a5b      	ldrb	r3, [r3, #9]
 8012cca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8012ccc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	7a1b      	ldrb	r3, [r3, #8]
 8012cd2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8012cd4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8012cd6:	687a      	ldr	r2, [r7, #4]
 8012cd8:	7812      	ldrb	r2, [r2, #0]
 8012cda:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8012cdc:	4a04      	ldr	r2, [pc, #16]	@ (8012cf0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8012cde:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8012ce0:	6113      	str	r3, [r2, #16]
}
 8012ce2:	bf00      	nop
 8012ce4:	370c      	adds	r7, #12
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cec:	4770      	bx	lr
 8012cee:	bf00      	nop
 8012cf0:	e000ed90 	.word	0xe000ed90

08012cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8012cf4:	b480      	push	{r7}
 8012cf6:	b089      	sub	sp, #36	@ 0x24
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
 8012cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8012cfe:	2300      	movs	r3, #0
 8012d00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8012d02:	4b89      	ldr	r3, [pc, #548]	@ (8012f28 <HAL_GPIO_Init+0x234>)
 8012d04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8012d06:	e194      	b.n	8013032 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8012d08:	683b      	ldr	r3, [r7, #0]
 8012d0a:	681a      	ldr	r2, [r3, #0]
 8012d0c:	2101      	movs	r1, #1
 8012d0e:	69fb      	ldr	r3, [r7, #28]
 8012d10:	fa01 f303 	lsl.w	r3, r1, r3
 8012d14:	4013      	ands	r3, r2
 8012d16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8012d18:	693b      	ldr	r3, [r7, #16]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	f000 8186 	beq.w	801302c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8012d20:	683b      	ldr	r3, [r7, #0]
 8012d22:	685b      	ldr	r3, [r3, #4]
 8012d24:	f003 0303 	and.w	r3, r3, #3
 8012d28:	2b01      	cmp	r3, #1
 8012d2a:	d005      	beq.n	8012d38 <HAL_GPIO_Init+0x44>
 8012d2c:	683b      	ldr	r3, [r7, #0]
 8012d2e:	685b      	ldr	r3, [r3, #4]
 8012d30:	f003 0303 	and.w	r3, r3, #3
 8012d34:	2b02      	cmp	r3, #2
 8012d36:	d130      	bne.n	8012d9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	689b      	ldr	r3, [r3, #8]
 8012d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8012d3e:	69fb      	ldr	r3, [r7, #28]
 8012d40:	005b      	lsls	r3, r3, #1
 8012d42:	2203      	movs	r2, #3
 8012d44:	fa02 f303 	lsl.w	r3, r2, r3
 8012d48:	43db      	mvns	r3, r3
 8012d4a:	69ba      	ldr	r2, [r7, #24]
 8012d4c:	4013      	ands	r3, r2
 8012d4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8012d50:	683b      	ldr	r3, [r7, #0]
 8012d52:	68da      	ldr	r2, [r3, #12]
 8012d54:	69fb      	ldr	r3, [r7, #28]
 8012d56:	005b      	lsls	r3, r3, #1
 8012d58:	fa02 f303 	lsl.w	r3, r2, r3
 8012d5c:	69ba      	ldr	r2, [r7, #24]
 8012d5e:	4313      	orrs	r3, r2
 8012d60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	69ba      	ldr	r2, [r7, #24]
 8012d66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	685b      	ldr	r3, [r3, #4]
 8012d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8012d6e:	2201      	movs	r2, #1
 8012d70:	69fb      	ldr	r3, [r7, #28]
 8012d72:	fa02 f303 	lsl.w	r3, r2, r3
 8012d76:	43db      	mvns	r3, r3
 8012d78:	69ba      	ldr	r2, [r7, #24]
 8012d7a:	4013      	ands	r3, r2
 8012d7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8012d7e:	683b      	ldr	r3, [r7, #0]
 8012d80:	685b      	ldr	r3, [r3, #4]
 8012d82:	091b      	lsrs	r3, r3, #4
 8012d84:	f003 0201 	and.w	r2, r3, #1
 8012d88:	69fb      	ldr	r3, [r7, #28]
 8012d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8012d8e:	69ba      	ldr	r2, [r7, #24]
 8012d90:	4313      	orrs	r3, r2
 8012d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	69ba      	ldr	r2, [r7, #24]
 8012d98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8012d9a:	683b      	ldr	r3, [r7, #0]
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	f003 0303 	and.w	r3, r3, #3
 8012da2:	2b03      	cmp	r3, #3
 8012da4:	d017      	beq.n	8012dd6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	68db      	ldr	r3, [r3, #12]
 8012daa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8012dac:	69fb      	ldr	r3, [r7, #28]
 8012dae:	005b      	lsls	r3, r3, #1
 8012db0:	2203      	movs	r2, #3
 8012db2:	fa02 f303 	lsl.w	r3, r2, r3
 8012db6:	43db      	mvns	r3, r3
 8012db8:	69ba      	ldr	r2, [r7, #24]
 8012dba:	4013      	ands	r3, r2
 8012dbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8012dbe:	683b      	ldr	r3, [r7, #0]
 8012dc0:	689a      	ldr	r2, [r3, #8]
 8012dc2:	69fb      	ldr	r3, [r7, #28]
 8012dc4:	005b      	lsls	r3, r3, #1
 8012dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8012dca:	69ba      	ldr	r2, [r7, #24]
 8012dcc:	4313      	orrs	r3, r2
 8012dce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	69ba      	ldr	r2, [r7, #24]
 8012dd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8012dd6:	683b      	ldr	r3, [r7, #0]
 8012dd8:	685b      	ldr	r3, [r3, #4]
 8012dda:	f003 0303 	and.w	r3, r3, #3
 8012dde:	2b02      	cmp	r3, #2
 8012de0:	d123      	bne.n	8012e2a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8012de2:	69fb      	ldr	r3, [r7, #28]
 8012de4:	08da      	lsrs	r2, r3, #3
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	3208      	adds	r2, #8
 8012dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8012df0:	69fb      	ldr	r3, [r7, #28]
 8012df2:	f003 0307 	and.w	r3, r3, #7
 8012df6:	009b      	lsls	r3, r3, #2
 8012df8:	220f      	movs	r2, #15
 8012dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8012dfe:	43db      	mvns	r3, r3
 8012e00:	69ba      	ldr	r2, [r7, #24]
 8012e02:	4013      	ands	r3, r2
 8012e04:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	691a      	ldr	r2, [r3, #16]
 8012e0a:	69fb      	ldr	r3, [r7, #28]
 8012e0c:	f003 0307 	and.w	r3, r3, #7
 8012e10:	009b      	lsls	r3, r3, #2
 8012e12:	fa02 f303 	lsl.w	r3, r2, r3
 8012e16:	69ba      	ldr	r2, [r7, #24]
 8012e18:	4313      	orrs	r3, r2
 8012e1a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8012e1c:	69fb      	ldr	r3, [r7, #28]
 8012e1e:	08da      	lsrs	r2, r3, #3
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	3208      	adds	r2, #8
 8012e24:	69b9      	ldr	r1, [r7, #24]
 8012e26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8012e30:	69fb      	ldr	r3, [r7, #28]
 8012e32:	005b      	lsls	r3, r3, #1
 8012e34:	2203      	movs	r2, #3
 8012e36:	fa02 f303 	lsl.w	r3, r2, r3
 8012e3a:	43db      	mvns	r3, r3
 8012e3c:	69ba      	ldr	r2, [r7, #24]
 8012e3e:	4013      	ands	r3, r2
 8012e40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8012e42:	683b      	ldr	r3, [r7, #0]
 8012e44:	685b      	ldr	r3, [r3, #4]
 8012e46:	f003 0203 	and.w	r2, r3, #3
 8012e4a:	69fb      	ldr	r3, [r7, #28]
 8012e4c:	005b      	lsls	r3, r3, #1
 8012e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8012e52:	69ba      	ldr	r2, [r7, #24]
 8012e54:	4313      	orrs	r3, r2
 8012e56:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	69ba      	ldr	r2, [r7, #24]
 8012e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8012e5e:	683b      	ldr	r3, [r7, #0]
 8012e60:	685b      	ldr	r3, [r3, #4]
 8012e62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	f000 80e0 	beq.w	801302c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8012e6c:	4b2f      	ldr	r3, [pc, #188]	@ (8012f2c <HAL_GPIO_Init+0x238>)
 8012e6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8012e72:	4a2e      	ldr	r2, [pc, #184]	@ (8012f2c <HAL_GPIO_Init+0x238>)
 8012e74:	f043 0302 	orr.w	r3, r3, #2
 8012e78:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8012e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8012f2c <HAL_GPIO_Init+0x238>)
 8012e7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8012e82:	f003 0302 	and.w	r3, r3, #2
 8012e86:	60fb      	str	r3, [r7, #12]
 8012e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8012e8a:	4a29      	ldr	r2, [pc, #164]	@ (8012f30 <HAL_GPIO_Init+0x23c>)
 8012e8c:	69fb      	ldr	r3, [r7, #28]
 8012e8e:	089b      	lsrs	r3, r3, #2
 8012e90:	3302      	adds	r3, #2
 8012e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8012e98:	69fb      	ldr	r3, [r7, #28]
 8012e9a:	f003 0303 	and.w	r3, r3, #3
 8012e9e:	009b      	lsls	r3, r3, #2
 8012ea0:	220f      	movs	r2, #15
 8012ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8012ea6:	43db      	mvns	r3, r3
 8012ea8:	69ba      	ldr	r2, [r7, #24]
 8012eaa:	4013      	ands	r3, r2
 8012eac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	4a20      	ldr	r2, [pc, #128]	@ (8012f34 <HAL_GPIO_Init+0x240>)
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	d052      	beq.n	8012f5c <HAL_GPIO_Init+0x268>
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8012f38 <HAL_GPIO_Init+0x244>)
 8012eba:	4293      	cmp	r3, r2
 8012ebc:	d031      	beq.n	8012f22 <HAL_GPIO_Init+0x22e>
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	4a1e      	ldr	r2, [pc, #120]	@ (8012f3c <HAL_GPIO_Init+0x248>)
 8012ec2:	4293      	cmp	r3, r2
 8012ec4:	d02b      	beq.n	8012f1e <HAL_GPIO_Init+0x22a>
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8012f40 <HAL_GPIO_Init+0x24c>)
 8012eca:	4293      	cmp	r3, r2
 8012ecc:	d025      	beq.n	8012f1a <HAL_GPIO_Init+0x226>
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8012f44 <HAL_GPIO_Init+0x250>)
 8012ed2:	4293      	cmp	r3, r2
 8012ed4:	d01f      	beq.n	8012f16 <HAL_GPIO_Init+0x222>
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8012f48 <HAL_GPIO_Init+0x254>)
 8012eda:	4293      	cmp	r3, r2
 8012edc:	d019      	beq.n	8012f12 <HAL_GPIO_Init+0x21e>
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	4a1a      	ldr	r2, [pc, #104]	@ (8012f4c <HAL_GPIO_Init+0x258>)
 8012ee2:	4293      	cmp	r3, r2
 8012ee4:	d013      	beq.n	8012f0e <HAL_GPIO_Init+0x21a>
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	4a19      	ldr	r2, [pc, #100]	@ (8012f50 <HAL_GPIO_Init+0x25c>)
 8012eea:	4293      	cmp	r3, r2
 8012eec:	d00d      	beq.n	8012f0a <HAL_GPIO_Init+0x216>
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	4a18      	ldr	r2, [pc, #96]	@ (8012f54 <HAL_GPIO_Init+0x260>)
 8012ef2:	4293      	cmp	r3, r2
 8012ef4:	d007      	beq.n	8012f06 <HAL_GPIO_Init+0x212>
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	4a17      	ldr	r2, [pc, #92]	@ (8012f58 <HAL_GPIO_Init+0x264>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d101      	bne.n	8012f02 <HAL_GPIO_Init+0x20e>
 8012efe:	2309      	movs	r3, #9
 8012f00:	e02d      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f02:	230a      	movs	r3, #10
 8012f04:	e02b      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f06:	2308      	movs	r3, #8
 8012f08:	e029      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f0a:	2307      	movs	r3, #7
 8012f0c:	e027      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f0e:	2306      	movs	r3, #6
 8012f10:	e025      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f12:	2305      	movs	r3, #5
 8012f14:	e023      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f16:	2304      	movs	r3, #4
 8012f18:	e021      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f1a:	2303      	movs	r3, #3
 8012f1c:	e01f      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f1e:	2302      	movs	r3, #2
 8012f20:	e01d      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f22:	2301      	movs	r3, #1
 8012f24:	e01b      	b.n	8012f5e <HAL_GPIO_Init+0x26a>
 8012f26:	bf00      	nop
 8012f28:	58000080 	.word	0x58000080
 8012f2c:	58024400 	.word	0x58024400
 8012f30:	58000400 	.word	0x58000400
 8012f34:	58020000 	.word	0x58020000
 8012f38:	58020400 	.word	0x58020400
 8012f3c:	58020800 	.word	0x58020800
 8012f40:	58020c00 	.word	0x58020c00
 8012f44:	58021000 	.word	0x58021000
 8012f48:	58021400 	.word	0x58021400
 8012f4c:	58021800 	.word	0x58021800
 8012f50:	58021c00 	.word	0x58021c00
 8012f54:	58022000 	.word	0x58022000
 8012f58:	58022400 	.word	0x58022400
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	69fa      	ldr	r2, [r7, #28]
 8012f60:	f002 0203 	and.w	r2, r2, #3
 8012f64:	0092      	lsls	r2, r2, #2
 8012f66:	4093      	lsls	r3, r2
 8012f68:	69ba      	ldr	r2, [r7, #24]
 8012f6a:	4313      	orrs	r3, r2
 8012f6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8012f6e:	4938      	ldr	r1, [pc, #224]	@ (8013050 <HAL_GPIO_Init+0x35c>)
 8012f70:	69fb      	ldr	r3, [r7, #28]
 8012f72:	089b      	lsrs	r3, r3, #2
 8012f74:	3302      	adds	r3, #2
 8012f76:	69ba      	ldr	r2, [r7, #24]
 8012f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8012f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8012f84:	693b      	ldr	r3, [r7, #16]
 8012f86:	43db      	mvns	r3, r3
 8012f88:	69ba      	ldr	r2, [r7, #24]
 8012f8a:	4013      	ands	r3, r2
 8012f8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8012f8e:	683b      	ldr	r3, [r7, #0]
 8012f90:	685b      	ldr	r3, [r3, #4]
 8012f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d003      	beq.n	8012fa2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8012f9a:	69ba      	ldr	r2, [r7, #24]
 8012f9c:	693b      	ldr	r3, [r7, #16]
 8012f9e:	4313      	orrs	r3, r2
 8012fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8012fa2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012fa6:	69bb      	ldr	r3, [r7, #24]
 8012fa8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8012faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012fae:	685b      	ldr	r3, [r3, #4]
 8012fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8012fb2:	693b      	ldr	r3, [r7, #16]
 8012fb4:	43db      	mvns	r3, r3
 8012fb6:	69ba      	ldr	r2, [r7, #24]
 8012fb8:	4013      	ands	r3, r2
 8012fba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	685b      	ldr	r3, [r3, #4]
 8012fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d003      	beq.n	8012fd0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8012fc8:	69ba      	ldr	r2, [r7, #24]
 8012fca:	693b      	ldr	r3, [r7, #16]
 8012fcc:	4313      	orrs	r3, r2
 8012fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8012fd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012fd4:	69bb      	ldr	r3, [r7, #24]
 8012fd6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8012fd8:	697b      	ldr	r3, [r7, #20]
 8012fda:	685b      	ldr	r3, [r3, #4]
 8012fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8012fde:	693b      	ldr	r3, [r7, #16]
 8012fe0:	43db      	mvns	r3, r3
 8012fe2:	69ba      	ldr	r2, [r7, #24]
 8012fe4:	4013      	ands	r3, r2
 8012fe6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	685b      	ldr	r3, [r3, #4]
 8012fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d003      	beq.n	8012ffc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8012ff4:	69ba      	ldr	r2, [r7, #24]
 8012ff6:	693b      	ldr	r3, [r7, #16]
 8012ff8:	4313      	orrs	r3, r2
 8012ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8012ffc:	697b      	ldr	r3, [r7, #20]
 8012ffe:	69ba      	ldr	r2, [r7, #24]
 8013000:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8013002:	697b      	ldr	r3, [r7, #20]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8013008:	693b      	ldr	r3, [r7, #16]
 801300a:	43db      	mvns	r3, r3
 801300c:	69ba      	ldr	r2, [r7, #24]
 801300e:	4013      	ands	r3, r2
 8013010:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8013012:	683b      	ldr	r3, [r7, #0]
 8013014:	685b      	ldr	r3, [r3, #4]
 8013016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801301a:	2b00      	cmp	r3, #0
 801301c:	d003      	beq.n	8013026 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 801301e:	69ba      	ldr	r2, [r7, #24]
 8013020:	693b      	ldr	r3, [r7, #16]
 8013022:	4313      	orrs	r3, r2
 8013024:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8013026:	697b      	ldr	r3, [r7, #20]
 8013028:	69ba      	ldr	r2, [r7, #24]
 801302a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 801302c:	69fb      	ldr	r3, [r7, #28]
 801302e:	3301      	adds	r3, #1
 8013030:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8013032:	683b      	ldr	r3, [r7, #0]
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	69fb      	ldr	r3, [r7, #28]
 8013038:	fa22 f303 	lsr.w	r3, r2, r3
 801303c:	2b00      	cmp	r3, #0
 801303e:	f47f ae63 	bne.w	8012d08 <HAL_GPIO_Init+0x14>
  }
}
 8013042:	bf00      	nop
 8013044:	bf00      	nop
 8013046:	3724      	adds	r7, #36	@ 0x24
 8013048:	46bd      	mov	sp, r7
 801304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801304e:	4770      	bx	lr
 8013050:	58000400 	.word	0x58000400

08013054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8013054:	b480      	push	{r7}
 8013056:	b083      	sub	sp, #12
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
 801305c:	460b      	mov	r3, r1
 801305e:	807b      	strh	r3, [r7, #2]
 8013060:	4613      	mov	r3, r2
 8013062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8013064:	787b      	ldrb	r3, [r7, #1]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d003      	beq.n	8013072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801306a:	887a      	ldrh	r2, [r7, #2]
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8013070:	e003      	b.n	801307a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8013072:	887b      	ldrh	r3, [r7, #2]
 8013074:	041a      	lsls	r2, r3, #16
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	619a      	str	r2, [r3, #24]
}
 801307a:	bf00      	nop
 801307c:	370c      	adds	r7, #12
 801307e:	46bd      	mov	sp, r7
 8013080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013084:	4770      	bx	lr

08013086 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8013086:	b580      	push	{r7, lr}
 8013088:	b084      	sub	sp, #16
 801308a:	af02      	add	r7, sp, #8
 801308c:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d101      	bne.n	8013098 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8013094:	2301      	movs	r3, #1
 8013096:	e04f      	b.n	8013138 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 801309e:	b2db      	uxtb	r3, r3
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d106      	bne.n	80130b2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	2200      	movs	r2, #0
 80130a8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80130ac:	6878      	ldr	r0, [r7, #4]
 80130ae:	f00a ffed 	bl	801e08c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	2203      	movs	r2, #3
 80130b6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	4618      	mov	r0, r3
 80130c0:	f008 f802 	bl	801b0c8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	6818      	ldr	r0, [r3, #0]
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	7c1a      	ldrb	r2, [r3, #16]
 80130cc:	f88d 2000 	strb.w	r2, [sp]
 80130d0:	3304      	adds	r3, #4
 80130d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80130d4:	f007 ff86 	bl	801afe4 <USB_CoreInit>
 80130d8:	4603      	mov	r3, r0
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d005      	beq.n	80130ea <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	2202      	movs	r2, #2
 80130e2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80130e6:	2301      	movs	r3, #1
 80130e8:	e026      	b.n	8013138 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	2101      	movs	r1, #1
 80130f0:	4618      	mov	r0, r3
 80130f2:	f007 fffa 	bl	801b0ea <USB_SetCurrentMode>
 80130f6:	4603      	mov	r3, r0
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d005      	beq.n	8013108 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	2202      	movs	r2, #2
 8013100:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8013104:	2301      	movs	r3, #1
 8013106:	e017      	b.n	8013138 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	6818      	ldr	r0, [r3, #0]
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	7c1a      	ldrb	r2, [r3, #16]
 8013110:	f88d 2000 	strb.w	r2, [sp]
 8013114:	3304      	adds	r3, #4
 8013116:	cb0e      	ldmia	r3, {r1, r2, r3}
 8013118:	f008 f8d2 	bl	801b2c0 <USB_HostInit>
 801311c:	4603      	mov	r3, r0
 801311e:	2b00      	cmp	r3, #0
 8013120:	d005      	beq.n	801312e <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	2202      	movs	r2, #2
 8013126:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 801312a:	2301      	movs	r3, #1
 801312c:	e004      	b.n	8013138 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	2201      	movs	r2, #1
 8013132:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8013136:	2300      	movs	r3, #0
}
 8013138:	4618      	mov	r0, r3
 801313a:	3708      	adds	r7, #8
 801313c:	46bd      	mov	sp, r7
 801313e:	bd80      	pop	{r7, pc}

08013140 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b082      	sub	sp, #8
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	2b00      	cmp	r3, #0
 801314c:	d101      	bne.n	8013152 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801314e:	2301      	movs	r3, #1
 8013150:	e08b      	b.n	801326a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013158:	b2db      	uxtb	r3, r3
 801315a:	2b00      	cmp	r3, #0
 801315c:	d106      	bne.n	801316c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	2200      	movs	r2, #0
 8013162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f000 f886 	bl	8013278 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	2224      	movs	r2, #36	@ 0x24
 8013170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	681a      	ldr	r2, [r3, #0]
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	f022 0201 	bic.w	r2, r2, #1
 8013182:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	685a      	ldr	r2, [r3, #4]
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8013190:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	681b      	ldr	r3, [r3, #0]
 8013196:	689a      	ldr	r2, [r3, #8]
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80131a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	68db      	ldr	r3, [r3, #12]
 80131a6:	2b01      	cmp	r3, #1
 80131a8:	d107      	bne.n	80131ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	689a      	ldr	r2, [r3, #8]
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80131b6:	609a      	str	r2, [r3, #8]
 80131b8:	e006      	b.n	80131c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	689a      	ldr	r2, [r3, #8]
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80131c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	68db      	ldr	r3, [r3, #12]
 80131cc:	2b02      	cmp	r3, #2
 80131ce:	d108      	bne.n	80131e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	685a      	ldr	r2, [r3, #4]
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80131de:	605a      	str	r2, [r3, #4]
 80131e0:	e007      	b.n	80131f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	685a      	ldr	r2, [r3, #4]
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80131f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	6859      	ldr	r1, [r3, #4]
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	681a      	ldr	r2, [r3, #0]
 80131fc:	4b1d      	ldr	r3, [pc, #116]	@ (8013274 <HAL_I2C_Init+0x134>)
 80131fe:	430b      	orrs	r3, r1
 8013200:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	68da      	ldr	r2, [r3, #12]
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013210:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	691a      	ldr	r2, [r3, #16]
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	695b      	ldr	r3, [r3, #20]
 801321a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	699b      	ldr	r3, [r3, #24]
 8013222:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	430a      	orrs	r2, r1
 801322a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	69d9      	ldr	r1, [r3, #28]
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	6a1a      	ldr	r2, [r3, #32]
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	430a      	orrs	r2, r1
 801323a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	681a      	ldr	r2, [r3, #0]
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	f042 0201 	orr.w	r2, r2, #1
 801324a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2200      	movs	r2, #0
 8013250:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	2220      	movs	r2, #32
 8013256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	2200      	movs	r2, #0
 801325e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	2200      	movs	r2, #0
 8013264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8013268:	2300      	movs	r3, #0
}
 801326a:	4618      	mov	r0, r3
 801326c:	3708      	adds	r7, #8
 801326e:	46bd      	mov	sp, r7
 8013270:	bd80      	pop	{r7, pc}
 8013272:	bf00      	nop
 8013274:	02008000 	.word	0x02008000

08013278 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8013278:	b480      	push	{r7}
 801327a:	b083      	sub	sp, #12
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8013280:	bf00      	nop
 8013282:	370c      	adds	r7, #12
 8013284:	46bd      	mov	sp, r7
 8013286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801328a:	4770      	bx	lr

0801328c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b088      	sub	sp, #32
 8013290:	af02      	add	r7, sp, #8
 8013292:	60f8      	str	r0, [r7, #12]
 8013294:	607a      	str	r2, [r7, #4]
 8013296:	461a      	mov	r2, r3
 8013298:	460b      	mov	r3, r1
 801329a:	817b      	strh	r3, [r7, #10]
 801329c:	4613      	mov	r3, r2
 801329e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80132a6:	b2db      	uxtb	r3, r3
 80132a8:	2b20      	cmp	r3, #32
 80132aa:	f040 80fd 	bne.w	80134a8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80132b4:	2b01      	cmp	r3, #1
 80132b6:	d101      	bne.n	80132bc <HAL_I2C_Master_Transmit+0x30>
 80132b8:	2302      	movs	r3, #2
 80132ba:	e0f6      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	2201      	movs	r2, #1
 80132c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80132c4:	f7fd fe8e 	bl	8010fe4 <HAL_GetTick>
 80132c8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80132ca:	693b      	ldr	r3, [r7, #16]
 80132cc:	9300      	str	r3, [sp, #0]
 80132ce:	2319      	movs	r3, #25
 80132d0:	2201      	movs	r2, #1
 80132d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80132d6:	68f8      	ldr	r0, [r7, #12]
 80132d8:	f000 fb1e 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 80132dc:	4603      	mov	r3, r0
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d001      	beq.n	80132e6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80132e2:	2301      	movs	r3, #1
 80132e4:	e0e1      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80132e6:	68fb      	ldr	r3, [r7, #12]
 80132e8:	2221      	movs	r2, #33	@ 0x21
 80132ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	2210      	movs	r2, #16
 80132f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	2200      	movs	r2, #0
 80132fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	687a      	ldr	r2, [r7, #4]
 8013300:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	893a      	ldrh	r2, [r7, #8]
 8013306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	2200      	movs	r2, #0
 801330c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013312:	b29b      	uxth	r3, r3
 8013314:	2bff      	cmp	r3, #255	@ 0xff
 8013316:	d906      	bls.n	8013326 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	22ff      	movs	r2, #255	@ 0xff
 801331c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 801331e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8013322:	617b      	str	r3, [r7, #20]
 8013324:	e007      	b.n	8013336 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801332a:	b29a      	uxth	r2, r3
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8013330:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013334:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801333a:	2b00      	cmp	r3, #0
 801333c:	d024      	beq.n	8013388 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013342:	781a      	ldrb	r2, [r3, #0]
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801334e:	1c5a      	adds	r2, r3, #1
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013358:	b29b      	uxth	r3, r3
 801335a:	3b01      	subs	r3, #1
 801335c:	b29a      	uxth	r2, r3
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013366:	3b01      	subs	r3, #1
 8013368:	b29a      	uxth	r2, r3
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 801336e:	68fb      	ldr	r3, [r7, #12]
 8013370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013372:	b2db      	uxtb	r3, r3
 8013374:	3301      	adds	r3, #1
 8013376:	b2da      	uxtb	r2, r3
 8013378:	8979      	ldrh	r1, [r7, #10]
 801337a:	4b4e      	ldr	r3, [pc, #312]	@ (80134b4 <HAL_I2C_Master_Transmit+0x228>)
 801337c:	9300      	str	r3, [sp, #0]
 801337e:	697b      	ldr	r3, [r7, #20]
 8013380:	68f8      	ldr	r0, [r7, #12]
 8013382:	f000 fd19 	bl	8013db8 <I2C_TransferConfig>
 8013386:	e066      	b.n	8013456 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801338c:	b2da      	uxtb	r2, r3
 801338e:	8979      	ldrh	r1, [r7, #10]
 8013390:	4b48      	ldr	r3, [pc, #288]	@ (80134b4 <HAL_I2C_Master_Transmit+0x228>)
 8013392:	9300      	str	r3, [sp, #0]
 8013394:	697b      	ldr	r3, [r7, #20]
 8013396:	68f8      	ldr	r0, [r7, #12]
 8013398:	f000 fd0e 	bl	8013db8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 801339c:	e05b      	b.n	8013456 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801339e:	693a      	ldr	r2, [r7, #16]
 80133a0:	6a39      	ldr	r1, [r7, #32]
 80133a2:	68f8      	ldr	r0, [r7, #12]
 80133a4:	f000 fb11 	bl	80139ca <I2C_WaitOnTXISFlagUntilTimeout>
 80133a8:	4603      	mov	r3, r0
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d001      	beq.n	80133b2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80133ae:	2301      	movs	r3, #1
 80133b0:	e07b      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133b6:	781a      	ldrb	r2, [r3, #0]
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133c2:	1c5a      	adds	r2, r3, #1
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80133cc:	b29b      	uxth	r3, r3
 80133ce:	3b01      	subs	r3, #1
 80133d0:	b29a      	uxth	r2, r3
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80133da:	3b01      	subs	r3, #1
 80133dc:	b29a      	uxth	r2, r3
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80133e6:	b29b      	uxth	r3, r3
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d034      	beq.n	8013456 <HAL_I2C_Master_Transmit+0x1ca>
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d130      	bne.n	8013456 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80133f4:	693b      	ldr	r3, [r7, #16]
 80133f6:	9300      	str	r3, [sp, #0]
 80133f8:	6a3b      	ldr	r3, [r7, #32]
 80133fa:	2200      	movs	r2, #0
 80133fc:	2180      	movs	r1, #128	@ 0x80
 80133fe:	68f8      	ldr	r0, [r7, #12]
 8013400:	f000 fa8a 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 8013404:	4603      	mov	r3, r0
 8013406:	2b00      	cmp	r3, #0
 8013408:	d001      	beq.n	801340e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 801340a:	2301      	movs	r3, #1
 801340c:	e04d      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013412:	b29b      	uxth	r3, r3
 8013414:	2bff      	cmp	r3, #255	@ 0xff
 8013416:	d90e      	bls.n	8013436 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	22ff      	movs	r2, #255	@ 0xff
 801341c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013422:	b2da      	uxtb	r2, r3
 8013424:	8979      	ldrh	r1, [r7, #10]
 8013426:	2300      	movs	r3, #0
 8013428:	9300      	str	r3, [sp, #0]
 801342a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801342e:	68f8      	ldr	r0, [r7, #12]
 8013430:	f000 fcc2 	bl	8013db8 <I2C_TransferConfig>
 8013434:	e00f      	b.n	8013456 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801343a:	b29a      	uxth	r2, r3
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013444:	b2da      	uxtb	r2, r3
 8013446:	8979      	ldrh	r1, [r7, #10]
 8013448:	2300      	movs	r3, #0
 801344a:	9300      	str	r3, [sp, #0]
 801344c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013450:	68f8      	ldr	r0, [r7, #12]
 8013452:	f000 fcb1 	bl	8013db8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801345a:	b29b      	uxth	r3, r3
 801345c:	2b00      	cmp	r3, #0
 801345e:	d19e      	bne.n	801339e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8013460:	693a      	ldr	r2, [r7, #16]
 8013462:	6a39      	ldr	r1, [r7, #32]
 8013464:	68f8      	ldr	r0, [r7, #12]
 8013466:	f000 faf7 	bl	8013a58 <I2C_WaitOnSTOPFlagUntilTimeout>
 801346a:	4603      	mov	r3, r0
 801346c:	2b00      	cmp	r3, #0
 801346e:	d001      	beq.n	8013474 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8013470:	2301      	movs	r3, #1
 8013472:	e01a      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013474:	68fb      	ldr	r3, [r7, #12]
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	2220      	movs	r2, #32
 801347a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	6859      	ldr	r1, [r3, #4]
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	681a      	ldr	r2, [r3, #0]
 8013486:	4b0c      	ldr	r3, [pc, #48]	@ (80134b8 <HAL_I2C_Master_Transmit+0x22c>)
 8013488:	400b      	ands	r3, r1
 801348a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	2220      	movs	r2, #32
 8013490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	2200      	movs	r2, #0
 8013498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	2200      	movs	r2, #0
 80134a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80134a4:	2300      	movs	r3, #0
 80134a6:	e000      	b.n	80134aa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80134a8:	2302      	movs	r3, #2
  }
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3718      	adds	r7, #24
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}
 80134b2:	bf00      	nop
 80134b4:	80002000 	.word	0x80002000
 80134b8:	fe00e800 	.word	0xfe00e800

080134bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b088      	sub	sp, #32
 80134c0:	af02      	add	r7, sp, #8
 80134c2:	60f8      	str	r0, [r7, #12]
 80134c4:	607a      	str	r2, [r7, #4]
 80134c6:	461a      	mov	r2, r3
 80134c8:	460b      	mov	r3, r1
 80134ca:	817b      	strh	r3, [r7, #10]
 80134cc:	4613      	mov	r3, r2
 80134ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80134d6:	b2db      	uxtb	r3, r3
 80134d8:	2b20      	cmp	r3, #32
 80134da:	f040 80db 	bne.w	8013694 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80134e4:	2b01      	cmp	r3, #1
 80134e6:	d101      	bne.n	80134ec <HAL_I2C_Master_Receive+0x30>
 80134e8:	2302      	movs	r3, #2
 80134ea:	e0d4      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	2201      	movs	r2, #1
 80134f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80134f4:	f7fd fd76 	bl	8010fe4 <HAL_GetTick>
 80134f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80134fa:	697b      	ldr	r3, [r7, #20]
 80134fc:	9300      	str	r3, [sp, #0]
 80134fe:	2319      	movs	r3, #25
 8013500:	2201      	movs	r2, #1
 8013502:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8013506:	68f8      	ldr	r0, [r7, #12]
 8013508:	f000 fa06 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 801350c:	4603      	mov	r3, r0
 801350e:	2b00      	cmp	r3, #0
 8013510:	d001      	beq.n	8013516 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8013512:	2301      	movs	r3, #1
 8013514:	e0bf      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	2222      	movs	r2, #34	@ 0x22
 801351a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	2210      	movs	r2, #16
 8013522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	2200      	movs	r2, #0
 801352a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	687a      	ldr	r2, [r7, #4]
 8013530:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	893a      	ldrh	r2, [r7, #8]
 8013536:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	2200      	movs	r2, #0
 801353c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013542:	b29b      	uxth	r3, r3
 8013544:	2bff      	cmp	r3, #255	@ 0xff
 8013546:	d90e      	bls.n	8013566 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	22ff      	movs	r2, #255	@ 0xff
 801354c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013552:	b2da      	uxtb	r2, r3
 8013554:	8979      	ldrh	r1, [r7, #10]
 8013556:	4b52      	ldr	r3, [pc, #328]	@ (80136a0 <HAL_I2C_Master_Receive+0x1e4>)
 8013558:	9300      	str	r3, [sp, #0]
 801355a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801355e:	68f8      	ldr	r0, [r7, #12]
 8013560:	f000 fc2a 	bl	8013db8 <I2C_TransferConfig>
 8013564:	e06d      	b.n	8013642 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801356a:	b29a      	uxth	r2, r3
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013574:	b2da      	uxtb	r2, r3
 8013576:	8979      	ldrh	r1, [r7, #10]
 8013578:	4b49      	ldr	r3, [pc, #292]	@ (80136a0 <HAL_I2C_Master_Receive+0x1e4>)
 801357a:	9300      	str	r3, [sp, #0]
 801357c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013580:	68f8      	ldr	r0, [r7, #12]
 8013582:	f000 fc19 	bl	8013db8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8013586:	e05c      	b.n	8013642 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8013588:	697a      	ldr	r2, [r7, #20]
 801358a:	6a39      	ldr	r1, [r7, #32]
 801358c:	68f8      	ldr	r0, [r7, #12]
 801358e:	f000 faa7 	bl	8013ae0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8013592:	4603      	mov	r3, r0
 8013594:	2b00      	cmp	r3, #0
 8013596:	d001      	beq.n	801359c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8013598:	2301      	movs	r3, #1
 801359a:	e07c      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135a6:	b2d2      	uxtb	r2, r2
 80135a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135ae:	1c5a      	adds	r2, r3, #1
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80135b8:	3b01      	subs	r3, #1
 80135ba:	b29a      	uxth	r2, r3
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80135c4:	b29b      	uxth	r3, r3
 80135c6:	3b01      	subs	r3, #1
 80135c8:	b29a      	uxth	r2, r3
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80135d2:	b29b      	uxth	r3, r3
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d034      	beq.n	8013642 <HAL_I2C_Master_Receive+0x186>
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d130      	bne.n	8013642 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80135e0:	697b      	ldr	r3, [r7, #20]
 80135e2:	9300      	str	r3, [sp, #0]
 80135e4:	6a3b      	ldr	r3, [r7, #32]
 80135e6:	2200      	movs	r2, #0
 80135e8:	2180      	movs	r1, #128	@ 0x80
 80135ea:	68f8      	ldr	r0, [r7, #12]
 80135ec:	f000 f994 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 80135f0:	4603      	mov	r3, r0
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d001      	beq.n	80135fa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80135f6:	2301      	movs	r3, #1
 80135f8:	e04d      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80135fa:	68fb      	ldr	r3, [r7, #12]
 80135fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80135fe:	b29b      	uxth	r3, r3
 8013600:	2bff      	cmp	r3, #255	@ 0xff
 8013602:	d90e      	bls.n	8013622 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	22ff      	movs	r2, #255	@ 0xff
 8013608:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801360e:	b2da      	uxtb	r2, r3
 8013610:	8979      	ldrh	r1, [r7, #10]
 8013612:	2300      	movs	r3, #0
 8013614:	9300      	str	r3, [sp, #0]
 8013616:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801361a:	68f8      	ldr	r0, [r7, #12]
 801361c:	f000 fbcc 	bl	8013db8 <I2C_TransferConfig>
 8013620:	e00f      	b.n	8013642 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013626:	b29a      	uxth	r2, r3
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013630:	b2da      	uxtb	r2, r3
 8013632:	8979      	ldrh	r1, [r7, #10]
 8013634:	2300      	movs	r3, #0
 8013636:	9300      	str	r3, [sp, #0]
 8013638:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801363c:	68f8      	ldr	r0, [r7, #12]
 801363e:	f000 fbbb 	bl	8013db8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013646:	b29b      	uxth	r3, r3
 8013648:	2b00      	cmp	r3, #0
 801364a:	d19d      	bne.n	8013588 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801364c:	697a      	ldr	r2, [r7, #20]
 801364e:	6a39      	ldr	r1, [r7, #32]
 8013650:	68f8      	ldr	r0, [r7, #12]
 8013652:	f000 fa01 	bl	8013a58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8013656:	4603      	mov	r3, r0
 8013658:	2b00      	cmp	r3, #0
 801365a:	d001      	beq.n	8013660 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 801365c:	2301      	movs	r3, #1
 801365e:	e01a      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	2220      	movs	r2, #32
 8013666:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	6859      	ldr	r1, [r3, #4]
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	681a      	ldr	r2, [r3, #0]
 8013672:	4b0c      	ldr	r3, [pc, #48]	@ (80136a4 <HAL_I2C_Master_Receive+0x1e8>)
 8013674:	400b      	ands	r3, r1
 8013676:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	2220      	movs	r2, #32
 801367c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	2200      	movs	r2, #0
 8013684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	2200      	movs	r2, #0
 801368c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8013690:	2300      	movs	r3, #0
 8013692:	e000      	b.n	8013696 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8013694:	2302      	movs	r3, #2
  }
}
 8013696:	4618      	mov	r0, r3
 8013698:	3718      	adds	r7, #24
 801369a:	46bd      	mov	sp, r7
 801369c:	bd80      	pop	{r7, pc}
 801369e:	bf00      	nop
 80136a0:	80002400 	.word	0x80002400
 80136a4:	fe00e800 	.word	0xfe00e800

080136a8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b08a      	sub	sp, #40	@ 0x28
 80136ac:	af02      	add	r7, sp, #8
 80136ae:	60f8      	str	r0, [r7, #12]
 80136b0:	607a      	str	r2, [r7, #4]
 80136b2:	603b      	str	r3, [r7, #0]
 80136b4:	460b      	mov	r3, r1
 80136b6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80136b8:	2300      	movs	r3, #0
 80136ba:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80136bc:	2300      	movs	r3, #0
 80136be:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80136c0:	68fb      	ldr	r3, [r7, #12]
 80136c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80136c6:	b2db      	uxtb	r3, r3
 80136c8:	2b20      	cmp	r3, #32
 80136ca:	f040 80e9 	bne.w	80138a0 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	699b      	ldr	r3, [r3, #24]
 80136d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80136d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80136dc:	d101      	bne.n	80136e2 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80136de:	2302      	movs	r3, #2
 80136e0:	e0df      	b.n	80138a2 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80136e8:	2b01      	cmp	r3, #1
 80136ea:	d101      	bne.n	80136f0 <HAL_I2C_IsDeviceReady+0x48>
 80136ec:	2302      	movs	r3, #2
 80136ee:	e0d8      	b.n	80138a2 <HAL_I2C_IsDeviceReady+0x1fa>
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	2201      	movs	r2, #1
 80136f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	2224      	movs	r2, #36	@ 0x24
 80136fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	2200      	movs	r2, #0
 8013704:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	68db      	ldr	r3, [r3, #12]
 801370a:	2b01      	cmp	r3, #1
 801370c:	d105      	bne.n	801371a <HAL_I2C_IsDeviceReady+0x72>
 801370e:	897b      	ldrh	r3, [r7, #10]
 8013710:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8013714:	4b65      	ldr	r3, [pc, #404]	@ (80138ac <HAL_I2C_IsDeviceReady+0x204>)
 8013716:	4313      	orrs	r3, r2
 8013718:	e004      	b.n	8013724 <HAL_I2C_IsDeviceReady+0x7c>
 801371a:	897b      	ldrh	r3, [r7, #10]
 801371c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8013720:	4b63      	ldr	r3, [pc, #396]	@ (80138b0 <HAL_I2C_IsDeviceReady+0x208>)
 8013722:	4313      	orrs	r3, r2
 8013724:	68fa      	ldr	r2, [r7, #12]
 8013726:	6812      	ldr	r2, [r2, #0]
 8013728:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 801372a:	f7fd fc5b 	bl	8010fe4 <HAL_GetTick>
 801372e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	699b      	ldr	r3, [r3, #24]
 8013736:	f003 0320 	and.w	r3, r3, #32
 801373a:	2b20      	cmp	r3, #32
 801373c:	bf0c      	ite	eq
 801373e:	2301      	moveq	r3, #1
 8013740:	2300      	movne	r3, #0
 8013742:	b2db      	uxtb	r3, r3
 8013744:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	681b      	ldr	r3, [r3, #0]
 801374a:	699b      	ldr	r3, [r3, #24]
 801374c:	f003 0310 	and.w	r3, r3, #16
 8013750:	2b10      	cmp	r3, #16
 8013752:	bf0c      	ite	eq
 8013754:	2301      	moveq	r3, #1
 8013756:	2300      	movne	r3, #0
 8013758:	b2db      	uxtb	r3, r3
 801375a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 801375c:	e034      	b.n	80137c8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 801375e:	683b      	ldr	r3, [r7, #0]
 8013760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013764:	d01a      	beq.n	801379c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8013766:	f7fd fc3d 	bl	8010fe4 <HAL_GetTick>
 801376a:	4602      	mov	r2, r0
 801376c:	69bb      	ldr	r3, [r7, #24]
 801376e:	1ad3      	subs	r3, r2, r3
 8013770:	683a      	ldr	r2, [r7, #0]
 8013772:	429a      	cmp	r2, r3
 8013774:	d302      	bcc.n	801377c <HAL_I2C_IsDeviceReady+0xd4>
 8013776:	683b      	ldr	r3, [r7, #0]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d10f      	bne.n	801379c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	2220      	movs	r2, #32
 8013780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013788:	f043 0220 	orr.w	r2, r3, #32
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	2200      	movs	r2, #0
 8013794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8013798:	2301      	movs	r3, #1
 801379a:	e082      	b.n	80138a2 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	699b      	ldr	r3, [r3, #24]
 80137a2:	f003 0320 	and.w	r3, r3, #32
 80137a6:	2b20      	cmp	r3, #32
 80137a8:	bf0c      	ite	eq
 80137aa:	2301      	moveq	r3, #1
 80137ac:	2300      	movne	r3, #0
 80137ae:	b2db      	uxtb	r3, r3
 80137b0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	699b      	ldr	r3, [r3, #24]
 80137b8:	f003 0310 	and.w	r3, r3, #16
 80137bc:	2b10      	cmp	r3, #16
 80137be:	bf0c      	ite	eq
 80137c0:	2301      	moveq	r3, #1
 80137c2:	2300      	movne	r3, #0
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80137c8:	7fbb      	ldrb	r3, [r7, #30]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d102      	bne.n	80137d4 <HAL_I2C_IsDeviceReady+0x12c>
 80137ce:	7f7b      	ldrb	r3, [r7, #29]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d0c4      	beq.n	801375e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	699b      	ldr	r3, [r3, #24]
 80137da:	f003 0310 	and.w	r3, r3, #16
 80137de:	2b10      	cmp	r3, #16
 80137e0:	d027      	beq.n	8013832 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80137e2:	69bb      	ldr	r3, [r7, #24]
 80137e4:	9300      	str	r3, [sp, #0]
 80137e6:	683b      	ldr	r3, [r7, #0]
 80137e8:	2200      	movs	r2, #0
 80137ea:	2120      	movs	r1, #32
 80137ec:	68f8      	ldr	r0, [r7, #12]
 80137ee:	f000 f893 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 80137f2:	4603      	mov	r3, r0
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d00e      	beq.n	8013816 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80137fc:	2b04      	cmp	r3, #4
 80137fe:	d107      	bne.n	8013810 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	2220      	movs	r2, #32
 8013806:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	2200      	movs	r2, #0
 801380c:	645a      	str	r2, [r3, #68]	@ 0x44
 801380e:	e026      	b.n	801385e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8013810:	2301      	movs	r3, #1
 8013812:	77fb      	strb	r3, [r7, #31]
 8013814:	e023      	b.n	801385e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	2220      	movs	r2, #32
 801381c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	2220      	movs	r2, #32
 8013822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	2200      	movs	r2, #0
 801382a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 801382e:	2300      	movs	r3, #0
 8013830:	e037      	b.n	80138a2 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	2210      	movs	r2, #16
 8013838:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 801383a:	69bb      	ldr	r3, [r7, #24]
 801383c:	9300      	str	r3, [sp, #0]
 801383e:	683b      	ldr	r3, [r7, #0]
 8013840:	2200      	movs	r2, #0
 8013842:	2120      	movs	r1, #32
 8013844:	68f8      	ldr	r0, [r7, #12]
 8013846:	f000 f867 	bl	8013918 <I2C_WaitOnFlagUntilTimeout>
 801384a:	4603      	mov	r3, r0
 801384c:	2b00      	cmp	r3, #0
 801384e:	d002      	beq.n	8013856 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8013850:	2301      	movs	r3, #1
 8013852:	77fb      	strb	r3, [r7, #31]
 8013854:	e003      	b.n	801385e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	2220      	movs	r2, #32
 801385c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 801385e:	697b      	ldr	r3, [r7, #20]
 8013860:	3301      	adds	r3, #1
 8013862:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8013864:	697b      	ldr	r3, [r7, #20]
 8013866:	687a      	ldr	r2, [r7, #4]
 8013868:	429a      	cmp	r2, r3
 801386a:	d904      	bls.n	8013876 <HAL_I2C_IsDeviceReady+0x1ce>
 801386c:	7ffb      	ldrb	r3, [r7, #31]
 801386e:	2b01      	cmp	r3, #1
 8013870:	d101      	bne.n	8013876 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8013872:	2300      	movs	r3, #0
 8013874:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8013876:	697b      	ldr	r3, [r7, #20]
 8013878:	687a      	ldr	r2, [r7, #4]
 801387a:	429a      	cmp	r2, r3
 801387c:	f63f af43 	bhi.w	8013706 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	2220      	movs	r2, #32
 8013884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801388c:	f043 0220 	orr.w	r2, r3, #32
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	2200      	movs	r2, #0
 8013898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 801389c:	2301      	movs	r3, #1
 801389e:	e000      	b.n	80138a2 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 80138a0:	2302      	movs	r3, #2
  }
}
 80138a2:	4618      	mov	r0, r3
 80138a4:	3720      	adds	r7, #32
 80138a6:	46bd      	mov	sp, r7
 80138a8:	bd80      	pop	{r7, pc}
 80138aa:	bf00      	nop
 80138ac:	02002000 	.word	0x02002000
 80138b0:	02002800 	.word	0x02002800

080138b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80138b4:	b480      	push	{r7}
 80138b6:	b083      	sub	sp, #12
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80138c2:	b2db      	uxtb	r3, r3
}
 80138c4:	4618      	mov	r0, r3
 80138c6:	370c      	adds	r7, #12
 80138c8:	46bd      	mov	sp, r7
 80138ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ce:	4770      	bx	lr

080138d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80138d0:	b480      	push	{r7}
 80138d2:	b083      	sub	sp, #12
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	699b      	ldr	r3, [r3, #24]
 80138de:	f003 0302 	and.w	r3, r3, #2
 80138e2:	2b02      	cmp	r3, #2
 80138e4:	d103      	bne.n	80138ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	681b      	ldr	r3, [r3, #0]
 80138ea:	2200      	movs	r2, #0
 80138ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	699b      	ldr	r3, [r3, #24]
 80138f4:	f003 0301 	and.w	r3, r3, #1
 80138f8:	2b01      	cmp	r3, #1
 80138fa:	d007      	beq.n	801390c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	699a      	ldr	r2, [r3, #24]
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	f042 0201 	orr.w	r2, r2, #1
 801390a:	619a      	str	r2, [r3, #24]
  }
}
 801390c:	bf00      	nop
 801390e:	370c      	adds	r7, #12
 8013910:	46bd      	mov	sp, r7
 8013912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013916:	4770      	bx	lr

08013918 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8013918:	b580      	push	{r7, lr}
 801391a:	b084      	sub	sp, #16
 801391c:	af00      	add	r7, sp, #0
 801391e:	60f8      	str	r0, [r7, #12]
 8013920:	60b9      	str	r1, [r7, #8]
 8013922:	603b      	str	r3, [r7, #0]
 8013924:	4613      	mov	r3, r2
 8013926:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8013928:	e03b      	b.n	80139a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801392a:	69ba      	ldr	r2, [r7, #24]
 801392c:	6839      	ldr	r1, [r7, #0]
 801392e:	68f8      	ldr	r0, [r7, #12]
 8013930:	f000 f962 	bl	8013bf8 <I2C_IsErrorOccurred>
 8013934:	4603      	mov	r3, r0
 8013936:	2b00      	cmp	r3, #0
 8013938:	d001      	beq.n	801393e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 801393a:	2301      	movs	r3, #1
 801393c:	e041      	b.n	80139c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801393e:	683b      	ldr	r3, [r7, #0]
 8013940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013944:	d02d      	beq.n	80139a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013946:	f7fd fb4d 	bl	8010fe4 <HAL_GetTick>
 801394a:	4602      	mov	r2, r0
 801394c:	69bb      	ldr	r3, [r7, #24]
 801394e:	1ad3      	subs	r3, r2, r3
 8013950:	683a      	ldr	r2, [r7, #0]
 8013952:	429a      	cmp	r2, r3
 8013954:	d302      	bcc.n	801395c <I2C_WaitOnFlagUntilTimeout+0x44>
 8013956:	683b      	ldr	r3, [r7, #0]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d122      	bne.n	80139a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	699a      	ldr	r2, [r3, #24]
 8013962:	68bb      	ldr	r3, [r7, #8]
 8013964:	4013      	ands	r3, r2
 8013966:	68ba      	ldr	r2, [r7, #8]
 8013968:	429a      	cmp	r2, r3
 801396a:	bf0c      	ite	eq
 801396c:	2301      	moveq	r3, #1
 801396e:	2300      	movne	r3, #0
 8013970:	b2db      	uxtb	r3, r3
 8013972:	461a      	mov	r2, r3
 8013974:	79fb      	ldrb	r3, [r7, #7]
 8013976:	429a      	cmp	r2, r3
 8013978:	d113      	bne.n	80139a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801397e:	f043 0220 	orr.w	r2, r3, #32
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	2220      	movs	r2, #32
 801398a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	2200      	movs	r2, #0
 8013992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8013996:	68fb      	ldr	r3, [r7, #12]
 8013998:	2200      	movs	r2, #0
 801399a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 801399e:	2301      	movs	r3, #1
 80139a0:	e00f      	b.n	80139c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	699a      	ldr	r2, [r3, #24]
 80139a8:	68bb      	ldr	r3, [r7, #8]
 80139aa:	4013      	ands	r3, r2
 80139ac:	68ba      	ldr	r2, [r7, #8]
 80139ae:	429a      	cmp	r2, r3
 80139b0:	bf0c      	ite	eq
 80139b2:	2301      	moveq	r3, #1
 80139b4:	2300      	movne	r3, #0
 80139b6:	b2db      	uxtb	r3, r3
 80139b8:	461a      	mov	r2, r3
 80139ba:	79fb      	ldrb	r3, [r7, #7]
 80139bc:	429a      	cmp	r2, r3
 80139be:	d0b4      	beq.n	801392a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80139c0:	2300      	movs	r3, #0
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3710      	adds	r7, #16
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}

080139ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80139ca:	b580      	push	{r7, lr}
 80139cc:	b084      	sub	sp, #16
 80139ce:	af00      	add	r7, sp, #0
 80139d0:	60f8      	str	r0, [r7, #12]
 80139d2:	60b9      	str	r1, [r7, #8]
 80139d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80139d6:	e033      	b.n	8013a40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80139d8:	687a      	ldr	r2, [r7, #4]
 80139da:	68b9      	ldr	r1, [r7, #8]
 80139dc:	68f8      	ldr	r0, [r7, #12]
 80139de:	f000 f90b 	bl	8013bf8 <I2C_IsErrorOccurred>
 80139e2:	4603      	mov	r3, r0
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d001      	beq.n	80139ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80139e8:	2301      	movs	r3, #1
 80139ea:	e031      	b.n	8013a50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80139ec:	68bb      	ldr	r3, [r7, #8]
 80139ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139f2:	d025      	beq.n	8013a40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80139f4:	f7fd faf6 	bl	8010fe4 <HAL_GetTick>
 80139f8:	4602      	mov	r2, r0
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	1ad3      	subs	r3, r2, r3
 80139fe:	68ba      	ldr	r2, [r7, #8]
 8013a00:	429a      	cmp	r2, r3
 8013a02:	d302      	bcc.n	8013a0a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8013a04:	68bb      	ldr	r3, [r7, #8]
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d11a      	bne.n	8013a40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	699b      	ldr	r3, [r3, #24]
 8013a10:	f003 0302 	and.w	r3, r3, #2
 8013a14:	2b02      	cmp	r3, #2
 8013a16:	d013      	beq.n	8013a40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013a1c:	f043 0220 	orr.w	r2, r3, #32
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	2220      	movs	r2, #32
 8013a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	2200      	movs	r2, #0
 8013a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	2200      	movs	r2, #0
 8013a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	e007      	b.n	8013a50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	699b      	ldr	r3, [r3, #24]
 8013a46:	f003 0302 	and.w	r3, r3, #2
 8013a4a:	2b02      	cmp	r3, #2
 8013a4c:	d1c4      	bne.n	80139d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8013a4e:	2300      	movs	r3, #0
}
 8013a50:	4618      	mov	r0, r3
 8013a52:	3710      	adds	r7, #16
 8013a54:	46bd      	mov	sp, r7
 8013a56:	bd80      	pop	{r7, pc}

08013a58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8013a58:	b580      	push	{r7, lr}
 8013a5a:	b084      	sub	sp, #16
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	60f8      	str	r0, [r7, #12]
 8013a60:	60b9      	str	r1, [r7, #8]
 8013a62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8013a64:	e02f      	b.n	8013ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8013a66:	687a      	ldr	r2, [r7, #4]
 8013a68:	68b9      	ldr	r1, [r7, #8]
 8013a6a:	68f8      	ldr	r0, [r7, #12]
 8013a6c:	f000 f8c4 	bl	8013bf8 <I2C_IsErrorOccurred>
 8013a70:	4603      	mov	r3, r0
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d001      	beq.n	8013a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8013a76:	2301      	movs	r3, #1
 8013a78:	e02d      	b.n	8013ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013a7a:	f7fd fab3 	bl	8010fe4 <HAL_GetTick>
 8013a7e:	4602      	mov	r2, r0
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	1ad3      	subs	r3, r2, r3
 8013a84:	68ba      	ldr	r2, [r7, #8]
 8013a86:	429a      	cmp	r2, r3
 8013a88:	d302      	bcc.n	8013a90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8013a8a:	68bb      	ldr	r3, [r7, #8]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d11a      	bne.n	8013ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	699b      	ldr	r3, [r3, #24]
 8013a96:	f003 0320 	and.w	r3, r3, #32
 8013a9a:	2b20      	cmp	r3, #32
 8013a9c:	d013      	beq.n	8013ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013aa2:	f043 0220 	orr.w	r2, r3, #32
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	2220      	movs	r2, #32
 8013aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	2200      	movs	r2, #0
 8013ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	2200      	movs	r2, #0
 8013abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8013ac2:	2301      	movs	r3, #1
 8013ac4:	e007      	b.n	8013ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8013ac6:	68fb      	ldr	r3, [r7, #12]
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	699b      	ldr	r3, [r3, #24]
 8013acc:	f003 0320 	and.w	r3, r3, #32
 8013ad0:	2b20      	cmp	r3, #32
 8013ad2:	d1c8      	bne.n	8013a66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8013ad4:	2300      	movs	r3, #0
}
 8013ad6:	4618      	mov	r0, r3
 8013ad8:	3710      	adds	r7, #16
 8013ada:	46bd      	mov	sp, r7
 8013adc:	bd80      	pop	{r7, pc}
	...

08013ae0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8013ae0:	b580      	push	{r7, lr}
 8013ae2:	b086      	sub	sp, #24
 8013ae4:	af00      	add	r7, sp, #0
 8013ae6:	60f8      	str	r0, [r7, #12]
 8013ae8:	60b9      	str	r1, [r7, #8]
 8013aea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013aec:	2300      	movs	r3, #0
 8013aee:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8013af0:	e071      	b.n	8013bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8013af2:	687a      	ldr	r2, [r7, #4]
 8013af4:	68b9      	ldr	r1, [r7, #8]
 8013af6:	68f8      	ldr	r0, [r7, #12]
 8013af8:	f000 f87e 	bl	8013bf8 <I2C_IsErrorOccurred>
 8013afc:	4603      	mov	r3, r0
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d001      	beq.n	8013b06 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8013b02:	2301      	movs	r3, #1
 8013b04:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	699b      	ldr	r3, [r3, #24]
 8013b0c:	f003 0320 	and.w	r3, r3, #32
 8013b10:	2b20      	cmp	r3, #32
 8013b12:	d13b      	bne.n	8013b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8013b14:	7dfb      	ldrb	r3, [r7, #23]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d138      	bne.n	8013b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	699b      	ldr	r3, [r3, #24]
 8013b20:	f003 0304 	and.w	r3, r3, #4
 8013b24:	2b04      	cmp	r3, #4
 8013b26:	d105      	bne.n	8013b34 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d001      	beq.n	8013b34 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8013b30:	2300      	movs	r3, #0
 8013b32:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	681b      	ldr	r3, [r3, #0]
 8013b38:	699b      	ldr	r3, [r3, #24]
 8013b3a:	f003 0310 	and.w	r3, r3, #16
 8013b3e:	2b10      	cmp	r3, #16
 8013b40:	d121      	bne.n	8013b86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	2210      	movs	r2, #16
 8013b48:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	2204      	movs	r2, #4
 8013b4e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	2220      	movs	r2, #32
 8013b56:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	6859      	ldr	r1, [r3, #4]
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	681a      	ldr	r2, [r3, #0]
 8013b62:	4b24      	ldr	r3, [pc, #144]	@ (8013bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8013b64:	400b      	ands	r3, r1
 8013b66:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	2220      	movs	r2, #32
 8013b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	2200      	movs	r2, #0
 8013b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8013b80:	2301      	movs	r3, #1
 8013b82:	75fb      	strb	r3, [r7, #23]
 8013b84:	e002      	b.n	8013b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	2200      	movs	r2, #0
 8013b8a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8013b8c:	f7fd fa2a 	bl	8010fe4 <HAL_GetTick>
 8013b90:	4602      	mov	r2, r0
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	1ad3      	subs	r3, r2, r3
 8013b96:	68ba      	ldr	r2, [r7, #8]
 8013b98:	429a      	cmp	r2, r3
 8013b9a:	d302      	bcc.n	8013ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8013b9c:	68bb      	ldr	r3, [r7, #8]
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	d119      	bne.n	8013bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8013ba2:	7dfb      	ldrb	r3, [r7, #23]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d116      	bne.n	8013bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	681b      	ldr	r3, [r3, #0]
 8013bac:	699b      	ldr	r3, [r3, #24]
 8013bae:	f003 0304 	and.w	r3, r3, #4
 8013bb2:	2b04      	cmp	r3, #4
 8013bb4:	d00f      	beq.n	8013bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013bba:	f043 0220 	orr.w	r2, r3, #32
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	2220      	movs	r2, #32
 8013bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	2200      	movs	r2, #0
 8013bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	699b      	ldr	r3, [r3, #24]
 8013bdc:	f003 0304 	and.w	r3, r3, #4
 8013be0:	2b04      	cmp	r3, #4
 8013be2:	d002      	beq.n	8013bea <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8013be4:	7dfb      	ldrb	r3, [r7, #23]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d083      	beq.n	8013af2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8013bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8013bec:	4618      	mov	r0, r3
 8013bee:	3718      	adds	r7, #24
 8013bf0:	46bd      	mov	sp, r7
 8013bf2:	bd80      	pop	{r7, pc}
 8013bf4:	fe00e800 	.word	0xfe00e800

08013bf8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8013bf8:	b580      	push	{r7, lr}
 8013bfa:	b08a      	sub	sp, #40	@ 0x28
 8013bfc:	af00      	add	r7, sp, #0
 8013bfe:	60f8      	str	r0, [r7, #12]
 8013c00:	60b9      	str	r1, [r7, #8]
 8013c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013c04:	2300      	movs	r3, #0
 8013c06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	699b      	ldr	r3, [r3, #24]
 8013c10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8013c12:	2300      	movs	r3, #0
 8013c14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8013c1a:	69bb      	ldr	r3, [r7, #24]
 8013c1c:	f003 0310 	and.w	r3, r3, #16
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d068      	beq.n	8013cf6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	2210      	movs	r2, #16
 8013c2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8013c2c:	e049      	b.n	8013cc2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c34:	d045      	beq.n	8013cc2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8013c36:	f7fd f9d5 	bl	8010fe4 <HAL_GetTick>
 8013c3a:	4602      	mov	r2, r0
 8013c3c:	69fb      	ldr	r3, [r7, #28]
 8013c3e:	1ad3      	subs	r3, r2, r3
 8013c40:	68ba      	ldr	r2, [r7, #8]
 8013c42:	429a      	cmp	r2, r3
 8013c44:	d302      	bcc.n	8013c4c <I2C_IsErrorOccurred+0x54>
 8013c46:	68bb      	ldr	r3, [r7, #8]
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d13a      	bne.n	8013cc2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	685b      	ldr	r3, [r3, #4]
 8013c52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013c56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8013c58:	68fb      	ldr	r3, [r7, #12]
 8013c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013c5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	699b      	ldr	r3, [r3, #24]
 8013c66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013c6e:	d121      	bne.n	8013cb4 <I2C_IsErrorOccurred+0xbc>
 8013c70:	697b      	ldr	r3, [r7, #20]
 8013c72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8013c76:	d01d      	beq.n	8013cb4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8013c78:	7cfb      	ldrb	r3, [r7, #19]
 8013c7a:	2b20      	cmp	r3, #32
 8013c7c:	d01a      	beq.n	8013cb4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	681b      	ldr	r3, [r3, #0]
 8013c82:	685a      	ldr	r2, [r3, #4]
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8013c8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8013c8e:	f7fd f9a9 	bl	8010fe4 <HAL_GetTick>
 8013c92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8013c94:	e00e      	b.n	8013cb4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8013c96:	f7fd f9a5 	bl	8010fe4 <HAL_GetTick>
 8013c9a:	4602      	mov	r2, r0
 8013c9c:	69fb      	ldr	r3, [r7, #28]
 8013c9e:	1ad3      	subs	r3, r2, r3
 8013ca0:	2b19      	cmp	r3, #25
 8013ca2:	d907      	bls.n	8013cb4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8013ca4:	6a3b      	ldr	r3, [r7, #32]
 8013ca6:	f043 0320 	orr.w	r3, r3, #32
 8013caa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8013cac:	2301      	movs	r3, #1
 8013cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8013cb2:	e006      	b.n	8013cc2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	699b      	ldr	r3, [r3, #24]
 8013cba:	f003 0320 	and.w	r3, r3, #32
 8013cbe:	2b20      	cmp	r3, #32
 8013cc0:	d1e9      	bne.n	8013c96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	699b      	ldr	r3, [r3, #24]
 8013cc8:	f003 0320 	and.w	r3, r3, #32
 8013ccc:	2b20      	cmp	r3, #32
 8013cce:	d003      	beq.n	8013cd8 <I2C_IsErrorOccurred+0xe0>
 8013cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d0aa      	beq.n	8013c2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8013cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d103      	bne.n	8013ce8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	2220      	movs	r2, #32
 8013ce6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8013ce8:	6a3b      	ldr	r3, [r7, #32]
 8013cea:	f043 0304 	orr.w	r3, r3, #4
 8013cee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8013cf0:	2301      	movs	r3, #1
 8013cf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	699b      	ldr	r3, [r3, #24]
 8013cfc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8013cfe:	69bb      	ldr	r3, [r7, #24]
 8013d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d00b      	beq.n	8013d20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8013d08:	6a3b      	ldr	r3, [r7, #32]
 8013d0a:	f043 0301 	orr.w	r3, r3, #1
 8013d0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013d18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8013d1a:	2301      	movs	r3, #1
 8013d1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8013d20:	69bb      	ldr	r3, [r7, #24]
 8013d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d00b      	beq.n	8013d42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8013d2a:	6a3b      	ldr	r3, [r7, #32]
 8013d2c:	f043 0308 	orr.w	r3, r3, #8
 8013d30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013d3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8013d3c:	2301      	movs	r3, #1
 8013d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8013d42:	69bb      	ldr	r3, [r7, #24]
 8013d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d00b      	beq.n	8013d64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8013d4c:	6a3b      	ldr	r3, [r7, #32]
 8013d4e:	f043 0302 	orr.w	r3, r3, #2
 8013d52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	681b      	ldr	r3, [r3, #0]
 8013d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8013d5e:	2301      	movs	r3, #1
 8013d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8013d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d01c      	beq.n	8013da6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8013d6c:	68f8      	ldr	r0, [r7, #12]
 8013d6e:	f7ff fdaf 	bl	80138d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	6859      	ldr	r1, [r3, #4]
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	681a      	ldr	r2, [r3, #0]
 8013d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8013db4 <I2C_IsErrorOccurred+0x1bc>)
 8013d7e:	400b      	ands	r3, r1
 8013d80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013d86:	6a3b      	ldr	r3, [r7, #32]
 8013d88:	431a      	orrs	r2, r3
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	2220      	movs	r2, #32
 8013d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8013d96:	68fb      	ldr	r3, [r7, #12]
 8013d98:	2200      	movs	r2, #0
 8013d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013d9e:	68fb      	ldr	r3, [r7, #12]
 8013da0:	2200      	movs	r2, #0
 8013da2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8013da6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013daa:	4618      	mov	r0, r3
 8013dac:	3728      	adds	r7, #40	@ 0x28
 8013dae:	46bd      	mov	sp, r7
 8013db0:	bd80      	pop	{r7, pc}
 8013db2:	bf00      	nop
 8013db4:	fe00e800 	.word	0xfe00e800

08013db8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8013db8:	b480      	push	{r7}
 8013dba:	b087      	sub	sp, #28
 8013dbc:	af00      	add	r7, sp, #0
 8013dbe:	60f8      	str	r0, [r7, #12]
 8013dc0:	607b      	str	r3, [r7, #4]
 8013dc2:	460b      	mov	r3, r1
 8013dc4:	817b      	strh	r3, [r7, #10]
 8013dc6:	4613      	mov	r3, r2
 8013dc8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8013dca:	897b      	ldrh	r3, [r7, #10]
 8013dcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8013dd0:	7a7b      	ldrb	r3, [r7, #9]
 8013dd2:	041b      	lsls	r3, r3, #16
 8013dd4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8013dd8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8013dde:	6a3b      	ldr	r3, [r7, #32]
 8013de0:	4313      	orrs	r3, r2
 8013de2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013de6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8013de8:	68fb      	ldr	r3, [r7, #12]
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	685a      	ldr	r2, [r3, #4]
 8013dee:	6a3b      	ldr	r3, [r7, #32]
 8013df0:	0d5b      	lsrs	r3, r3, #21
 8013df2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8013df6:	4b08      	ldr	r3, [pc, #32]	@ (8013e18 <I2C_TransferConfig+0x60>)
 8013df8:	430b      	orrs	r3, r1
 8013dfa:	43db      	mvns	r3, r3
 8013dfc:	ea02 0103 	and.w	r1, r2, r3
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	697a      	ldr	r2, [r7, #20]
 8013e06:	430a      	orrs	r2, r1
 8013e08:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8013e0a:	bf00      	nop
 8013e0c:	371c      	adds	r7, #28
 8013e0e:	46bd      	mov	sp, r7
 8013e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e14:	4770      	bx	lr
 8013e16:	bf00      	nop
 8013e18:	03ff63ff 	.word	0x03ff63ff

08013e1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8013e1c:	b480      	push	{r7}
 8013e1e:	b083      	sub	sp, #12
 8013e20:	af00      	add	r7, sp, #0
 8013e22:	6078      	str	r0, [r7, #4]
 8013e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013e2c:	b2db      	uxtb	r3, r3
 8013e2e:	2b20      	cmp	r3, #32
 8013e30:	d138      	bne.n	8013ea4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013e38:	2b01      	cmp	r3, #1
 8013e3a:	d101      	bne.n	8013e40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8013e3c:	2302      	movs	r3, #2
 8013e3e:	e032      	b.n	8013ea6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	2201      	movs	r2, #1
 8013e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	2224      	movs	r2, #36	@ 0x24
 8013e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	681a      	ldr	r2, [r3, #0]
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	f022 0201 	bic.w	r2, r2, #1
 8013e5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	681a      	ldr	r2, [r3, #0]
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8013e6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	6819      	ldr	r1, [r3, #0]
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	683a      	ldr	r2, [r7, #0]
 8013e7c:	430a      	orrs	r2, r1
 8013e7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	681a      	ldr	r2, [r3, #0]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	f042 0201 	orr.w	r2, r2, #1
 8013e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	2220      	movs	r2, #32
 8013e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	2200      	movs	r2, #0
 8013e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8013ea0:	2300      	movs	r3, #0
 8013ea2:	e000      	b.n	8013ea6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013ea4:	2302      	movs	r3, #2
  }
}
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	370c      	adds	r7, #12
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb0:	4770      	bx	lr

08013eb2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8013eb2:	b480      	push	{r7}
 8013eb4:	b085      	sub	sp, #20
 8013eb6:	af00      	add	r7, sp, #0
 8013eb8:	6078      	str	r0, [r7, #4]
 8013eba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013ec2:	b2db      	uxtb	r3, r3
 8013ec4:	2b20      	cmp	r3, #32
 8013ec6:	d139      	bne.n	8013f3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013ece:	2b01      	cmp	r3, #1
 8013ed0:	d101      	bne.n	8013ed6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8013ed2:	2302      	movs	r3, #2
 8013ed4:	e033      	b.n	8013f3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	2201      	movs	r2, #1
 8013eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	2224      	movs	r2, #36	@ 0x24
 8013ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	681a      	ldr	r2, [r3, #0]
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	f022 0201 	bic.w	r2, r2, #1
 8013ef4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8013f04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8013f06:	683b      	ldr	r3, [r7, #0]
 8013f08:	021b      	lsls	r3, r3, #8
 8013f0a:	68fa      	ldr	r2, [r7, #12]
 8013f0c:	4313      	orrs	r3, r2
 8013f0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	68fa      	ldr	r2, [r7, #12]
 8013f16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	681b      	ldr	r3, [r3, #0]
 8013f1c:	681a      	ldr	r2, [r3, #0]
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	f042 0201 	orr.w	r2, r2, #1
 8013f26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	2220      	movs	r2, #32
 8013f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2200      	movs	r2, #0
 8013f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8013f38:	2300      	movs	r3, #0
 8013f3a:	e000      	b.n	8013f3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8013f3c:	2302      	movs	r3, #2
  }
}
 8013f3e:	4618      	mov	r0, r3
 8013f40:	3714      	adds	r7, #20
 8013f42:	46bd      	mov	sp, r7
 8013f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f48:	4770      	bx	lr
	...

08013f4c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b084      	sub	sp, #16
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d101      	bne.n	8013f5e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	e097      	b.n	801408e <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	685b      	ldr	r3, [r3, #4]
 8013f62:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8013f6a:	b2db      	uxtb	r3, r3
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d106      	bne.n	8013f7e <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2200      	movs	r2, #0
 8013f74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8013f78:	6878      	ldr	r0, [r7, #4]
 8013f7a:	f007 ffc9 	bl	801bf10 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	2202      	movs	r2, #2
 8013f82:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	68db      	ldr	r3, [r3, #12]
 8013f8c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	685b      	ldr	r3, [r3, #4]
 8013f92:	2b01      	cmp	r3, #1
 8013f94:	d004      	beq.n	8013fa0 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013f9e:	d103      	bne.n	8013fa8 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	f023 031e 	bic.w	r3, r3, #30
 8013fa6:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	695b      	ldr	r3, [r3, #20]
 8013fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013fb0:	4293      	cmp	r3, r2
 8013fb2:	d003      	beq.n	8013fbc <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8013fb4:	68fa      	ldr	r2, [r7, #12]
 8013fb6:	4b38      	ldr	r3, [pc, #224]	@ (8014098 <HAL_LPTIM_Init+0x14c>)
 8013fb8:	4013      	ands	r3, r2
 8013fba:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8013fbc:	68fa      	ldr	r2, [r7, #12]
 8013fbe:	4b37      	ldr	r3, [pc, #220]	@ (801409c <HAL_LPTIM_Init+0x150>)
 8013fc0:	4013      	ands	r3, r2
 8013fc2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8013fcc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8013fd2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8013fd8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8013fde:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8013fe0:	68fa      	ldr	r2, [r7, #12]
 8013fe2:	4313      	orrs	r3, r2
 8013fe4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d107      	bne.n	8013ffe <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8013ff6:	4313      	orrs	r3, r2
 8013ff8:	68fa      	ldr	r2, [r7, #12]
 8013ffa:	4313      	orrs	r3, r2
 8013ffc:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	685b      	ldr	r3, [r3, #4]
 8014002:	2b01      	cmp	r3, #1
 8014004:	d004      	beq.n	8014010 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801400a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801400e:	d107      	bne.n	8014020 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8014018:	4313      	orrs	r3, r2
 801401a:	68fa      	ldr	r2, [r7, #12]
 801401c:	4313      	orrs	r3, r2
 801401e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	695b      	ldr	r3, [r3, #20]
 8014024:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014028:	4293      	cmp	r3, r2
 801402a:	d00a      	beq.n	8014042 <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8014034:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 801403a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801403c:	68fa      	ldr	r2, [r7, #12]
 801403e:	4313      	orrs	r3, r2
 8014040:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	68fa      	ldr	r2, [r7, #12]
 8014048:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	4a14      	ldr	r2, [pc, #80]	@ (80140a0 <HAL_LPTIM_Init+0x154>)
 8014050:	4293      	cmp	r3, r2
 8014052:	d004      	beq.n	801405e <HAL_LPTIM_Init+0x112>
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	4a12      	ldr	r2, [pc, #72]	@ (80140a4 <HAL_LPTIM_Init+0x158>)
 801405a:	4293      	cmp	r3, r2
 801405c:	d108      	bne.n	8014070 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	430a      	orrs	r2, r1
 801406c:	625a      	str	r2, [r3, #36]	@ 0x24
 801406e:	e009      	b.n	8014084 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	4a0c      	ldr	r2, [pc, #48]	@ (80140a8 <HAL_LPTIM_Init+0x15c>)
 8014076:	4293      	cmp	r3, r2
 8014078:	d104      	bne.n	8014084 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	687a      	ldr	r2, [r7, #4]
 8014080:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8014082:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	2201      	movs	r2, #1
 8014088:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 801408c:	2300      	movs	r3, #0
}
 801408e:	4618      	mov	r0, r3
 8014090:	3710      	adds	r7, #16
 8014092:	46bd      	mov	sp, r7
 8014094:	bd80      	pop	{r7, pc}
 8014096:	bf00      	nop
 8014098:	ffff1f3f 	.word	0xffff1f3f
 801409c:	ff19f1fe 	.word	0xff19f1fe
 80140a0:	40002400 	.word	0x40002400
 80140a4:	58002400 	.word	0x58002400
 80140a8:	58002800 	.word	0x58002800

080140ac <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80140ac:	b580      	push	{r7, lr}
 80140ae:	b082      	sub	sp, #8
 80140b0:	af00      	add	r7, sp, #0
 80140b2:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	f003 0301 	and.w	r3, r3, #1
 80140be:	2b01      	cmp	r3, #1
 80140c0:	d10d      	bne.n	80140de <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	689b      	ldr	r3, [r3, #8]
 80140c8:	f003 0301 	and.w	r3, r3, #1
 80140cc:	2b01      	cmp	r3, #1
 80140ce:	d106      	bne.n	80140de <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	2201      	movs	r2, #1
 80140d6:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80140d8:	6878      	ldr	r0, [r7, #4]
 80140da:	f000 f882 	bl	80141e2 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	f003 0302 	and.w	r3, r3, #2
 80140e8:	2b02      	cmp	r3, #2
 80140ea:	d10d      	bne.n	8014108 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	689b      	ldr	r3, [r3, #8]
 80140f2:	f003 0302 	and.w	r3, r3, #2
 80140f6:	2b02      	cmp	r3, #2
 80140f8:	d106      	bne.n	8014108 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	2202      	movs	r2, #2
 8014100:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8014102:	6878      	ldr	r0, [r7, #4]
 8014104:	f000 f877 	bl	80141f6 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	681b      	ldr	r3, [r3, #0]
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	f003 0304 	and.w	r3, r3, #4
 8014112:	2b04      	cmp	r3, #4
 8014114:	d10d      	bne.n	8014132 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	689b      	ldr	r3, [r3, #8]
 801411c:	f003 0304 	and.w	r3, r3, #4
 8014120:	2b04      	cmp	r3, #4
 8014122:	d106      	bne.n	8014132 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	2204      	movs	r2, #4
 801412a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 801412c:	6878      	ldr	r0, [r7, #4]
 801412e:	f000 f86c 	bl	801420a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	681b      	ldr	r3, [r3, #0]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	f003 0308 	and.w	r3, r3, #8
 801413c:	2b08      	cmp	r3, #8
 801413e:	d10d      	bne.n	801415c <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	689b      	ldr	r3, [r3, #8]
 8014146:	f003 0308 	and.w	r3, r3, #8
 801414a:	2b08      	cmp	r3, #8
 801414c:	d106      	bne.n	801415c <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	2208      	movs	r2, #8
 8014154:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8014156:	6878      	ldr	r0, [r7, #4]
 8014158:	f000 f861 	bl	801421e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	f003 0310 	and.w	r3, r3, #16
 8014166:	2b10      	cmp	r3, #16
 8014168:	d10d      	bne.n	8014186 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	689b      	ldr	r3, [r3, #8]
 8014170:	f003 0310 	and.w	r3, r3, #16
 8014174:	2b10      	cmp	r3, #16
 8014176:	d106      	bne.n	8014186 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	2210      	movs	r2, #16
 801417e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8014180:	6878      	ldr	r0, [r7, #4]
 8014182:	f000 f856 	bl	8014232 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	681b      	ldr	r3, [r3, #0]
 801418c:	f003 0320 	and.w	r3, r3, #32
 8014190:	2b20      	cmp	r3, #32
 8014192:	d10d      	bne.n	80141b0 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	689b      	ldr	r3, [r3, #8]
 801419a:	f003 0320 	and.w	r3, r3, #32
 801419e:	2b20      	cmp	r3, #32
 80141a0:	d106      	bne.n	80141b0 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	2220      	movs	r2, #32
 80141a8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80141aa:	6878      	ldr	r0, [r7, #4]
 80141ac:	f000 f84b 	bl	8014246 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141ba:	2b40      	cmp	r3, #64	@ 0x40
 80141bc:	d10d      	bne.n	80141da <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	689b      	ldr	r3, [r3, #8]
 80141c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141c8:	2b40      	cmp	r3, #64	@ 0x40
 80141ca:	d106      	bne.n	80141da <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	2240      	movs	r2, #64	@ 0x40
 80141d2:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80141d4:	6878      	ldr	r0, [r7, #4]
 80141d6:	f000 f840 	bl	801425a <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80141da:	bf00      	nop
 80141dc:	3708      	adds	r7, #8
 80141de:	46bd      	mov	sp, r7
 80141e0:	bd80      	pop	{r7, pc}

080141e2 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80141e2:	b480      	push	{r7}
 80141e4:	b083      	sub	sp, #12
 80141e6:	af00      	add	r7, sp, #0
 80141e8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80141ea:	bf00      	nop
 80141ec:	370c      	adds	r7, #12
 80141ee:	46bd      	mov	sp, r7
 80141f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f4:	4770      	bx	lr

080141f6 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80141f6:	b480      	push	{r7}
 80141f8:	b083      	sub	sp, #12
 80141fa:	af00      	add	r7, sp, #0
 80141fc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80141fe:	bf00      	nop
 8014200:	370c      	adds	r7, #12
 8014202:	46bd      	mov	sp, r7
 8014204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014208:	4770      	bx	lr

0801420a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 801420a:	b480      	push	{r7}
 801420c:	b083      	sub	sp, #12
 801420e:	af00      	add	r7, sp, #0
 8014210:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8014212:	bf00      	nop
 8014214:	370c      	adds	r7, #12
 8014216:	46bd      	mov	sp, r7
 8014218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801421c:	4770      	bx	lr

0801421e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801421e:	b480      	push	{r7}
 8014220:	b083      	sub	sp, #12
 8014222:	af00      	add	r7, sp, #0
 8014224:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8014226:	bf00      	nop
 8014228:	370c      	adds	r7, #12
 801422a:	46bd      	mov	sp, r7
 801422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014230:	4770      	bx	lr

08014232 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8014232:	b480      	push	{r7}
 8014234:	b083      	sub	sp, #12
 8014236:	af00      	add	r7, sp, #0
 8014238:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 801423a:	bf00      	nop
 801423c:	370c      	adds	r7, #12
 801423e:	46bd      	mov	sp, r7
 8014240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014244:	4770      	bx	lr

08014246 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8014246:	b480      	push	{r7}
 8014248:	b083      	sub	sp, #12
 801424a:	af00      	add	r7, sp, #0
 801424c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 801424e:	bf00      	nop
 8014250:	370c      	adds	r7, #12
 8014252:	46bd      	mov	sp, r7
 8014254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014258:	4770      	bx	lr

0801425a <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 801425a:	b480      	push	{r7}
 801425c:	b083      	sub	sp, #12
 801425e:	af00      	add	r7, sp, #0
 8014260:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8014262:	bf00      	nop
 8014264:	370c      	adds	r7, #12
 8014266:	46bd      	mov	sp, r7
 8014268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426c:	4770      	bx	lr
	...

08014270 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8014270:	b480      	push	{r7}
 8014272:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8014274:	4b05      	ldr	r3, [pc, #20]	@ (801428c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8014276:	681b      	ldr	r3, [r3, #0]
 8014278:	4a04      	ldr	r2, [pc, #16]	@ (801428c <HAL_PWR_EnableBkUpAccess+0x1c>)
 801427a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801427e:	6013      	str	r3, [r2, #0]
}
 8014280:	bf00      	nop
 8014282:	46bd      	mov	sp, r7
 8014284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014288:	4770      	bx	lr
 801428a:	bf00      	nop
 801428c:	58024800 	.word	0x58024800

08014290 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8014290:	b580      	push	{r7, lr}
 8014292:	b084      	sub	sp, #16
 8014294:	af00      	add	r7, sp, #0
 8014296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8014298:	4b19      	ldr	r3, [pc, #100]	@ (8014300 <HAL_PWREx_ConfigSupply+0x70>)
 801429a:	68db      	ldr	r3, [r3, #12]
 801429c:	f003 0304 	and.w	r3, r3, #4
 80142a0:	2b04      	cmp	r3, #4
 80142a2:	d00a      	beq.n	80142ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80142a4:	4b16      	ldr	r3, [pc, #88]	@ (8014300 <HAL_PWREx_ConfigSupply+0x70>)
 80142a6:	68db      	ldr	r3, [r3, #12]
 80142a8:	f003 0307 	and.w	r3, r3, #7
 80142ac:	687a      	ldr	r2, [r7, #4]
 80142ae:	429a      	cmp	r2, r3
 80142b0:	d001      	beq.n	80142b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80142b2:	2301      	movs	r3, #1
 80142b4:	e01f      	b.n	80142f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80142b6:	2300      	movs	r3, #0
 80142b8:	e01d      	b.n	80142f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80142ba:	4b11      	ldr	r3, [pc, #68]	@ (8014300 <HAL_PWREx_ConfigSupply+0x70>)
 80142bc:	68db      	ldr	r3, [r3, #12]
 80142be:	f023 0207 	bic.w	r2, r3, #7
 80142c2:	490f      	ldr	r1, [pc, #60]	@ (8014300 <HAL_PWREx_ConfigSupply+0x70>)
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	4313      	orrs	r3, r2
 80142c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80142ca:	f7fc fe8b 	bl	8010fe4 <HAL_GetTick>
 80142ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80142d0:	e009      	b.n	80142e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80142d2:	f7fc fe87 	bl	8010fe4 <HAL_GetTick>
 80142d6:	4602      	mov	r2, r0
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	1ad3      	subs	r3, r2, r3
 80142dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80142e0:	d901      	bls.n	80142e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80142e2:	2301      	movs	r3, #1
 80142e4:	e007      	b.n	80142f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80142e6:	4b06      	ldr	r3, [pc, #24]	@ (8014300 <HAL_PWREx_ConfigSupply+0x70>)
 80142e8:	685b      	ldr	r3, [r3, #4]
 80142ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80142ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80142f2:	d1ee      	bne.n	80142d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80142f4:	2300      	movs	r3, #0
}
 80142f6:	4618      	mov	r0, r3
 80142f8:	3710      	adds	r7, #16
 80142fa:	46bd      	mov	sp, r7
 80142fc:	bd80      	pop	{r7, pc}
 80142fe:	bf00      	nop
 8014300:	58024800 	.word	0x58024800

08014304 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8014304:	b480      	push	{r7}
 8014306:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8014308:	4b05      	ldr	r3, [pc, #20]	@ (8014320 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 801430a:	68db      	ldr	r3, [r3, #12]
 801430c:	4a04      	ldr	r2, [pc, #16]	@ (8014320 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 801430e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014312:	60d3      	str	r3, [r2, #12]
}
 8014314:	bf00      	nop
 8014316:	46bd      	mov	sp, r7
 8014318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801431c:	4770      	bx	lr
 801431e:	bf00      	nop
 8014320:	58024800 	.word	0x58024800

08014324 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8014324:	b580      	push	{r7, lr}
 8014326:	b08c      	sub	sp, #48	@ 0x30
 8014328:	af00      	add	r7, sp, #0
 801432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	2b00      	cmp	r3, #0
 8014330:	d102      	bne.n	8014338 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8014332:	2301      	movs	r3, #1
 8014334:	f000 bc48 	b.w	8014bc8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	f003 0301 	and.w	r3, r3, #1
 8014340:	2b00      	cmp	r3, #0
 8014342:	f000 8088 	beq.w	8014456 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014346:	4b99      	ldr	r3, [pc, #612]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014348:	691b      	ldr	r3, [r3, #16]
 801434a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801434e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8014350:	4b96      	ldr	r3, [pc, #600]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014354:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8014356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014358:	2b10      	cmp	r3, #16
 801435a:	d007      	beq.n	801436c <HAL_RCC_OscConfig+0x48>
 801435c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801435e:	2b18      	cmp	r3, #24
 8014360:	d111      	bne.n	8014386 <HAL_RCC_OscConfig+0x62>
 8014362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014364:	f003 0303 	and.w	r3, r3, #3
 8014368:	2b02      	cmp	r3, #2
 801436a:	d10c      	bne.n	8014386 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801436c:	4b8f      	ldr	r3, [pc, #572]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014374:	2b00      	cmp	r3, #0
 8014376:	d06d      	beq.n	8014454 <HAL_RCC_OscConfig+0x130>
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	685b      	ldr	r3, [r3, #4]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d169      	bne.n	8014454 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8014380:	2301      	movs	r3, #1
 8014382:	f000 bc21 	b.w	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	685b      	ldr	r3, [r3, #4]
 801438a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801438e:	d106      	bne.n	801439e <HAL_RCC_OscConfig+0x7a>
 8014390:	4b86      	ldr	r3, [pc, #536]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	4a85      	ldr	r2, [pc, #532]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801439a:	6013      	str	r3, [r2, #0]
 801439c:	e02e      	b.n	80143fc <HAL_RCC_OscConfig+0xd8>
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	685b      	ldr	r3, [r3, #4]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d10c      	bne.n	80143c0 <HAL_RCC_OscConfig+0x9c>
 80143a6:	4b81      	ldr	r3, [pc, #516]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143a8:	681b      	ldr	r3, [r3, #0]
 80143aa:	4a80      	ldr	r2, [pc, #512]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80143b0:	6013      	str	r3, [r2, #0]
 80143b2:	4b7e      	ldr	r3, [pc, #504]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	4a7d      	ldr	r2, [pc, #500]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80143bc:	6013      	str	r3, [r2, #0]
 80143be:	e01d      	b.n	80143fc <HAL_RCC_OscConfig+0xd8>
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	685b      	ldr	r3, [r3, #4]
 80143c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80143c8:	d10c      	bne.n	80143e4 <HAL_RCC_OscConfig+0xc0>
 80143ca:	4b78      	ldr	r3, [pc, #480]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	4a77      	ldr	r2, [pc, #476]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80143d4:	6013      	str	r3, [r2, #0]
 80143d6:	4b75      	ldr	r3, [pc, #468]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	4a74      	ldr	r2, [pc, #464]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80143e0:	6013      	str	r3, [r2, #0]
 80143e2:	e00b      	b.n	80143fc <HAL_RCC_OscConfig+0xd8>
 80143e4:	4b71      	ldr	r3, [pc, #452]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	4a70      	ldr	r2, [pc, #448]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80143ee:	6013      	str	r3, [r2, #0]
 80143f0:	4b6e      	ldr	r3, [pc, #440]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	4a6d      	ldr	r2, [pc, #436]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80143f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80143fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	685b      	ldr	r3, [r3, #4]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d013      	beq.n	801442c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014404:	f7fc fdee 	bl	8010fe4 <HAL_GetTick>
 8014408:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801440a:	e008      	b.n	801441e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801440c:	f7fc fdea 	bl	8010fe4 <HAL_GetTick>
 8014410:	4602      	mov	r2, r0
 8014412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014414:	1ad3      	subs	r3, r2, r3
 8014416:	2b64      	cmp	r3, #100	@ 0x64
 8014418:	d901      	bls.n	801441e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801441a:	2303      	movs	r3, #3
 801441c:	e3d4      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801441e:	4b63      	ldr	r3, [pc, #396]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014426:	2b00      	cmp	r3, #0
 8014428:	d0f0      	beq.n	801440c <HAL_RCC_OscConfig+0xe8>
 801442a:	e014      	b.n	8014456 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801442c:	f7fc fdda 	bl	8010fe4 <HAL_GetTick>
 8014430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8014432:	e008      	b.n	8014446 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8014434:	f7fc fdd6 	bl	8010fe4 <HAL_GetTick>
 8014438:	4602      	mov	r2, r0
 801443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801443c:	1ad3      	subs	r3, r2, r3
 801443e:	2b64      	cmp	r3, #100	@ 0x64
 8014440:	d901      	bls.n	8014446 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8014442:	2303      	movs	r3, #3
 8014444:	e3c0      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8014446:	4b59      	ldr	r3, [pc, #356]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801444e:	2b00      	cmp	r3, #0
 8014450:	d1f0      	bne.n	8014434 <HAL_RCC_OscConfig+0x110>
 8014452:	e000      	b.n	8014456 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	f003 0302 	and.w	r3, r3, #2
 801445e:	2b00      	cmp	r3, #0
 8014460:	f000 80ca 	beq.w	80145f8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014464:	4b51      	ldr	r3, [pc, #324]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014466:	691b      	ldr	r3, [r3, #16]
 8014468:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801446c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801446e:	4b4f      	ldr	r3, [pc, #316]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014472:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8014474:	6a3b      	ldr	r3, [r7, #32]
 8014476:	2b00      	cmp	r3, #0
 8014478:	d007      	beq.n	801448a <HAL_RCC_OscConfig+0x166>
 801447a:	6a3b      	ldr	r3, [r7, #32]
 801447c:	2b18      	cmp	r3, #24
 801447e:	d156      	bne.n	801452e <HAL_RCC_OscConfig+0x20a>
 8014480:	69fb      	ldr	r3, [r7, #28]
 8014482:	f003 0303 	and.w	r3, r3, #3
 8014486:	2b00      	cmp	r3, #0
 8014488:	d151      	bne.n	801452e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801448a:	4b48      	ldr	r3, [pc, #288]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	f003 0304 	and.w	r3, r3, #4
 8014492:	2b00      	cmp	r3, #0
 8014494:	d005      	beq.n	80144a2 <HAL_RCC_OscConfig+0x17e>
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	68db      	ldr	r3, [r3, #12]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d101      	bne.n	80144a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 801449e:	2301      	movs	r3, #1
 80144a0:	e392      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80144a2:	4b42      	ldr	r3, [pc, #264]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	f023 0219 	bic.w	r2, r3, #25
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	68db      	ldr	r3, [r3, #12]
 80144ae:	493f      	ldr	r1, [pc, #252]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80144b0:	4313      	orrs	r3, r2
 80144b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80144b4:	f7fc fd96 	bl	8010fe4 <HAL_GetTick>
 80144b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80144ba:	e008      	b.n	80144ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80144bc:	f7fc fd92 	bl	8010fe4 <HAL_GetTick>
 80144c0:	4602      	mov	r2, r0
 80144c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144c4:	1ad3      	subs	r3, r2, r3
 80144c6:	2b02      	cmp	r3, #2
 80144c8:	d901      	bls.n	80144ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80144ca:	2303      	movs	r3, #3
 80144cc:	e37c      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80144ce:	4b37      	ldr	r3, [pc, #220]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	f003 0304 	and.w	r3, r3, #4
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d0f0      	beq.n	80144bc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80144da:	f7fc fdb3 	bl	8011044 <HAL_GetREVID>
 80144de:	4603      	mov	r3, r0
 80144e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80144e4:	4293      	cmp	r3, r2
 80144e6:	d817      	bhi.n	8014518 <HAL_RCC_OscConfig+0x1f4>
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	691b      	ldr	r3, [r3, #16]
 80144ec:	2b40      	cmp	r3, #64	@ 0x40
 80144ee:	d108      	bne.n	8014502 <HAL_RCC_OscConfig+0x1de>
 80144f0:	4b2e      	ldr	r3, [pc, #184]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80144f2:	685b      	ldr	r3, [r3, #4]
 80144f4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80144f8:	4a2c      	ldr	r2, [pc, #176]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80144fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80144fe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014500:	e07a      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8014502:	4b2a      	ldr	r3, [pc, #168]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014504:	685b      	ldr	r3, [r3, #4]
 8014506:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	691b      	ldr	r3, [r3, #16]
 801450e:	031b      	lsls	r3, r3, #12
 8014510:	4926      	ldr	r1, [pc, #152]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014512:	4313      	orrs	r3, r2
 8014514:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014516:	e06f      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8014518:	4b24      	ldr	r3, [pc, #144]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 801451a:	685b      	ldr	r3, [r3, #4]
 801451c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	691b      	ldr	r3, [r3, #16]
 8014524:	061b      	lsls	r3, r3, #24
 8014526:	4921      	ldr	r1, [pc, #132]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014528:	4313      	orrs	r3, r2
 801452a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801452c:	e064      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	68db      	ldr	r3, [r3, #12]
 8014532:	2b00      	cmp	r3, #0
 8014534:	d047      	beq.n	80145c6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8014536:	4b1d      	ldr	r3, [pc, #116]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	f023 0219 	bic.w	r2, r3, #25
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	68db      	ldr	r3, [r3, #12]
 8014542:	491a      	ldr	r1, [pc, #104]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014544:	4313      	orrs	r3, r2
 8014546:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014548:	f7fc fd4c 	bl	8010fe4 <HAL_GetTick>
 801454c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801454e:	e008      	b.n	8014562 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8014550:	f7fc fd48 	bl	8010fe4 <HAL_GetTick>
 8014554:	4602      	mov	r2, r0
 8014556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014558:	1ad3      	subs	r3, r2, r3
 801455a:	2b02      	cmp	r3, #2
 801455c:	d901      	bls.n	8014562 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 801455e:	2303      	movs	r3, #3
 8014560:	e332      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8014562:	4b12      	ldr	r3, [pc, #72]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	f003 0304 	and.w	r3, r3, #4
 801456a:	2b00      	cmp	r3, #0
 801456c:	d0f0      	beq.n	8014550 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801456e:	f7fc fd69 	bl	8011044 <HAL_GetREVID>
 8014572:	4603      	mov	r3, r0
 8014574:	f241 0203 	movw	r2, #4099	@ 0x1003
 8014578:	4293      	cmp	r3, r2
 801457a:	d819      	bhi.n	80145b0 <HAL_RCC_OscConfig+0x28c>
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	691b      	ldr	r3, [r3, #16]
 8014580:	2b40      	cmp	r3, #64	@ 0x40
 8014582:	d108      	bne.n	8014596 <HAL_RCC_OscConfig+0x272>
 8014584:	4b09      	ldr	r3, [pc, #36]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014586:	685b      	ldr	r3, [r3, #4]
 8014588:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 801458c:	4a07      	ldr	r2, [pc, #28]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 801458e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014592:	6053      	str	r3, [r2, #4]
 8014594:	e030      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
 8014596:	4b05      	ldr	r3, [pc, #20]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 8014598:	685b      	ldr	r3, [r3, #4]
 801459a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	691b      	ldr	r3, [r3, #16]
 80145a2:	031b      	lsls	r3, r3, #12
 80145a4:	4901      	ldr	r1, [pc, #4]	@ (80145ac <HAL_RCC_OscConfig+0x288>)
 80145a6:	4313      	orrs	r3, r2
 80145a8:	604b      	str	r3, [r1, #4]
 80145aa:	e025      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
 80145ac:	58024400 	.word	0x58024400
 80145b0:	4b9a      	ldr	r3, [pc, #616]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80145b2:	685b      	ldr	r3, [r3, #4]
 80145b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	691b      	ldr	r3, [r3, #16]
 80145bc:	061b      	lsls	r3, r3, #24
 80145be:	4997      	ldr	r1, [pc, #604]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80145c0:	4313      	orrs	r3, r2
 80145c2:	604b      	str	r3, [r1, #4]
 80145c4:	e018      	b.n	80145f8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80145c6:	4b95      	ldr	r3, [pc, #596]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80145c8:	681b      	ldr	r3, [r3, #0]
 80145ca:	4a94      	ldr	r2, [pc, #592]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80145cc:	f023 0301 	bic.w	r3, r3, #1
 80145d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80145d2:	f7fc fd07 	bl	8010fe4 <HAL_GetTick>
 80145d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80145d8:	e008      	b.n	80145ec <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80145da:	f7fc fd03 	bl	8010fe4 <HAL_GetTick>
 80145de:	4602      	mov	r2, r0
 80145e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145e2:	1ad3      	subs	r3, r2, r3
 80145e4:	2b02      	cmp	r3, #2
 80145e6:	d901      	bls.n	80145ec <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80145e8:	2303      	movs	r3, #3
 80145ea:	e2ed      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80145ec:	4b8b      	ldr	r3, [pc, #556]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	f003 0304 	and.w	r3, r3, #4
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d1f0      	bne.n	80145da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	f003 0310 	and.w	r3, r3, #16
 8014600:	2b00      	cmp	r3, #0
 8014602:	f000 80a9 	beq.w	8014758 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014606:	4b85      	ldr	r3, [pc, #532]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014608:	691b      	ldr	r3, [r3, #16]
 801460a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801460e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8014610:	4b82      	ldr	r3, [pc, #520]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014614:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8014616:	69bb      	ldr	r3, [r7, #24]
 8014618:	2b08      	cmp	r3, #8
 801461a:	d007      	beq.n	801462c <HAL_RCC_OscConfig+0x308>
 801461c:	69bb      	ldr	r3, [r7, #24]
 801461e:	2b18      	cmp	r3, #24
 8014620:	d13a      	bne.n	8014698 <HAL_RCC_OscConfig+0x374>
 8014622:	697b      	ldr	r3, [r7, #20]
 8014624:	f003 0303 	and.w	r3, r3, #3
 8014628:	2b01      	cmp	r3, #1
 801462a:	d135      	bne.n	8014698 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801462c:	4b7b      	ldr	r3, [pc, #492]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014634:	2b00      	cmp	r3, #0
 8014636:	d005      	beq.n	8014644 <HAL_RCC_OscConfig+0x320>
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	69db      	ldr	r3, [r3, #28]
 801463c:	2b80      	cmp	r3, #128	@ 0x80
 801463e:	d001      	beq.n	8014644 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8014640:	2301      	movs	r3, #1
 8014642:	e2c1      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8014644:	f7fc fcfe 	bl	8011044 <HAL_GetREVID>
 8014648:	4603      	mov	r3, r0
 801464a:	f241 0203 	movw	r2, #4099	@ 0x1003
 801464e:	4293      	cmp	r3, r2
 8014650:	d817      	bhi.n	8014682 <HAL_RCC_OscConfig+0x35e>
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	6a1b      	ldr	r3, [r3, #32]
 8014656:	2b20      	cmp	r3, #32
 8014658:	d108      	bne.n	801466c <HAL_RCC_OscConfig+0x348>
 801465a:	4b70      	ldr	r3, [pc, #448]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801465c:	685b      	ldr	r3, [r3, #4]
 801465e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8014662:	4a6e      	ldr	r2, [pc, #440]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014664:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014668:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801466a:	e075      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801466c:	4b6b      	ldr	r3, [pc, #428]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801466e:	685b      	ldr	r3, [r3, #4]
 8014670:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	6a1b      	ldr	r3, [r3, #32]
 8014678:	069b      	lsls	r3, r3, #26
 801467a:	4968      	ldr	r1, [pc, #416]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801467c:	4313      	orrs	r3, r2
 801467e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8014680:	e06a      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8014682:	4b66      	ldr	r3, [pc, #408]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014684:	68db      	ldr	r3, [r3, #12]
 8014686:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	6a1b      	ldr	r3, [r3, #32]
 801468e:	061b      	lsls	r3, r3, #24
 8014690:	4962      	ldr	r1, [pc, #392]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014692:	4313      	orrs	r3, r2
 8014694:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8014696:	e05f      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	69db      	ldr	r3, [r3, #28]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d042      	beq.n	8014726 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80146a0:	4b5e      	ldr	r3, [pc, #376]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	4a5d      	ldr	r2, [pc, #372]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80146aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80146ac:	f7fc fc9a 	bl	8010fe4 <HAL_GetTick>
 80146b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80146b2:	e008      	b.n	80146c6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80146b4:	f7fc fc96 	bl	8010fe4 <HAL_GetTick>
 80146b8:	4602      	mov	r2, r0
 80146ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146bc:	1ad3      	subs	r3, r2, r3
 80146be:	2b02      	cmp	r3, #2
 80146c0:	d901      	bls.n	80146c6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80146c2:	2303      	movs	r3, #3
 80146c4:	e280      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80146c6:	4b55      	ldr	r3, [pc, #340]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d0f0      	beq.n	80146b4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80146d2:	f7fc fcb7 	bl	8011044 <HAL_GetREVID>
 80146d6:	4603      	mov	r3, r0
 80146d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80146dc:	4293      	cmp	r3, r2
 80146de:	d817      	bhi.n	8014710 <HAL_RCC_OscConfig+0x3ec>
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	6a1b      	ldr	r3, [r3, #32]
 80146e4:	2b20      	cmp	r3, #32
 80146e6:	d108      	bne.n	80146fa <HAL_RCC_OscConfig+0x3d6>
 80146e8:	4b4c      	ldr	r3, [pc, #304]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146ea:	685b      	ldr	r3, [r3, #4]
 80146ec:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80146f0:	4a4a      	ldr	r2, [pc, #296]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80146f6:	6053      	str	r3, [r2, #4]
 80146f8:	e02e      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
 80146fa:	4b48      	ldr	r3, [pc, #288]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80146fc:	685b      	ldr	r3, [r3, #4]
 80146fe:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	6a1b      	ldr	r3, [r3, #32]
 8014706:	069b      	lsls	r3, r3, #26
 8014708:	4944      	ldr	r1, [pc, #272]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801470a:	4313      	orrs	r3, r2
 801470c:	604b      	str	r3, [r1, #4]
 801470e:	e023      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
 8014710:	4b42      	ldr	r3, [pc, #264]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014712:	68db      	ldr	r3, [r3, #12]
 8014714:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	6a1b      	ldr	r3, [r3, #32]
 801471c:	061b      	lsls	r3, r3, #24
 801471e:	493f      	ldr	r1, [pc, #252]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014720:	4313      	orrs	r3, r2
 8014722:	60cb      	str	r3, [r1, #12]
 8014724:	e018      	b.n	8014758 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8014726:	4b3d      	ldr	r3, [pc, #244]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	4a3c      	ldr	r2, [pc, #240]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801472c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014732:	f7fc fc57 	bl	8010fe4 <HAL_GetTick>
 8014736:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8014738:	e008      	b.n	801474c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 801473a:	f7fc fc53 	bl	8010fe4 <HAL_GetTick>
 801473e:	4602      	mov	r2, r0
 8014740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014742:	1ad3      	subs	r3, r2, r3
 8014744:	2b02      	cmp	r3, #2
 8014746:	d901      	bls.n	801474c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8014748:	2303      	movs	r3, #3
 801474a:	e23d      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 801474c:	4b33      	ldr	r3, [pc, #204]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014754:	2b00      	cmp	r3, #0
 8014756:	d1f0      	bne.n	801473a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	f003 0308 	and.w	r3, r3, #8
 8014760:	2b00      	cmp	r3, #0
 8014762:	d036      	beq.n	80147d2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	695b      	ldr	r3, [r3, #20]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d019      	beq.n	80147a0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801476c:	4b2b      	ldr	r3, [pc, #172]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801476e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014770:	4a2a      	ldr	r2, [pc, #168]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014772:	f043 0301 	orr.w	r3, r3, #1
 8014776:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014778:	f7fc fc34 	bl	8010fe4 <HAL_GetTick>
 801477c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801477e:	e008      	b.n	8014792 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8014780:	f7fc fc30 	bl	8010fe4 <HAL_GetTick>
 8014784:	4602      	mov	r2, r0
 8014786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014788:	1ad3      	subs	r3, r2, r3
 801478a:	2b02      	cmp	r3, #2
 801478c:	d901      	bls.n	8014792 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 801478e:	2303      	movs	r3, #3
 8014790:	e21a      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8014792:	4b22      	ldr	r3, [pc, #136]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 8014794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014796:	f003 0302 	and.w	r3, r3, #2
 801479a:	2b00      	cmp	r3, #0
 801479c:	d0f0      	beq.n	8014780 <HAL_RCC_OscConfig+0x45c>
 801479e:	e018      	b.n	80147d2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80147a0:	4b1e      	ldr	r3, [pc, #120]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80147a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80147a4:	4a1d      	ldr	r2, [pc, #116]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80147a6:	f023 0301 	bic.w	r3, r3, #1
 80147aa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80147ac:	f7fc fc1a 	bl	8010fe4 <HAL_GetTick>
 80147b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80147b2:	e008      	b.n	80147c6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80147b4:	f7fc fc16 	bl	8010fe4 <HAL_GetTick>
 80147b8:	4602      	mov	r2, r0
 80147ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147bc:	1ad3      	subs	r3, r2, r3
 80147be:	2b02      	cmp	r3, #2
 80147c0:	d901      	bls.n	80147c6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80147c2:	2303      	movs	r3, #3
 80147c4:	e200      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80147c6:	4b15      	ldr	r3, [pc, #84]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80147c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80147ca:	f003 0302 	and.w	r3, r3, #2
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d1f0      	bne.n	80147b4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	f003 0320 	and.w	r3, r3, #32
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d039      	beq.n	8014852 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	699b      	ldr	r3, [r3, #24]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d01c      	beq.n	8014820 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80147e6:	4b0d      	ldr	r3, [pc, #52]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	4a0c      	ldr	r2, [pc, #48]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 80147ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80147f0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80147f2:	f7fc fbf7 	bl	8010fe4 <HAL_GetTick>
 80147f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80147f8:	e008      	b.n	801480c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80147fa:	f7fc fbf3 	bl	8010fe4 <HAL_GetTick>
 80147fe:	4602      	mov	r2, r0
 8014800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014802:	1ad3      	subs	r3, r2, r3
 8014804:	2b02      	cmp	r3, #2
 8014806:	d901      	bls.n	801480c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8014808:	2303      	movs	r3, #3
 801480a:	e1dd      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 801480c:	4b03      	ldr	r3, [pc, #12]	@ (801481c <HAL_RCC_OscConfig+0x4f8>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014814:	2b00      	cmp	r3, #0
 8014816:	d0f0      	beq.n	80147fa <HAL_RCC_OscConfig+0x4d6>
 8014818:	e01b      	b.n	8014852 <HAL_RCC_OscConfig+0x52e>
 801481a:	bf00      	nop
 801481c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8014820:	4b9b      	ldr	r3, [pc, #620]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	4a9a      	ldr	r2, [pc, #616]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014826:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801482a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 801482c:	f7fc fbda 	bl	8010fe4 <HAL_GetTick>
 8014830:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8014832:	e008      	b.n	8014846 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8014834:	f7fc fbd6 	bl	8010fe4 <HAL_GetTick>
 8014838:	4602      	mov	r2, r0
 801483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801483c:	1ad3      	subs	r3, r2, r3
 801483e:	2b02      	cmp	r3, #2
 8014840:	d901      	bls.n	8014846 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8014842:	2303      	movs	r3, #3
 8014844:	e1c0      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8014846:	4b92      	ldr	r3, [pc, #584]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801484e:	2b00      	cmp	r3, #0
 8014850:	d1f0      	bne.n	8014834 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	f003 0304 	and.w	r3, r3, #4
 801485a:	2b00      	cmp	r3, #0
 801485c:	f000 8081 	beq.w	8014962 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8014860:	4b8c      	ldr	r3, [pc, #560]	@ (8014a94 <HAL_RCC_OscConfig+0x770>)
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	4a8b      	ldr	r2, [pc, #556]	@ (8014a94 <HAL_RCC_OscConfig+0x770>)
 8014866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801486a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801486c:	f7fc fbba 	bl	8010fe4 <HAL_GetTick>
 8014870:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8014872:	e008      	b.n	8014886 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8014874:	f7fc fbb6 	bl	8010fe4 <HAL_GetTick>
 8014878:	4602      	mov	r2, r0
 801487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801487c:	1ad3      	subs	r3, r2, r3
 801487e:	2b64      	cmp	r3, #100	@ 0x64
 8014880:	d901      	bls.n	8014886 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8014882:	2303      	movs	r3, #3
 8014884:	e1a0      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8014886:	4b83      	ldr	r3, [pc, #524]	@ (8014a94 <HAL_RCC_OscConfig+0x770>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801488e:	2b00      	cmp	r3, #0
 8014890:	d0f0      	beq.n	8014874 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	689b      	ldr	r3, [r3, #8]
 8014896:	2b01      	cmp	r3, #1
 8014898:	d106      	bne.n	80148a8 <HAL_RCC_OscConfig+0x584>
 801489a:	4b7d      	ldr	r3, [pc, #500]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 801489c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801489e:	4a7c      	ldr	r2, [pc, #496]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148a0:	f043 0301 	orr.w	r3, r3, #1
 80148a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80148a6:	e02d      	b.n	8014904 <HAL_RCC_OscConfig+0x5e0>
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	689b      	ldr	r3, [r3, #8]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d10c      	bne.n	80148ca <HAL_RCC_OscConfig+0x5a6>
 80148b0:	4b77      	ldr	r3, [pc, #476]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148b4:	4a76      	ldr	r2, [pc, #472]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148b6:	f023 0301 	bic.w	r3, r3, #1
 80148ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80148bc:	4b74      	ldr	r3, [pc, #464]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148c0:	4a73      	ldr	r2, [pc, #460]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148c2:	f023 0304 	bic.w	r3, r3, #4
 80148c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80148c8:	e01c      	b.n	8014904 <HAL_RCC_OscConfig+0x5e0>
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	689b      	ldr	r3, [r3, #8]
 80148ce:	2b05      	cmp	r3, #5
 80148d0:	d10c      	bne.n	80148ec <HAL_RCC_OscConfig+0x5c8>
 80148d2:	4b6f      	ldr	r3, [pc, #444]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148d6:	4a6e      	ldr	r2, [pc, #440]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148d8:	f043 0304 	orr.w	r3, r3, #4
 80148dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80148de:	4b6c      	ldr	r3, [pc, #432]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148e2:	4a6b      	ldr	r2, [pc, #428]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148e4:	f043 0301 	orr.w	r3, r3, #1
 80148e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80148ea:	e00b      	b.n	8014904 <HAL_RCC_OscConfig+0x5e0>
 80148ec:	4b68      	ldr	r3, [pc, #416]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148f0:	4a67      	ldr	r2, [pc, #412]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148f2:	f023 0301 	bic.w	r3, r3, #1
 80148f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80148f8:	4b65      	ldr	r3, [pc, #404]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148fc:	4a64      	ldr	r2, [pc, #400]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80148fe:	f023 0304 	bic.w	r3, r3, #4
 8014902:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	689b      	ldr	r3, [r3, #8]
 8014908:	2b00      	cmp	r3, #0
 801490a:	d015      	beq.n	8014938 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801490c:	f7fc fb6a 	bl	8010fe4 <HAL_GetTick>
 8014910:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8014912:	e00a      	b.n	801492a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8014914:	f7fc fb66 	bl	8010fe4 <HAL_GetTick>
 8014918:	4602      	mov	r2, r0
 801491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801491c:	1ad3      	subs	r3, r2, r3
 801491e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014922:	4293      	cmp	r3, r2
 8014924:	d901      	bls.n	801492a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8014926:	2303      	movs	r3, #3
 8014928:	e14e      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801492a:	4b59      	ldr	r3, [pc, #356]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 801492c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801492e:	f003 0302 	and.w	r3, r3, #2
 8014932:	2b00      	cmp	r3, #0
 8014934:	d0ee      	beq.n	8014914 <HAL_RCC_OscConfig+0x5f0>
 8014936:	e014      	b.n	8014962 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014938:	f7fc fb54 	bl	8010fe4 <HAL_GetTick>
 801493c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801493e:	e00a      	b.n	8014956 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8014940:	f7fc fb50 	bl	8010fe4 <HAL_GetTick>
 8014944:	4602      	mov	r2, r0
 8014946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014948:	1ad3      	subs	r3, r2, r3
 801494a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801494e:	4293      	cmp	r3, r2
 8014950:	d901      	bls.n	8014956 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8014952:	2303      	movs	r3, #3
 8014954:	e138      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8014956:	4b4e      	ldr	r3, [pc, #312]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801495a:	f003 0302 	and.w	r3, r3, #2
 801495e:	2b00      	cmp	r3, #0
 8014960:	d1ee      	bne.n	8014940 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014966:	2b00      	cmp	r3, #0
 8014968:	f000 812d 	beq.w	8014bc6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 801496c:	4b48      	ldr	r3, [pc, #288]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 801496e:	691b      	ldr	r3, [r3, #16]
 8014970:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014974:	2b18      	cmp	r3, #24
 8014976:	f000 80bd 	beq.w	8014af4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801497e:	2b02      	cmp	r3, #2
 8014980:	f040 809e 	bne.w	8014ac0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8014984:	4b42      	ldr	r3, [pc, #264]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014986:	681b      	ldr	r3, [r3, #0]
 8014988:	4a41      	ldr	r2, [pc, #260]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 801498a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801498e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014990:	f7fc fb28 	bl	8010fe4 <HAL_GetTick>
 8014994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8014996:	e008      	b.n	80149aa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8014998:	f7fc fb24 	bl	8010fe4 <HAL_GetTick>
 801499c:	4602      	mov	r2, r0
 801499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80149a0:	1ad3      	subs	r3, r2, r3
 80149a2:	2b02      	cmp	r3, #2
 80149a4:	d901      	bls.n	80149aa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80149a6:	2303      	movs	r3, #3
 80149a8:	e10e      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80149aa:	4b39      	ldr	r3, [pc, #228]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80149ac:	681b      	ldr	r3, [r3, #0]
 80149ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d1f0      	bne.n	8014998 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80149b6:	4b36      	ldr	r3, [pc, #216]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80149b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80149ba:	4b37      	ldr	r3, [pc, #220]	@ (8014a98 <HAL_RCC_OscConfig+0x774>)
 80149bc:	4013      	ands	r3, r2
 80149be:	687a      	ldr	r2, [r7, #4]
 80149c0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80149c2:	687a      	ldr	r2, [r7, #4]
 80149c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80149c6:	0112      	lsls	r2, r2, #4
 80149c8:	430a      	orrs	r2, r1
 80149ca:	4931      	ldr	r1, [pc, #196]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 80149cc:	4313      	orrs	r3, r2
 80149ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80149d4:	3b01      	subs	r3, #1
 80149d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80149de:	3b01      	subs	r3, #1
 80149e0:	025b      	lsls	r3, r3, #9
 80149e2:	b29b      	uxth	r3, r3
 80149e4:	431a      	orrs	r2, r3
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149ea:	3b01      	subs	r3, #1
 80149ec:	041b      	lsls	r3, r3, #16
 80149ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80149f2:	431a      	orrs	r2, r3
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149f8:	3b01      	subs	r3, #1
 80149fa:	061b      	lsls	r3, r3, #24
 80149fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8014a00:	4923      	ldr	r1, [pc, #140]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a02:	4313      	orrs	r3, r2
 8014a04:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8014a06:	4b22      	ldr	r3, [pc, #136]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a0a:	4a21      	ldr	r2, [pc, #132]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a0c:	f023 0301 	bic.w	r3, r3, #1
 8014a10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8014a12:	4b1f      	ldr	r3, [pc, #124]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014a16:	4b21      	ldr	r3, [pc, #132]	@ (8014a9c <HAL_RCC_OscConfig+0x778>)
 8014a18:	4013      	ands	r3, r2
 8014a1a:	687a      	ldr	r2, [r7, #4]
 8014a1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8014a1e:	00d2      	lsls	r2, r2, #3
 8014a20:	491b      	ldr	r1, [pc, #108]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a22:	4313      	orrs	r3, r2
 8014a24:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8014a26:	4b1a      	ldr	r3, [pc, #104]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a2a:	f023 020c 	bic.w	r2, r3, #12
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a32:	4917      	ldr	r1, [pc, #92]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a34:	4313      	orrs	r3, r2
 8014a36:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8014a38:	4b15      	ldr	r3, [pc, #84]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a3c:	f023 0202 	bic.w	r2, r3, #2
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a44:	4912      	ldr	r1, [pc, #72]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a46:	4313      	orrs	r3, r2
 8014a48:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8014a4a:	4b11      	ldr	r3, [pc, #68]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a4e:	4a10      	ldr	r2, [pc, #64]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8014a54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014a56:	4b0e      	ldr	r3, [pc, #56]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014a60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8014a62:	4b0b      	ldr	r3, [pc, #44]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a66:	4a0a      	ldr	r2, [pc, #40]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8014a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8014a6e:	4b08      	ldr	r3, [pc, #32]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a72:	4a07      	ldr	r2, [pc, #28]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a74:	f043 0301 	orr.w	r3, r3, #1
 8014a78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8014a7a:	4b05      	ldr	r3, [pc, #20]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	4a04      	ldr	r2, [pc, #16]	@ (8014a90 <HAL_RCC_OscConfig+0x76c>)
 8014a80:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014a86:	f7fc faad 	bl	8010fe4 <HAL_GetTick>
 8014a8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014a8c:	e011      	b.n	8014ab2 <HAL_RCC_OscConfig+0x78e>
 8014a8e:	bf00      	nop
 8014a90:	58024400 	.word	0x58024400
 8014a94:	58024800 	.word	0x58024800
 8014a98:	fffffc0c 	.word	0xfffffc0c
 8014a9c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8014aa0:	f7fc faa0 	bl	8010fe4 <HAL_GetTick>
 8014aa4:	4602      	mov	r2, r0
 8014aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aa8:	1ad3      	subs	r3, r2, r3
 8014aaa:	2b02      	cmp	r3, #2
 8014aac:	d901      	bls.n	8014ab2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8014aae:	2303      	movs	r3, #3
 8014ab0:	e08a      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014ab2:	4b47      	ldr	r3, [pc, #284]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d0f0      	beq.n	8014aa0 <HAL_RCC_OscConfig+0x77c>
 8014abe:	e082      	b.n	8014bc6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8014ac0:	4b43      	ldr	r3, [pc, #268]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	4a42      	ldr	r2, [pc, #264]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8014aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014acc:	f7fc fa8a 	bl	8010fe4 <HAL_GetTick>
 8014ad0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8014ad2:	e008      	b.n	8014ae6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8014ad4:	f7fc fa86 	bl	8010fe4 <HAL_GetTick>
 8014ad8:	4602      	mov	r2, r0
 8014ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014adc:	1ad3      	subs	r3, r2, r3
 8014ade:	2b02      	cmp	r3, #2
 8014ae0:	d901      	bls.n	8014ae6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8014ae2:	2303      	movs	r3, #3
 8014ae4:	e070      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8014ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d1f0      	bne.n	8014ad4 <HAL_RCC_OscConfig+0x7b0>
 8014af2:	e068      	b.n	8014bc6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8014af4:	4b36      	ldr	r3, [pc, #216]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014af8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8014afa:	4b35      	ldr	r3, [pc, #212]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014afe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b04:	2b01      	cmp	r3, #1
 8014b06:	d031      	beq.n	8014b6c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8014b08:	693b      	ldr	r3, [r7, #16]
 8014b0a:	f003 0203 	and.w	r2, r3, #3
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8014b12:	429a      	cmp	r2, r3
 8014b14:	d12a      	bne.n	8014b6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8014b16:	693b      	ldr	r3, [r7, #16]
 8014b18:	091b      	lsrs	r3, r3, #4
 8014b1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8014b22:	429a      	cmp	r2, r3
 8014b24:	d122      	bne.n	8014b6c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014b30:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8014b32:	429a      	cmp	r2, r3
 8014b34:	d11a      	bne.n	8014b6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8014b36:	68fb      	ldr	r3, [r7, #12]
 8014b38:	0a5b      	lsrs	r3, r3, #9
 8014b3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014b42:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8014b44:	429a      	cmp	r2, r3
 8014b46:	d111      	bne.n	8014b6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	0c1b      	lsrs	r3, r3, #16
 8014b4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b54:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d108      	bne.n	8014b6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8014b5a:	68fb      	ldr	r3, [r7, #12]
 8014b5c:	0e1b      	lsrs	r3, r3, #24
 8014b5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b66:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8014b68:	429a      	cmp	r2, r3
 8014b6a:	d001      	beq.n	8014b70 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8014b6c:	2301      	movs	r3, #1
 8014b6e:	e02b      	b.n	8014bc8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8014b70:	4b17      	ldr	r3, [pc, #92]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014b74:	08db      	lsrs	r3, r3, #3
 8014b76:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014b7a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014b80:	693a      	ldr	r2, [r7, #16]
 8014b82:	429a      	cmp	r2, r3
 8014b84:	d01f      	beq.n	8014bc6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8014b86:	4b12      	ldr	r3, [pc, #72]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014b8a:	4a11      	ldr	r2, [pc, #68]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014b8c:	f023 0301 	bic.w	r3, r3, #1
 8014b90:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8014b92:	f7fc fa27 	bl	8010fe4 <HAL_GetTick>
 8014b96:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8014b98:	bf00      	nop
 8014b9a:	f7fc fa23 	bl	8010fe4 <HAL_GetTick>
 8014b9e:	4602      	mov	r2, r0
 8014ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ba2:	4293      	cmp	r3, r2
 8014ba4:	d0f9      	beq.n	8014b9a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8014ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014ba8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014baa:	4b0a      	ldr	r3, [pc, #40]	@ (8014bd4 <HAL_RCC_OscConfig+0x8b0>)
 8014bac:	4013      	ands	r3, r2
 8014bae:	687a      	ldr	r2, [r7, #4]
 8014bb0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8014bb2:	00d2      	lsls	r2, r2, #3
 8014bb4:	4906      	ldr	r1, [pc, #24]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014bb6:	4313      	orrs	r3, r2
 8014bb8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8014bba:	4b05      	ldr	r3, [pc, #20]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014bbe:	4a04      	ldr	r2, [pc, #16]	@ (8014bd0 <HAL_RCC_OscConfig+0x8ac>)
 8014bc0:	f043 0301 	orr.w	r3, r3, #1
 8014bc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8014bc6:	2300      	movs	r3, #0
}
 8014bc8:	4618      	mov	r0, r3
 8014bca:	3730      	adds	r7, #48	@ 0x30
 8014bcc:	46bd      	mov	sp, r7
 8014bce:	bd80      	pop	{r7, pc}
 8014bd0:	58024400 	.word	0x58024400
 8014bd4:	ffff0007 	.word	0xffff0007

08014bd8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8014bd8:	b580      	push	{r7, lr}
 8014bda:	b086      	sub	sp, #24
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
 8014be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d101      	bne.n	8014bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8014be8:	2301      	movs	r3, #1
 8014bea:	e19c      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8014bec:	4b8a      	ldr	r3, [pc, #552]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	f003 030f 	and.w	r3, r3, #15
 8014bf4:	683a      	ldr	r2, [r7, #0]
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d910      	bls.n	8014c1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8014bfa:	4b87      	ldr	r3, [pc, #540]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	f023 020f 	bic.w	r2, r3, #15
 8014c02:	4985      	ldr	r1, [pc, #532]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014c04:	683b      	ldr	r3, [r7, #0]
 8014c06:	4313      	orrs	r3, r2
 8014c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8014c0a:	4b83      	ldr	r3, [pc, #524]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	f003 030f 	and.w	r3, r3, #15
 8014c12:	683a      	ldr	r2, [r7, #0]
 8014c14:	429a      	cmp	r2, r3
 8014c16:	d001      	beq.n	8014c1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8014c18:	2301      	movs	r3, #1
 8014c1a:	e184      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	f003 0304 	and.w	r3, r3, #4
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d010      	beq.n	8014c4a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	691a      	ldr	r2, [r3, #16]
 8014c2c:	4b7b      	ldr	r3, [pc, #492]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c2e:	699b      	ldr	r3, [r3, #24]
 8014c30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014c34:	429a      	cmp	r2, r3
 8014c36:	d908      	bls.n	8014c4a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8014c38:	4b78      	ldr	r3, [pc, #480]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c3a:	699b      	ldr	r3, [r3, #24]
 8014c3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	691b      	ldr	r3, [r3, #16]
 8014c44:	4975      	ldr	r1, [pc, #468]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c46:	4313      	orrs	r3, r2
 8014c48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	f003 0308 	and.w	r3, r3, #8
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d010      	beq.n	8014c78 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	695a      	ldr	r2, [r3, #20]
 8014c5a:	4b70      	ldr	r3, [pc, #448]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c5c:	69db      	ldr	r3, [r3, #28]
 8014c5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d908      	bls.n	8014c78 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8014c66:	4b6d      	ldr	r3, [pc, #436]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c68:	69db      	ldr	r3, [r3, #28]
 8014c6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	695b      	ldr	r3, [r3, #20]
 8014c72:	496a      	ldr	r1, [pc, #424]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c74:	4313      	orrs	r3, r2
 8014c76:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	f003 0310 	and.w	r3, r3, #16
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d010      	beq.n	8014ca6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	699a      	ldr	r2, [r3, #24]
 8014c88:	4b64      	ldr	r3, [pc, #400]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c8a:	69db      	ldr	r3, [r3, #28]
 8014c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014c90:	429a      	cmp	r2, r3
 8014c92:	d908      	bls.n	8014ca6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8014c94:	4b61      	ldr	r3, [pc, #388]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014c96:	69db      	ldr	r3, [r3, #28]
 8014c98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	699b      	ldr	r3, [r3, #24]
 8014ca0:	495e      	ldr	r1, [pc, #376]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014ca2:	4313      	orrs	r3, r2
 8014ca4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	f003 0320 	and.w	r3, r3, #32
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d010      	beq.n	8014cd4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	69da      	ldr	r2, [r3, #28]
 8014cb6:	4b59      	ldr	r3, [pc, #356]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014cb8:	6a1b      	ldr	r3, [r3, #32]
 8014cba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014cbe:	429a      	cmp	r2, r3
 8014cc0:	d908      	bls.n	8014cd4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8014cc2:	4b56      	ldr	r3, [pc, #344]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014cc4:	6a1b      	ldr	r3, [r3, #32]
 8014cc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	69db      	ldr	r3, [r3, #28]
 8014cce:	4953      	ldr	r1, [pc, #332]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014cd0:	4313      	orrs	r3, r2
 8014cd2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	f003 0302 	and.w	r3, r3, #2
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d010      	beq.n	8014d02 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	68da      	ldr	r2, [r3, #12]
 8014ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014ce6:	699b      	ldr	r3, [r3, #24]
 8014ce8:	f003 030f 	and.w	r3, r3, #15
 8014cec:	429a      	cmp	r2, r3
 8014cee:	d908      	bls.n	8014d02 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014cf2:	699b      	ldr	r3, [r3, #24]
 8014cf4:	f023 020f 	bic.w	r2, r3, #15
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	68db      	ldr	r3, [r3, #12]
 8014cfc:	4947      	ldr	r1, [pc, #284]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014cfe:	4313      	orrs	r3, r2
 8014d00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	681b      	ldr	r3, [r3, #0]
 8014d06:	f003 0301 	and.w	r3, r3, #1
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d055      	beq.n	8014dba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8014d0e:	4b43      	ldr	r3, [pc, #268]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d10:	699b      	ldr	r3, [r3, #24]
 8014d12:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	689b      	ldr	r3, [r3, #8]
 8014d1a:	4940      	ldr	r1, [pc, #256]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d1c:	4313      	orrs	r3, r2
 8014d1e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	685b      	ldr	r3, [r3, #4]
 8014d24:	2b02      	cmp	r3, #2
 8014d26:	d107      	bne.n	8014d38 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8014d28:	4b3c      	ldr	r3, [pc, #240]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d121      	bne.n	8014d78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014d34:	2301      	movs	r3, #1
 8014d36:	e0f6      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	685b      	ldr	r3, [r3, #4]
 8014d3c:	2b03      	cmp	r3, #3
 8014d3e:	d107      	bne.n	8014d50 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014d40:	4b36      	ldr	r3, [pc, #216]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d42:	681b      	ldr	r3, [r3, #0]
 8014d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d115      	bne.n	8014d78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014d4c:	2301      	movs	r3, #1
 8014d4e:	e0ea      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	685b      	ldr	r3, [r3, #4]
 8014d54:	2b01      	cmp	r3, #1
 8014d56:	d107      	bne.n	8014d68 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8014d58:	4b30      	ldr	r3, [pc, #192]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d109      	bne.n	8014d78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014d64:	2301      	movs	r3, #1
 8014d66:	e0de      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8014d68:	4b2c      	ldr	r3, [pc, #176]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	f003 0304 	and.w	r3, r3, #4
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d101      	bne.n	8014d78 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014d74:	2301      	movs	r3, #1
 8014d76:	e0d6      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8014d78:	4b28      	ldr	r3, [pc, #160]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d7a:	691b      	ldr	r3, [r3, #16]
 8014d7c:	f023 0207 	bic.w	r2, r3, #7
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	685b      	ldr	r3, [r3, #4]
 8014d84:	4925      	ldr	r1, [pc, #148]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014d86:	4313      	orrs	r3, r2
 8014d88:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014d8a:	f7fc f92b 	bl	8010fe4 <HAL_GetTick>
 8014d8e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8014d90:	e00a      	b.n	8014da8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8014d92:	f7fc f927 	bl	8010fe4 <HAL_GetTick>
 8014d96:	4602      	mov	r2, r0
 8014d98:	697b      	ldr	r3, [r7, #20]
 8014d9a:	1ad3      	subs	r3, r2, r3
 8014d9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014da0:	4293      	cmp	r3, r2
 8014da2:	d901      	bls.n	8014da8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8014da4:	2303      	movs	r3, #3
 8014da6:	e0be      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8014da8:	4b1c      	ldr	r3, [pc, #112]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014daa:	691b      	ldr	r3, [r3, #16]
 8014dac:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	685b      	ldr	r3, [r3, #4]
 8014db4:	00db      	lsls	r3, r3, #3
 8014db6:	429a      	cmp	r2, r3
 8014db8:	d1eb      	bne.n	8014d92 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	f003 0302 	and.w	r3, r3, #2
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d010      	beq.n	8014de8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	68da      	ldr	r2, [r3, #12]
 8014dca:	4b14      	ldr	r3, [pc, #80]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014dcc:	699b      	ldr	r3, [r3, #24]
 8014dce:	f003 030f 	and.w	r3, r3, #15
 8014dd2:	429a      	cmp	r2, r3
 8014dd4:	d208      	bcs.n	8014de8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014dd6:	4b11      	ldr	r3, [pc, #68]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014dd8:	699b      	ldr	r3, [r3, #24]
 8014dda:	f023 020f 	bic.w	r2, r3, #15
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	68db      	ldr	r3, [r3, #12]
 8014de2:	490e      	ldr	r1, [pc, #56]	@ (8014e1c <HAL_RCC_ClockConfig+0x244>)
 8014de4:	4313      	orrs	r3, r2
 8014de6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8014de8:	4b0b      	ldr	r3, [pc, #44]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014dea:	681b      	ldr	r3, [r3, #0]
 8014dec:	f003 030f 	and.w	r3, r3, #15
 8014df0:	683a      	ldr	r2, [r7, #0]
 8014df2:	429a      	cmp	r2, r3
 8014df4:	d214      	bcs.n	8014e20 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8014df6:	4b08      	ldr	r3, [pc, #32]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	f023 020f 	bic.w	r2, r3, #15
 8014dfe:	4906      	ldr	r1, [pc, #24]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	4313      	orrs	r3, r2
 8014e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8014e06:	4b04      	ldr	r3, [pc, #16]	@ (8014e18 <HAL_RCC_ClockConfig+0x240>)
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	f003 030f 	and.w	r3, r3, #15
 8014e0e:	683a      	ldr	r2, [r7, #0]
 8014e10:	429a      	cmp	r2, r3
 8014e12:	d005      	beq.n	8014e20 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8014e14:	2301      	movs	r3, #1
 8014e16:	e086      	b.n	8014f26 <HAL_RCC_ClockConfig+0x34e>
 8014e18:	52002000 	.word	0x52002000
 8014e1c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	f003 0304 	and.w	r3, r3, #4
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d010      	beq.n	8014e4e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	691a      	ldr	r2, [r3, #16]
 8014e30:	4b3f      	ldr	r3, [pc, #252]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e32:	699b      	ldr	r3, [r3, #24]
 8014e34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014e38:	429a      	cmp	r2, r3
 8014e3a:	d208      	bcs.n	8014e4e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8014e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e3e:	699b      	ldr	r3, [r3, #24]
 8014e40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	691b      	ldr	r3, [r3, #16]
 8014e48:	4939      	ldr	r1, [pc, #228]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e4a:	4313      	orrs	r3, r2
 8014e4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	f003 0308 	and.w	r3, r3, #8
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d010      	beq.n	8014e7c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	695a      	ldr	r2, [r3, #20]
 8014e5e:	4b34      	ldr	r3, [pc, #208]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e60:	69db      	ldr	r3, [r3, #28]
 8014e62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014e66:	429a      	cmp	r2, r3
 8014e68:	d208      	bcs.n	8014e7c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8014e6a:	4b31      	ldr	r3, [pc, #196]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e6c:	69db      	ldr	r3, [r3, #28]
 8014e6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	695b      	ldr	r3, [r3, #20]
 8014e76:	492e      	ldr	r1, [pc, #184]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e78:	4313      	orrs	r3, r2
 8014e7a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	f003 0310 	and.w	r3, r3, #16
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	d010      	beq.n	8014eaa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	699a      	ldr	r2, [r3, #24]
 8014e8c:	4b28      	ldr	r3, [pc, #160]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e8e:	69db      	ldr	r3, [r3, #28]
 8014e90:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014e94:	429a      	cmp	r2, r3
 8014e96:	d208      	bcs.n	8014eaa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8014e98:	4b25      	ldr	r3, [pc, #148]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014e9a:	69db      	ldr	r3, [r3, #28]
 8014e9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	699b      	ldr	r3, [r3, #24]
 8014ea4:	4922      	ldr	r1, [pc, #136]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ea6:	4313      	orrs	r3, r2
 8014ea8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	f003 0320 	and.w	r3, r3, #32
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d010      	beq.n	8014ed8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	69da      	ldr	r2, [r3, #28]
 8014eba:	4b1d      	ldr	r3, [pc, #116]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ebc:	6a1b      	ldr	r3, [r3, #32]
 8014ebe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014ec2:	429a      	cmp	r2, r3
 8014ec4:	d208      	bcs.n	8014ed8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8014ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ec8:	6a1b      	ldr	r3, [r3, #32]
 8014eca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	69db      	ldr	r3, [r3, #28]
 8014ed2:	4917      	ldr	r1, [pc, #92]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ed4:	4313      	orrs	r3, r2
 8014ed6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8014ed8:	f000 f834 	bl	8014f44 <HAL_RCC_GetSysClockFreq>
 8014edc:	4602      	mov	r2, r0
 8014ede:	4b14      	ldr	r3, [pc, #80]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ee0:	699b      	ldr	r3, [r3, #24]
 8014ee2:	0a1b      	lsrs	r3, r3, #8
 8014ee4:	f003 030f 	and.w	r3, r3, #15
 8014ee8:	4912      	ldr	r1, [pc, #72]	@ (8014f34 <HAL_RCC_ClockConfig+0x35c>)
 8014eea:	5ccb      	ldrb	r3, [r1, r3]
 8014eec:	f003 031f 	and.w	r3, r3, #31
 8014ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8014ef4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8014ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8014f30 <HAL_RCC_ClockConfig+0x358>)
 8014ef8:	699b      	ldr	r3, [r3, #24]
 8014efa:	f003 030f 	and.w	r3, r3, #15
 8014efe:	4a0d      	ldr	r2, [pc, #52]	@ (8014f34 <HAL_RCC_ClockConfig+0x35c>)
 8014f00:	5cd3      	ldrb	r3, [r2, r3]
 8014f02:	f003 031f 	and.w	r3, r3, #31
 8014f06:	693a      	ldr	r2, [r7, #16]
 8014f08:	fa22 f303 	lsr.w	r3, r2, r3
 8014f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8014f38 <HAL_RCC_ClockConfig+0x360>)
 8014f0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8014f10:	4a0a      	ldr	r2, [pc, #40]	@ (8014f3c <HAL_RCC_ClockConfig+0x364>)
 8014f12:	693b      	ldr	r3, [r7, #16]
 8014f14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8014f16:	4b0a      	ldr	r3, [pc, #40]	@ (8014f40 <HAL_RCC_ClockConfig+0x368>)
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	f7fc f818 	bl	8010f50 <HAL_InitTick>
 8014f20:	4603      	mov	r3, r0
 8014f22:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8014f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f26:	4618      	mov	r0, r3
 8014f28:	3718      	adds	r7, #24
 8014f2a:	46bd      	mov	sp, r7
 8014f2c:	bd80      	pop	{r7, pc}
 8014f2e:	bf00      	nop
 8014f30:	58024400 	.word	0x58024400
 8014f34:	08021658 	.word	0x08021658
 8014f38:	24000038 	.word	0x24000038
 8014f3c:	24000034 	.word	0x24000034
 8014f40:	2400002c 	.word	0x2400002c

08014f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8014f44:	b480      	push	{r7}
 8014f46:	b089      	sub	sp, #36	@ 0x24
 8014f48:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8014f4a:	4bb3      	ldr	r3, [pc, #716]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014f4c:	691b      	ldr	r3, [r3, #16]
 8014f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014f52:	2b18      	cmp	r3, #24
 8014f54:	f200 8155 	bhi.w	8015202 <HAL_RCC_GetSysClockFreq+0x2be>
 8014f58:	a201      	add	r2, pc, #4	@ (adr r2, 8014f60 <HAL_RCC_GetSysClockFreq+0x1c>)
 8014f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f5e:	bf00      	nop
 8014f60:	08014fc5 	.word	0x08014fc5
 8014f64:	08015203 	.word	0x08015203
 8014f68:	08015203 	.word	0x08015203
 8014f6c:	08015203 	.word	0x08015203
 8014f70:	08015203 	.word	0x08015203
 8014f74:	08015203 	.word	0x08015203
 8014f78:	08015203 	.word	0x08015203
 8014f7c:	08015203 	.word	0x08015203
 8014f80:	08014feb 	.word	0x08014feb
 8014f84:	08015203 	.word	0x08015203
 8014f88:	08015203 	.word	0x08015203
 8014f8c:	08015203 	.word	0x08015203
 8014f90:	08015203 	.word	0x08015203
 8014f94:	08015203 	.word	0x08015203
 8014f98:	08015203 	.word	0x08015203
 8014f9c:	08015203 	.word	0x08015203
 8014fa0:	08014ff1 	.word	0x08014ff1
 8014fa4:	08015203 	.word	0x08015203
 8014fa8:	08015203 	.word	0x08015203
 8014fac:	08015203 	.word	0x08015203
 8014fb0:	08015203 	.word	0x08015203
 8014fb4:	08015203 	.word	0x08015203
 8014fb8:	08015203 	.word	0x08015203
 8014fbc:	08015203 	.word	0x08015203
 8014fc0:	08014ff7 	.word	0x08014ff7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014fc4:	4b94      	ldr	r3, [pc, #592]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	f003 0320 	and.w	r3, r3, #32
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d009      	beq.n	8014fe4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8014fd0:	4b91      	ldr	r3, [pc, #580]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	08db      	lsrs	r3, r3, #3
 8014fd6:	f003 0303 	and.w	r3, r3, #3
 8014fda:	4a90      	ldr	r2, [pc, #576]	@ (801521c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8014fe0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8014fe2:	e111      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8014fe4:	4b8d      	ldr	r3, [pc, #564]	@ (801521c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014fe6:	61bb      	str	r3, [r7, #24]
      break;
 8014fe8:	e10e      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8014fea:	4b8d      	ldr	r3, [pc, #564]	@ (8015220 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8014fec:	61bb      	str	r3, [r7, #24]
      break;
 8014fee:	e10b      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8014ff0:	4b8c      	ldr	r3, [pc, #560]	@ (8015224 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8014ff2:	61bb      	str	r3, [r7, #24]
      break;
 8014ff4:	e108      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8014ff6:	4b88      	ldr	r3, [pc, #544]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ffa:	f003 0303 	and.w	r3, r3, #3
 8014ffe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8015000:	4b85      	ldr	r3, [pc, #532]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015004:	091b      	lsrs	r3, r3, #4
 8015006:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801500a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 801500c:	4b82      	ldr	r3, [pc, #520]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015010:	f003 0301 	and.w	r3, r3, #1
 8015014:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8015016:	4b80      	ldr	r3, [pc, #512]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801501a:	08db      	lsrs	r3, r3, #3
 801501c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015020:	68fa      	ldr	r2, [r7, #12]
 8015022:	fb02 f303 	mul.w	r3, r2, r3
 8015026:	ee07 3a90 	vmov	s15, r3
 801502a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801502e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8015032:	693b      	ldr	r3, [r7, #16]
 8015034:	2b00      	cmp	r3, #0
 8015036:	f000 80e1 	beq.w	80151fc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 801503a:	697b      	ldr	r3, [r7, #20]
 801503c:	2b02      	cmp	r3, #2
 801503e:	f000 8083 	beq.w	8015148 <HAL_RCC_GetSysClockFreq+0x204>
 8015042:	697b      	ldr	r3, [r7, #20]
 8015044:	2b02      	cmp	r3, #2
 8015046:	f200 80a1 	bhi.w	801518c <HAL_RCC_GetSysClockFreq+0x248>
 801504a:	697b      	ldr	r3, [r7, #20]
 801504c:	2b00      	cmp	r3, #0
 801504e:	d003      	beq.n	8015058 <HAL_RCC_GetSysClockFreq+0x114>
 8015050:	697b      	ldr	r3, [r7, #20]
 8015052:	2b01      	cmp	r3, #1
 8015054:	d056      	beq.n	8015104 <HAL_RCC_GetSysClockFreq+0x1c0>
 8015056:	e099      	b.n	801518c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015058:	4b6f      	ldr	r3, [pc, #444]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	f003 0320 	and.w	r3, r3, #32
 8015060:	2b00      	cmp	r3, #0
 8015062:	d02d      	beq.n	80150c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8015064:	4b6c      	ldr	r3, [pc, #432]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	08db      	lsrs	r3, r3, #3
 801506a:	f003 0303 	and.w	r3, r3, #3
 801506e:	4a6b      	ldr	r2, [pc, #428]	@ (801521c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8015070:	fa22 f303 	lsr.w	r3, r2, r3
 8015074:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	ee07 3a90 	vmov	s15, r3
 801507c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015080:	693b      	ldr	r3, [r7, #16]
 8015082:	ee07 3a90 	vmov	s15, r3
 8015086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801508a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801508e:	4b62      	ldr	r3, [pc, #392]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015096:	ee07 3a90 	vmov	s15, r3
 801509a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801509e:	ed97 6a02 	vldr	s12, [r7, #8]
 80150a2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8015228 <HAL_RCC_GetSysClockFreq+0x2e4>
 80150a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80150aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80150ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80150b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80150b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80150ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80150be:	e087      	b.n	80151d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80150c0:	693b      	ldr	r3, [r7, #16]
 80150c2:	ee07 3a90 	vmov	s15, r3
 80150c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80150ca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 801522c <HAL_RCC_GetSysClockFreq+0x2e8>
 80150ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80150d2:	4b51      	ldr	r3, [pc, #324]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80150d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80150d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80150da:	ee07 3a90 	vmov	s15, r3
 80150de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80150e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80150e6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8015228 <HAL_RCC_GetSysClockFreq+0x2e4>
 80150ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80150ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80150f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80150f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80150fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80150fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8015102:	e065      	b.n	80151d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015104:	693b      	ldr	r3, [r7, #16]
 8015106:	ee07 3a90 	vmov	s15, r3
 801510a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801510e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8015230 <HAL_RCC_GetSysClockFreq+0x2ec>
 8015112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8015116:	4b40      	ldr	r3, [pc, #256]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801511a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801511e:	ee07 3a90 	vmov	s15, r3
 8015122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015126:	ed97 6a02 	vldr	s12, [r7, #8]
 801512a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8015228 <HAL_RCC_GetSysClockFreq+0x2e4>
 801512e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8015132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8015136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801513a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801513e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015142:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8015146:	e043      	b.n	80151d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	ee07 3a90 	vmov	s15, r3
 801514e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015152:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8015234 <HAL_RCC_GetSysClockFreq+0x2f0>
 8015156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801515a:	4b2f      	ldr	r3, [pc, #188]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801515c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801515e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015162:	ee07 3a90 	vmov	s15, r3
 8015166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801516a:	ed97 6a02 	vldr	s12, [r7, #8]
 801516e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8015228 <HAL_RCC_GetSysClockFreq+0x2e4>
 8015172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8015176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801517a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801517e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015186:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801518a:	e021      	b.n	80151d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801518c:	693b      	ldr	r3, [r7, #16]
 801518e:	ee07 3a90 	vmov	s15, r3
 8015192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015196:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8015230 <HAL_RCC_GetSysClockFreq+0x2ec>
 801519a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801519e:	4b1e      	ldr	r3, [pc, #120]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80151a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80151a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80151a6:	ee07 3a90 	vmov	s15, r3
 80151aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80151ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80151b2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8015228 <HAL_RCC_GetSysClockFreq+0x2e4>
 80151b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80151ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80151be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80151c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80151c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80151ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80151d0:	4b11      	ldr	r3, [pc, #68]	@ (8015218 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80151d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80151d4:	0a5b      	lsrs	r3, r3, #9
 80151d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80151da:	3301      	adds	r3, #1
 80151dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80151de:	683b      	ldr	r3, [r7, #0]
 80151e0:	ee07 3a90 	vmov	s15, r3
 80151e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80151e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80151ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80151f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80151f4:	ee17 3a90 	vmov	r3, s15
 80151f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80151fa:	e005      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80151fc:	2300      	movs	r3, #0
 80151fe:	61bb      	str	r3, [r7, #24]
      break;
 8015200:	e002      	b.n	8015208 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8015202:	4b07      	ldr	r3, [pc, #28]	@ (8015220 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8015204:	61bb      	str	r3, [r7, #24]
      break;
 8015206:	bf00      	nop
  }

  return sysclockfreq;
 8015208:	69bb      	ldr	r3, [r7, #24]
}
 801520a:	4618      	mov	r0, r3
 801520c:	3724      	adds	r7, #36	@ 0x24
 801520e:	46bd      	mov	sp, r7
 8015210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015214:	4770      	bx	lr
 8015216:	bf00      	nop
 8015218:	58024400 	.word	0x58024400
 801521c:	03d09000 	.word	0x03d09000
 8015220:	003d0900 	.word	0x003d0900
 8015224:	017d7840 	.word	0x017d7840
 8015228:	46000000 	.word	0x46000000
 801522c:	4c742400 	.word	0x4c742400
 8015230:	4a742400 	.word	0x4a742400
 8015234:	4bbebc20 	.word	0x4bbebc20

08015238 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b082      	sub	sp, #8
 801523c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 801523e:	f7ff fe81 	bl	8014f44 <HAL_RCC_GetSysClockFreq>
 8015242:	4602      	mov	r2, r0
 8015244:	4b10      	ldr	r3, [pc, #64]	@ (8015288 <HAL_RCC_GetHCLKFreq+0x50>)
 8015246:	699b      	ldr	r3, [r3, #24]
 8015248:	0a1b      	lsrs	r3, r3, #8
 801524a:	f003 030f 	and.w	r3, r3, #15
 801524e:	490f      	ldr	r1, [pc, #60]	@ (801528c <HAL_RCC_GetHCLKFreq+0x54>)
 8015250:	5ccb      	ldrb	r3, [r1, r3]
 8015252:	f003 031f 	and.w	r3, r3, #31
 8015256:	fa22 f303 	lsr.w	r3, r2, r3
 801525a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801525c:	4b0a      	ldr	r3, [pc, #40]	@ (8015288 <HAL_RCC_GetHCLKFreq+0x50>)
 801525e:	699b      	ldr	r3, [r3, #24]
 8015260:	f003 030f 	and.w	r3, r3, #15
 8015264:	4a09      	ldr	r2, [pc, #36]	@ (801528c <HAL_RCC_GetHCLKFreq+0x54>)
 8015266:	5cd3      	ldrb	r3, [r2, r3]
 8015268:	f003 031f 	and.w	r3, r3, #31
 801526c:	687a      	ldr	r2, [r7, #4]
 801526e:	fa22 f303 	lsr.w	r3, r2, r3
 8015272:	4a07      	ldr	r2, [pc, #28]	@ (8015290 <HAL_RCC_GetHCLKFreq+0x58>)
 8015274:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8015276:	4a07      	ldr	r2, [pc, #28]	@ (8015294 <HAL_RCC_GetHCLKFreq+0x5c>)
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 801527c:	4b04      	ldr	r3, [pc, #16]	@ (8015290 <HAL_RCC_GetHCLKFreq+0x58>)
 801527e:	681b      	ldr	r3, [r3, #0]
}
 8015280:	4618      	mov	r0, r3
 8015282:	3708      	adds	r7, #8
 8015284:	46bd      	mov	sp, r7
 8015286:	bd80      	pop	{r7, pc}
 8015288:	58024400 	.word	0x58024400
 801528c:	08021658 	.word	0x08021658
 8015290:	24000038 	.word	0x24000038
 8015294:	24000034 	.word	0x24000034

08015298 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8015298:	b580      	push	{r7, lr}
 801529a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 801529c:	f7ff ffcc 	bl	8015238 <HAL_RCC_GetHCLKFreq>
 80152a0:	4602      	mov	r2, r0
 80152a2:	4b06      	ldr	r3, [pc, #24]	@ (80152bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80152a4:	69db      	ldr	r3, [r3, #28]
 80152a6:	091b      	lsrs	r3, r3, #4
 80152a8:	f003 0307 	and.w	r3, r3, #7
 80152ac:	4904      	ldr	r1, [pc, #16]	@ (80152c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80152ae:	5ccb      	ldrb	r3, [r1, r3]
 80152b0:	f003 031f 	and.w	r3, r3, #31
 80152b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	bd80      	pop	{r7, pc}
 80152bc:	58024400 	.word	0x58024400
 80152c0:	08021658 	.word	0x08021658

080152c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80152c4:	b580      	push	{r7, lr}
 80152c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80152c8:	f7ff ffb6 	bl	8015238 <HAL_RCC_GetHCLKFreq>
 80152cc:	4602      	mov	r2, r0
 80152ce:	4b06      	ldr	r3, [pc, #24]	@ (80152e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80152d0:	69db      	ldr	r3, [r3, #28]
 80152d2:	0a1b      	lsrs	r3, r3, #8
 80152d4:	f003 0307 	and.w	r3, r3, #7
 80152d8:	4904      	ldr	r1, [pc, #16]	@ (80152ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80152da:	5ccb      	ldrb	r3, [r1, r3]
 80152dc:	f003 031f 	and.w	r3, r3, #31
 80152e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80152e4:	4618      	mov	r0, r3
 80152e6:	bd80      	pop	{r7, pc}
 80152e8:	58024400 	.word	0x58024400
 80152ec:	08021658 	.word	0x08021658

080152f0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80152f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80152f4:	b0ca      	sub	sp, #296	@ 0x128
 80152f6:	af00      	add	r7, sp, #0
 80152f8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80152fc:	2300      	movs	r3, #0
 80152fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015302:	2300      	movs	r3, #0
 8015304:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8015308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801530c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015310:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8015314:	2500      	movs	r5, #0
 8015316:	ea54 0305 	orrs.w	r3, r4, r5
 801531a:	d049      	beq.n	80153b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 801531c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015322:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8015326:	d02f      	beq.n	8015388 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8015328:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801532c:	d828      	bhi.n	8015380 <HAL_RCCEx_PeriphCLKConfig+0x90>
 801532e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8015332:	d01a      	beq.n	801536a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8015334:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8015338:	d822      	bhi.n	8015380 <HAL_RCCEx_PeriphCLKConfig+0x90>
 801533a:	2b00      	cmp	r3, #0
 801533c:	d003      	beq.n	8015346 <HAL_RCCEx_PeriphCLKConfig+0x56>
 801533e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015342:	d007      	beq.n	8015354 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8015344:	e01c      	b.n	8015380 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015346:	4bb8      	ldr	r3, [pc, #736]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801534a:	4ab7      	ldr	r2, [pc, #732]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801534c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015350:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8015352:	e01a      	b.n	801538a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8015354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015358:	3308      	adds	r3, #8
 801535a:	2102      	movs	r1, #2
 801535c:	4618      	mov	r0, r3
 801535e:	f002 fb61 	bl	8017a24 <RCCEx_PLL2_Config>
 8015362:	4603      	mov	r3, r0
 8015364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8015368:	e00f      	b.n	801538a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801536a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801536e:	3328      	adds	r3, #40	@ 0x28
 8015370:	2102      	movs	r1, #2
 8015372:	4618      	mov	r0, r3
 8015374:	f002 fc08 	bl	8017b88 <RCCEx_PLL3_Config>
 8015378:	4603      	mov	r3, r0
 801537a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801537e:	e004      	b.n	801538a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015380:	2301      	movs	r3, #1
 8015382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015386:	e000      	b.n	801538a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8015388:	bf00      	nop
    }

    if (ret == HAL_OK)
 801538a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801538e:	2b00      	cmp	r3, #0
 8015390:	d10a      	bne.n	80153a8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8015392:	4ba5      	ldr	r3, [pc, #660]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015396:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801539e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80153a0:	4aa1      	ldr	r2, [pc, #644]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80153a2:	430b      	orrs	r3, r1
 80153a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80153a6:	e003      	b.n	80153b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80153a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80153ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80153b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153b8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80153bc:	f04f 0900 	mov.w	r9, #0
 80153c0:	ea58 0309 	orrs.w	r3, r8, r9
 80153c4:	d047      	beq.n	8015456 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80153c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80153cc:	2b04      	cmp	r3, #4
 80153ce:	d82a      	bhi.n	8015426 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80153d0:	a201      	add	r2, pc, #4	@ (adr r2, 80153d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80153d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153d6:	bf00      	nop
 80153d8:	080153ed 	.word	0x080153ed
 80153dc:	080153fb 	.word	0x080153fb
 80153e0:	08015411 	.word	0x08015411
 80153e4:	0801542f 	.word	0x0801542f
 80153e8:	0801542f 	.word	0x0801542f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80153ec:	4b8e      	ldr	r3, [pc, #568]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80153ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153f0:	4a8d      	ldr	r2, [pc, #564]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80153f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80153f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80153f8:	e01a      	b.n	8015430 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80153fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153fe:	3308      	adds	r3, #8
 8015400:	2100      	movs	r1, #0
 8015402:	4618      	mov	r0, r3
 8015404:	f002 fb0e 	bl	8017a24 <RCCEx_PLL2_Config>
 8015408:	4603      	mov	r3, r0
 801540a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801540e:	e00f      	b.n	8015430 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8015410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015414:	3328      	adds	r3, #40	@ 0x28
 8015416:	2100      	movs	r1, #0
 8015418:	4618      	mov	r0, r3
 801541a:	f002 fbb5 	bl	8017b88 <RCCEx_PLL3_Config>
 801541e:	4603      	mov	r3, r0
 8015420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015424:	e004      	b.n	8015430 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015426:	2301      	movs	r3, #1
 8015428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801542c:	e000      	b.n	8015430 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 801542e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015434:	2b00      	cmp	r3, #0
 8015436:	d10a      	bne.n	801544e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8015438:	4b7b      	ldr	r3, [pc, #492]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801543a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801543c:	f023 0107 	bic.w	r1, r3, #7
 8015440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015446:	4a78      	ldr	r2, [pc, #480]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015448:	430b      	orrs	r3, r1
 801544a:	6513      	str	r3, [r2, #80]	@ 0x50
 801544c:	e003      	b.n	8015456 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801544e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015452:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8015456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801545a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801545e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8015462:	f04f 0b00 	mov.w	fp, #0
 8015466:	ea5a 030b 	orrs.w	r3, sl, fp
 801546a:	d04c      	beq.n	8015506 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 801546c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015476:	d030      	beq.n	80154da <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8015478:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801547c:	d829      	bhi.n	80154d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801547e:	2bc0      	cmp	r3, #192	@ 0xc0
 8015480:	d02d      	beq.n	80154de <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8015482:	2bc0      	cmp	r3, #192	@ 0xc0
 8015484:	d825      	bhi.n	80154d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8015486:	2b80      	cmp	r3, #128	@ 0x80
 8015488:	d018      	beq.n	80154bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 801548a:	2b80      	cmp	r3, #128	@ 0x80
 801548c:	d821      	bhi.n	80154d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801548e:	2b00      	cmp	r3, #0
 8015490:	d002      	beq.n	8015498 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8015492:	2b40      	cmp	r3, #64	@ 0x40
 8015494:	d007      	beq.n	80154a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8015496:	e01c      	b.n	80154d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015498:	4b63      	ldr	r3, [pc, #396]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801549a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801549c:	4a62      	ldr	r2, [pc, #392]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801549e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80154a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80154a4:	e01c      	b.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80154a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154aa:	3308      	adds	r3, #8
 80154ac:	2100      	movs	r1, #0
 80154ae:	4618      	mov	r0, r3
 80154b0:	f002 fab8 	bl	8017a24 <RCCEx_PLL2_Config>
 80154b4:	4603      	mov	r3, r0
 80154b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80154ba:	e011      	b.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80154bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154c0:	3328      	adds	r3, #40	@ 0x28
 80154c2:	2100      	movs	r1, #0
 80154c4:	4618      	mov	r0, r3
 80154c6:	f002 fb5f 	bl	8017b88 <RCCEx_PLL3_Config>
 80154ca:	4603      	mov	r3, r0
 80154cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80154d0:	e006      	b.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80154d2:	2301      	movs	r3, #1
 80154d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80154d8:	e002      	b.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80154da:	bf00      	nop
 80154dc:	e000      	b.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80154de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80154e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	d10a      	bne.n	80154fe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80154e8:	4b4f      	ldr	r3, [pc, #316]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80154ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80154ec:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80154f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80154f6:	4a4c      	ldr	r2, [pc, #304]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80154f8:	430b      	orrs	r3, r1
 80154fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80154fc:	e003      	b.n	8015506 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80154fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8015506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801550a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801550e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8015512:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8015516:	2300      	movs	r3, #0
 8015518:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801551c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8015520:	460b      	mov	r3, r1
 8015522:	4313      	orrs	r3, r2
 8015524:	d053      	beq.n	80155ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8015526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801552a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801552e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8015532:	d035      	beq.n	80155a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8015534:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8015538:	d82e      	bhi.n	8015598 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801553a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801553e:	d031      	beq.n	80155a4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8015540:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8015544:	d828      	bhi.n	8015598 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8015546:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801554a:	d01a      	beq.n	8015582 <HAL_RCCEx_PeriphCLKConfig+0x292>
 801554c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8015550:	d822      	bhi.n	8015598 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8015552:	2b00      	cmp	r3, #0
 8015554:	d003      	beq.n	801555e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8015556:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801555a:	d007      	beq.n	801556c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 801555c:	e01c      	b.n	8015598 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801555e:	4b32      	ldr	r3, [pc, #200]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015562:	4a31      	ldr	r2, [pc, #196]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015568:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801556a:	e01c      	b.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801556c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015570:	3308      	adds	r3, #8
 8015572:	2100      	movs	r1, #0
 8015574:	4618      	mov	r0, r3
 8015576:	f002 fa55 	bl	8017a24 <RCCEx_PLL2_Config>
 801557a:	4603      	mov	r3, r0
 801557c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8015580:	e011      	b.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8015582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015586:	3328      	adds	r3, #40	@ 0x28
 8015588:	2100      	movs	r1, #0
 801558a:	4618      	mov	r0, r3
 801558c:	f002 fafc 	bl	8017b88 <RCCEx_PLL3_Config>
 8015590:	4603      	mov	r3, r0
 8015592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015596:	e006      	b.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8015598:	2301      	movs	r3, #1
 801559a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801559e:	e002      	b.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80155a0:	bf00      	nop
 80155a2:	e000      	b.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80155a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80155a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d10b      	bne.n	80155c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80155ae:	4b1e      	ldr	r3, [pc, #120]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80155b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80155b2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80155b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80155be:	4a1a      	ldr	r2, [pc, #104]	@ (8015628 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80155c0:	430b      	orrs	r3, r1
 80155c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80155c4:	e003      	b.n	80155ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80155c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80155ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155d6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80155da:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80155de:	2300      	movs	r3, #0
 80155e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80155e4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80155e8:	460b      	mov	r3, r1
 80155ea:	4313      	orrs	r3, r2
 80155ec:	d056      	beq.n	801569c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80155ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80155f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80155fa:	d038      	beq.n	801566e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80155fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8015600:	d831      	bhi.n	8015666 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8015602:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8015606:	d034      	beq.n	8015672 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8015608:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801560c:	d82b      	bhi.n	8015666 <HAL_RCCEx_PeriphCLKConfig+0x376>
 801560e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8015612:	d01d      	beq.n	8015650 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8015614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8015618:	d825      	bhi.n	8015666 <HAL_RCCEx_PeriphCLKConfig+0x376>
 801561a:	2b00      	cmp	r3, #0
 801561c:	d006      	beq.n	801562c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 801561e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015622:	d00a      	beq.n	801563a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8015624:	e01f      	b.n	8015666 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8015626:	bf00      	nop
 8015628:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801562c:	4ba2      	ldr	r3, [pc, #648]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801562e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015630:	4aa1      	ldr	r2, [pc, #644]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015632:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015636:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015638:	e01c      	b.n	8015674 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801563a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801563e:	3308      	adds	r3, #8
 8015640:	2100      	movs	r1, #0
 8015642:	4618      	mov	r0, r3
 8015644:	f002 f9ee 	bl	8017a24 <RCCEx_PLL2_Config>
 8015648:	4603      	mov	r3, r0
 801564a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 801564e:	e011      	b.n	8015674 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8015650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015654:	3328      	adds	r3, #40	@ 0x28
 8015656:	2100      	movs	r1, #0
 8015658:	4618      	mov	r0, r3
 801565a:	f002 fa95 	bl	8017b88 <RCCEx_PLL3_Config>
 801565e:	4603      	mov	r3, r0
 8015660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015664:	e006      	b.n	8015674 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8015666:	2301      	movs	r3, #1
 8015668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801566c:	e002      	b.n	8015674 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 801566e:	bf00      	nop
 8015670:	e000      	b.n	8015674 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8015672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015678:	2b00      	cmp	r3, #0
 801567a:	d10b      	bne.n	8015694 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 801567c:	4b8e      	ldr	r3, [pc, #568]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801567e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015680:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8015684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015688:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801568c:	4a8a      	ldr	r2, [pc, #552]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801568e:	430b      	orrs	r3, r1
 8015690:	6593      	str	r3, [r2, #88]	@ 0x58
 8015692:	e003      	b.n	801569c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 801569c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156a4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80156a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80156ac:	2300      	movs	r3, #0
 80156ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80156b2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80156b6:	460b      	mov	r3, r1
 80156b8:	4313      	orrs	r3, r2
 80156ba:	d03a      	beq.n	8015732 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80156bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80156c2:	2b30      	cmp	r3, #48	@ 0x30
 80156c4:	d01f      	beq.n	8015706 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80156c6:	2b30      	cmp	r3, #48	@ 0x30
 80156c8:	d819      	bhi.n	80156fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80156ca:	2b20      	cmp	r3, #32
 80156cc:	d00c      	beq.n	80156e8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80156ce:	2b20      	cmp	r3, #32
 80156d0:	d815      	bhi.n	80156fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d019      	beq.n	801570a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80156d6:	2b10      	cmp	r3, #16
 80156d8:	d111      	bne.n	80156fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80156da:	4b77      	ldr	r3, [pc, #476]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80156dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80156de:	4a76      	ldr	r2, [pc, #472]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80156e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80156e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80156e6:	e011      	b.n	801570c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80156e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156ec:	3308      	adds	r3, #8
 80156ee:	2102      	movs	r1, #2
 80156f0:	4618      	mov	r0, r3
 80156f2:	f002 f997 	bl	8017a24 <RCCEx_PLL2_Config>
 80156f6:	4603      	mov	r3, r0
 80156f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80156fc:	e006      	b.n	801570c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80156fe:	2301      	movs	r3, #1
 8015700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015704:	e002      	b.n	801570c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8015706:	bf00      	nop
 8015708:	e000      	b.n	801570c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 801570a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801570c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015710:	2b00      	cmp	r3, #0
 8015712:	d10a      	bne.n	801572a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8015714:	4b68      	ldr	r3, [pc, #416]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015718:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 801571c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015722:	4a65      	ldr	r2, [pc, #404]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015724:	430b      	orrs	r3, r1
 8015726:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8015728:	e003      	b.n	8015732 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801572a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801572e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8015732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801573a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 801573e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8015742:	2300      	movs	r3, #0
 8015744:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8015748:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 801574c:	460b      	mov	r3, r1
 801574e:	4313      	orrs	r3, r2
 8015750:	d051      	beq.n	80157f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8015752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015758:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801575c:	d035      	beq.n	80157ca <HAL_RCCEx_PeriphCLKConfig+0x4da>
 801575e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015762:	d82e      	bhi.n	80157c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8015764:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8015768:	d031      	beq.n	80157ce <HAL_RCCEx_PeriphCLKConfig+0x4de>
 801576a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801576e:	d828      	bhi.n	80157c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8015770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015774:	d01a      	beq.n	80157ac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8015776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801577a:	d822      	bhi.n	80157c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801577c:	2b00      	cmp	r3, #0
 801577e:	d003      	beq.n	8015788 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8015780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015784:	d007      	beq.n	8015796 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8015786:	e01c      	b.n	80157c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015788:	4b4b      	ldr	r3, [pc, #300]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801578a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801578c:	4a4a      	ldr	r2, [pc, #296]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801578e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8015794:	e01c      	b.n	80157d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801579a:	3308      	adds	r3, #8
 801579c:	2100      	movs	r1, #0
 801579e:	4618      	mov	r0, r3
 80157a0:	f002 f940 	bl	8017a24 <RCCEx_PLL2_Config>
 80157a4:	4603      	mov	r3, r0
 80157a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80157aa:	e011      	b.n	80157d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80157ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157b0:	3328      	adds	r3, #40	@ 0x28
 80157b2:	2100      	movs	r1, #0
 80157b4:	4618      	mov	r0, r3
 80157b6:	f002 f9e7 	bl	8017b88 <RCCEx_PLL3_Config>
 80157ba:	4603      	mov	r3, r0
 80157bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80157c0:	e006      	b.n	80157d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80157c2:	2301      	movs	r3, #1
 80157c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80157c8:	e002      	b.n	80157d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80157ca:	bf00      	nop
 80157cc:	e000      	b.n	80157d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80157ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80157d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d10a      	bne.n	80157ee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80157d8:	4b37      	ldr	r3, [pc, #220]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80157da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80157dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80157e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80157e6:	4a34      	ldr	r2, [pc, #208]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80157e8:	430b      	orrs	r3, r1
 80157ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80157ec:	e003      	b.n	80157f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80157ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80157f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80157f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157fe:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8015802:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8015806:	2300      	movs	r3, #0
 8015808:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801580c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8015810:	460b      	mov	r3, r1
 8015812:	4313      	orrs	r3, r2
 8015814:	d056      	beq.n	80158c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8015816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801581a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801581c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8015820:	d033      	beq.n	801588a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8015822:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8015826:	d82c      	bhi.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8015828:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801582c:	d02f      	beq.n	801588e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 801582e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8015832:	d826      	bhi.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8015834:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8015838:	d02b      	beq.n	8015892 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 801583a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801583e:	d820      	bhi.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8015840:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8015844:	d012      	beq.n	801586c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8015846:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801584a:	d81a      	bhi.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801584c:	2b00      	cmp	r3, #0
 801584e:	d022      	beq.n	8015896 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8015850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015854:	d115      	bne.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801585a:	3308      	adds	r3, #8
 801585c:	2101      	movs	r1, #1
 801585e:	4618      	mov	r0, r3
 8015860:	f002 f8e0 	bl	8017a24 <RCCEx_PLL2_Config>
 8015864:	4603      	mov	r3, r0
 8015866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 801586a:	e015      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015870:	3328      	adds	r3, #40	@ 0x28
 8015872:	2101      	movs	r1, #1
 8015874:	4618      	mov	r0, r3
 8015876:	f002 f987 	bl	8017b88 <RCCEx_PLL3_Config>
 801587a:	4603      	mov	r3, r0
 801587c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8015880:	e00a      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015882:	2301      	movs	r3, #1
 8015884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015888:	e006      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801588a:	bf00      	nop
 801588c:	e004      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801588e:	bf00      	nop
 8015890:	e002      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8015892:	bf00      	nop
 8015894:	e000      	b.n	8015898 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8015896:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801589c:	2b00      	cmp	r3, #0
 801589e:	d10d      	bne.n	80158bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80158a0:	4b05      	ldr	r3, [pc, #20]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80158a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80158a4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80158a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80158ae:	4a02      	ldr	r2, [pc, #8]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80158b0:	430b      	orrs	r3, r1
 80158b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80158b4:	e006      	b.n	80158c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80158b6:	bf00      	nop
 80158b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80158bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80158c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80158c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158cc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80158d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80158d4:	2300      	movs	r3, #0
 80158d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80158da:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80158de:	460b      	mov	r3, r1
 80158e0:	4313      	orrs	r3, r2
 80158e2:	d055      	beq.n	8015990 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80158e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80158ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80158f0:	d033      	beq.n	801595a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80158f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80158f6:	d82c      	bhi.n	8015952 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80158f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80158fc:	d02f      	beq.n	801595e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80158fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015902:	d826      	bhi.n	8015952 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8015904:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015908:	d02b      	beq.n	8015962 <HAL_RCCEx_PeriphCLKConfig+0x672>
 801590a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801590e:	d820      	bhi.n	8015952 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8015910:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015914:	d012      	beq.n	801593c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8015916:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801591a:	d81a      	bhi.n	8015952 <HAL_RCCEx_PeriphCLKConfig+0x662>
 801591c:	2b00      	cmp	r3, #0
 801591e:	d022      	beq.n	8015966 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8015920:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015924:	d115      	bne.n	8015952 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801592a:	3308      	adds	r3, #8
 801592c:	2101      	movs	r1, #1
 801592e:	4618      	mov	r0, r3
 8015930:	f002 f878 	bl	8017a24 <RCCEx_PLL2_Config>
 8015934:	4603      	mov	r3, r0
 8015936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 801593a:	e015      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801593c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015940:	3328      	adds	r3, #40	@ 0x28
 8015942:	2101      	movs	r1, #1
 8015944:	4618      	mov	r0, r3
 8015946:	f002 f91f 	bl	8017b88 <RCCEx_PLL3_Config>
 801594a:	4603      	mov	r3, r0
 801594c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8015950:	e00a      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8015952:	2301      	movs	r3, #1
 8015954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015958:	e006      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801595a:	bf00      	nop
 801595c:	e004      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801595e:	bf00      	nop
 8015960:	e002      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8015962:	bf00      	nop
 8015964:	e000      	b.n	8015968 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8015966:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801596c:	2b00      	cmp	r3, #0
 801596e:	d10b      	bne.n	8015988 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8015970:	4ba3      	ldr	r3, [pc, #652]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015974:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8015978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801597c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8015980:	4a9f      	ldr	r2, [pc, #636]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015982:	430b      	orrs	r3, r1
 8015984:	6593      	str	r3, [r2, #88]	@ 0x58
 8015986:	e003      	b.n	8015990 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801598c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8015990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015998:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 801599c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80159a0:	2300      	movs	r3, #0
 80159a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80159a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80159aa:	460b      	mov	r3, r1
 80159ac:	4313      	orrs	r3, r2
 80159ae:	d037      	beq.n	8015a20 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80159b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80159ba:	d00e      	beq.n	80159da <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80159bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80159c0:	d816      	bhi.n	80159f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d018      	beq.n	80159f8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80159c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80159ca:	d111      	bne.n	80159f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80159cc:	4b8c      	ldr	r3, [pc, #560]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159d0:	4a8b      	ldr	r2, [pc, #556]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80159d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80159d8:	e00f      	b.n	80159fa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80159da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159de:	3308      	adds	r3, #8
 80159e0:	2101      	movs	r1, #1
 80159e2:	4618      	mov	r0, r3
 80159e4:	f002 f81e 	bl	8017a24 <RCCEx_PLL2_Config>
 80159e8:	4603      	mov	r3, r0
 80159ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80159ee:	e004      	b.n	80159fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80159f0:	2301      	movs	r3, #1
 80159f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80159f6:	e000      	b.n	80159fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80159f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80159fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d10a      	bne.n	8015a18 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8015a02:	4b7f      	ldr	r3, [pc, #508]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015a06:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8015a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015a10:	4a7b      	ldr	r2, [pc, #492]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a12:	430b      	orrs	r3, r1
 8015a14:	6513      	str	r3, [r2, #80]	@ 0x50
 8015a16:	e003      	b.n	8015a20 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015a18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015a1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8015a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a28:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8015a2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8015a30:	2300      	movs	r3, #0
 8015a32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8015a36:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8015a3a:	460b      	mov	r3, r1
 8015a3c:	4313      	orrs	r3, r2
 8015a3e:	d039      	beq.n	8015ab4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8015a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015a46:	2b03      	cmp	r3, #3
 8015a48:	d81c      	bhi.n	8015a84 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8015a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8015a50 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8015a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a50:	08015a8d 	.word	0x08015a8d
 8015a54:	08015a61 	.word	0x08015a61
 8015a58:	08015a6f 	.word	0x08015a6f
 8015a5c:	08015a8d 	.word	0x08015a8d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015a60:	4b67      	ldr	r3, [pc, #412]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a64:	4a66      	ldr	r2, [pc, #408]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8015a6c:	e00f      	b.n	8015a8e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8015a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a72:	3308      	adds	r3, #8
 8015a74:	2102      	movs	r1, #2
 8015a76:	4618      	mov	r0, r3
 8015a78:	f001 ffd4 	bl	8017a24 <RCCEx_PLL2_Config>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8015a82:	e004      	b.n	8015a8e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8015a84:	2301      	movs	r3, #1
 8015a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015a8a:	e000      	b.n	8015a8e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8015a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d10a      	bne.n	8015aac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8015a96:	4b5a      	ldr	r3, [pc, #360]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015a9a:	f023 0103 	bic.w	r1, r3, #3
 8015a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015aa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015aa4:	4a56      	ldr	r2, [pc, #344]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015aa6:	430b      	orrs	r3, r1
 8015aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8015aaa:	e003      	b.n	8015ab4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015ab0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8015ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015abc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8015ac0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8015aca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8015ace:	460b      	mov	r3, r1
 8015ad0:	4313      	orrs	r3, r2
 8015ad2:	f000 809f 	beq.w	8015c14 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8015c04 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	4a4a      	ldr	r2, [pc, #296]	@ (8015c04 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015ae0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015ae2:	f7fb fa7f 	bl	8010fe4 <HAL_GetTick>
 8015ae6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015aea:	e00b      	b.n	8015b04 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015aec:	f7fb fa7a 	bl	8010fe4 <HAL_GetTick>
 8015af0:	4602      	mov	r2, r0
 8015af2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015af6:	1ad3      	subs	r3, r2, r3
 8015af8:	2b64      	cmp	r3, #100	@ 0x64
 8015afa:	d903      	bls.n	8015b04 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8015afc:	2303      	movs	r3, #3
 8015afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015b02:	e005      	b.n	8015b10 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015b04:	4b3f      	ldr	r3, [pc, #252]	@ (8015c04 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015b0c:	2b00      	cmp	r3, #0
 8015b0e:	d0ed      	beq.n	8015aec <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8015b10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d179      	bne.n	8015c0c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8015b18:	4b39      	ldr	r3, [pc, #228]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8015b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015b24:	4053      	eors	r3, r2
 8015b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d015      	beq.n	8015b5a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8015b2e:	4b34      	ldr	r3, [pc, #208]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8015b36:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8015b3a:	4b31      	ldr	r3, [pc, #196]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b3e:	4a30      	ldr	r2, [pc, #192]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015b44:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8015b46:	4b2e      	ldr	r3, [pc, #184]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b4a:	4a2d      	ldr	r2, [pc, #180]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8015b50:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8015b52:	4a2b      	ldr	r2, [pc, #172]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b54:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015b58:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8015b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015b66:	d118      	bne.n	8015b9a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015b68:	f7fb fa3c 	bl	8010fe4 <HAL_GetTick>
 8015b6c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015b70:	e00d      	b.n	8015b8e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015b72:	f7fb fa37 	bl	8010fe4 <HAL_GetTick>
 8015b76:	4602      	mov	r2, r0
 8015b78:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015b7c:	1ad2      	subs	r2, r2, r3
 8015b7e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8015b82:	429a      	cmp	r2, r3
 8015b84:	d903      	bls.n	8015b8e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8015b86:	2303      	movs	r3, #3
 8015b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8015b8c:	e005      	b.n	8015b9a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b92:	f003 0302 	and.w	r3, r3, #2
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d0eb      	beq.n	8015b72 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8015b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d129      	bne.n	8015bf6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8015ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ba6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015bb2:	d10e      	bne.n	8015bd2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8015bb4:	4b12      	ldr	r3, [pc, #72]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015bb6:	691b      	ldr	r3, [r3, #16]
 8015bb8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8015bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bc0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015bc4:	091a      	lsrs	r2, r3, #4
 8015bc6:	4b10      	ldr	r3, [pc, #64]	@ (8015c08 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8015bc8:	4013      	ands	r3, r2
 8015bca:	4a0d      	ldr	r2, [pc, #52]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015bcc:	430b      	orrs	r3, r1
 8015bce:	6113      	str	r3, [r2, #16]
 8015bd0:	e005      	b.n	8015bde <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8015bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015bd4:	691b      	ldr	r3, [r3, #16]
 8015bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015bd8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015bdc:	6113      	str	r3, [r2, #16]
 8015bde:	4b08      	ldr	r3, [pc, #32]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015be0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8015be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015be6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015bee:	4a04      	ldr	r2, [pc, #16]	@ (8015c00 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015bf0:	430b      	orrs	r3, r1
 8015bf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8015bf4:	e00e      	b.n	8015c14 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8015bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015bfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8015bfe:	e009      	b.n	8015c14 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8015c00:	58024400 	.word	0x58024400
 8015c04:	58024800 	.word	0x58024800
 8015c08:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015c0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8015c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c1c:	f002 0301 	and.w	r3, r2, #1
 8015c20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8015c24:	2300      	movs	r3, #0
 8015c26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8015c2a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8015c2e:	460b      	mov	r3, r1
 8015c30:	4313      	orrs	r3, r2
 8015c32:	f000 8089 	beq.w	8015d48 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8015c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c3c:	2b28      	cmp	r3, #40	@ 0x28
 8015c3e:	d86b      	bhi.n	8015d18 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8015c40:	a201      	add	r2, pc, #4	@ (adr r2, 8015c48 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8015c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c46:	bf00      	nop
 8015c48:	08015d21 	.word	0x08015d21
 8015c4c:	08015d19 	.word	0x08015d19
 8015c50:	08015d19 	.word	0x08015d19
 8015c54:	08015d19 	.word	0x08015d19
 8015c58:	08015d19 	.word	0x08015d19
 8015c5c:	08015d19 	.word	0x08015d19
 8015c60:	08015d19 	.word	0x08015d19
 8015c64:	08015d19 	.word	0x08015d19
 8015c68:	08015ced 	.word	0x08015ced
 8015c6c:	08015d19 	.word	0x08015d19
 8015c70:	08015d19 	.word	0x08015d19
 8015c74:	08015d19 	.word	0x08015d19
 8015c78:	08015d19 	.word	0x08015d19
 8015c7c:	08015d19 	.word	0x08015d19
 8015c80:	08015d19 	.word	0x08015d19
 8015c84:	08015d19 	.word	0x08015d19
 8015c88:	08015d03 	.word	0x08015d03
 8015c8c:	08015d19 	.word	0x08015d19
 8015c90:	08015d19 	.word	0x08015d19
 8015c94:	08015d19 	.word	0x08015d19
 8015c98:	08015d19 	.word	0x08015d19
 8015c9c:	08015d19 	.word	0x08015d19
 8015ca0:	08015d19 	.word	0x08015d19
 8015ca4:	08015d19 	.word	0x08015d19
 8015ca8:	08015d21 	.word	0x08015d21
 8015cac:	08015d19 	.word	0x08015d19
 8015cb0:	08015d19 	.word	0x08015d19
 8015cb4:	08015d19 	.word	0x08015d19
 8015cb8:	08015d19 	.word	0x08015d19
 8015cbc:	08015d19 	.word	0x08015d19
 8015cc0:	08015d19 	.word	0x08015d19
 8015cc4:	08015d19 	.word	0x08015d19
 8015cc8:	08015d21 	.word	0x08015d21
 8015ccc:	08015d19 	.word	0x08015d19
 8015cd0:	08015d19 	.word	0x08015d19
 8015cd4:	08015d19 	.word	0x08015d19
 8015cd8:	08015d19 	.word	0x08015d19
 8015cdc:	08015d19 	.word	0x08015d19
 8015ce0:	08015d19 	.word	0x08015d19
 8015ce4:	08015d19 	.word	0x08015d19
 8015ce8:	08015d21 	.word	0x08015d21
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015cf0:	3308      	adds	r3, #8
 8015cf2:	2101      	movs	r1, #1
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	f001 fe95 	bl	8017a24 <RCCEx_PLL2_Config>
 8015cfa:	4603      	mov	r3, r0
 8015cfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8015d00:	e00f      	b.n	8015d22 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d06:	3328      	adds	r3, #40	@ 0x28
 8015d08:	2101      	movs	r1, #1
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	f001 ff3c 	bl	8017b88 <RCCEx_PLL3_Config>
 8015d10:	4603      	mov	r3, r0
 8015d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8015d16:	e004      	b.n	8015d22 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015d18:	2301      	movs	r3, #1
 8015d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015d1e:	e000      	b.n	8015d22 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8015d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d10a      	bne.n	8015d40 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8015d2a:	4bbf      	ldr	r3, [pc, #764]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015d2e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8015d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015d38:	4abb      	ldr	r2, [pc, #748]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015d3a:	430b      	orrs	r3, r1
 8015d3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8015d3e:	e003      	b.n	8015d48 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015d40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8015d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d50:	f002 0302 	and.w	r3, r2, #2
 8015d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8015d58:	2300      	movs	r3, #0
 8015d5a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8015d5e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8015d62:	460b      	mov	r3, r1
 8015d64:	4313      	orrs	r3, r2
 8015d66:	d041      	beq.n	8015dec <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8015d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d6e:	2b05      	cmp	r3, #5
 8015d70:	d824      	bhi.n	8015dbc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8015d72:	a201      	add	r2, pc, #4	@ (adr r2, 8015d78 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8015d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d78:	08015dc5 	.word	0x08015dc5
 8015d7c:	08015d91 	.word	0x08015d91
 8015d80:	08015da7 	.word	0x08015da7
 8015d84:	08015dc5 	.word	0x08015dc5
 8015d88:	08015dc5 	.word	0x08015dc5
 8015d8c:	08015dc5 	.word	0x08015dc5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d94:	3308      	adds	r3, #8
 8015d96:	2101      	movs	r1, #1
 8015d98:	4618      	mov	r0, r3
 8015d9a:	f001 fe43 	bl	8017a24 <RCCEx_PLL2_Config>
 8015d9e:	4603      	mov	r3, r0
 8015da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8015da4:	e00f      	b.n	8015dc6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015daa:	3328      	adds	r3, #40	@ 0x28
 8015dac:	2101      	movs	r1, #1
 8015dae:	4618      	mov	r0, r3
 8015db0:	f001 feea 	bl	8017b88 <RCCEx_PLL3_Config>
 8015db4:	4603      	mov	r3, r0
 8015db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8015dba:	e004      	b.n	8015dc6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015dbc:	2301      	movs	r3, #1
 8015dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015dc2:	e000      	b.n	8015dc6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8015dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015dc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d10a      	bne.n	8015de4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8015dce:	4b96      	ldr	r3, [pc, #600]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015dd2:	f023 0107 	bic.w	r1, r3, #7
 8015dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015dda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015ddc:	4a92      	ldr	r2, [pc, #584]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015dde:	430b      	orrs	r3, r1
 8015de0:	6553      	str	r3, [r2, #84]	@ 0x54
 8015de2:	e003      	b.n	8015dec <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015de4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015de8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8015dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015df4:	f002 0304 	and.w	r3, r2, #4
 8015df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8015dfc:	2300      	movs	r3, #0
 8015dfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8015e02:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8015e06:	460b      	mov	r3, r1
 8015e08:	4313      	orrs	r3, r2
 8015e0a:	d044      	beq.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8015e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8015e14:	2b05      	cmp	r3, #5
 8015e16:	d825      	bhi.n	8015e64 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8015e18:	a201      	add	r2, pc, #4	@ (adr r2, 8015e20 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8015e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e1e:	bf00      	nop
 8015e20:	08015e6d 	.word	0x08015e6d
 8015e24:	08015e39 	.word	0x08015e39
 8015e28:	08015e4f 	.word	0x08015e4f
 8015e2c:	08015e6d 	.word	0x08015e6d
 8015e30:	08015e6d 	.word	0x08015e6d
 8015e34:	08015e6d 	.word	0x08015e6d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e3c:	3308      	adds	r3, #8
 8015e3e:	2101      	movs	r1, #1
 8015e40:	4618      	mov	r0, r3
 8015e42:	f001 fdef 	bl	8017a24 <RCCEx_PLL2_Config>
 8015e46:	4603      	mov	r3, r0
 8015e48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8015e4c:	e00f      	b.n	8015e6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e52:	3328      	adds	r3, #40	@ 0x28
 8015e54:	2101      	movs	r1, #1
 8015e56:	4618      	mov	r0, r3
 8015e58:	f001 fe96 	bl	8017b88 <RCCEx_PLL3_Config>
 8015e5c:	4603      	mov	r3, r0
 8015e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8015e62:	e004      	b.n	8015e6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015e64:	2301      	movs	r3, #1
 8015e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015e6a:	e000      	b.n	8015e6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8015e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d10b      	bne.n	8015e8e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8015e76:	4b6c      	ldr	r3, [pc, #432]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015e7a:	f023 0107 	bic.w	r1, r3, #7
 8015e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8015e86:	4a68      	ldr	r2, [pc, #416]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015e88:	430b      	orrs	r3, r1
 8015e8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8015e8c:	e003      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8015e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e9e:	f002 0320 	and.w	r3, r2, #32
 8015ea2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8015ea6:	2300      	movs	r3, #0
 8015ea8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8015eac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8015eb0:	460b      	mov	r3, r1
 8015eb2:	4313      	orrs	r3, r2
 8015eb4:	d055      	beq.n	8015f62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8015eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ebe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015ec2:	d033      	beq.n	8015f2c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8015ec4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015ec8:	d82c      	bhi.n	8015f24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015ece:	d02f      	beq.n	8015f30 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8015ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015ed4:	d826      	bhi.n	8015f24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015ed6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015eda:	d02b      	beq.n	8015f34 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8015edc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015ee0:	d820      	bhi.n	8015f24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015ee6:	d012      	beq.n	8015f0e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8015ee8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015eec:	d81a      	bhi.n	8015f24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d022      	beq.n	8015f38 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8015ef2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015ef6:	d115      	bne.n	8015f24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015efc:	3308      	adds	r3, #8
 8015efe:	2100      	movs	r1, #0
 8015f00:	4618      	mov	r0, r3
 8015f02:	f001 fd8f 	bl	8017a24 <RCCEx_PLL2_Config>
 8015f06:	4603      	mov	r3, r0
 8015f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8015f0c:	e015      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f12:	3328      	adds	r3, #40	@ 0x28
 8015f14:	2102      	movs	r1, #2
 8015f16:	4618      	mov	r0, r3
 8015f18:	f001 fe36 	bl	8017b88 <RCCEx_PLL3_Config>
 8015f1c:	4603      	mov	r3, r0
 8015f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8015f22:	e00a      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015f24:	2301      	movs	r3, #1
 8015f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015f2a:	e006      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015f2c:	bf00      	nop
 8015f2e:	e004      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015f30:	bf00      	nop
 8015f32:	e002      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015f34:	bf00      	nop
 8015f36:	e000      	b.n	8015f3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015f38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d10b      	bne.n	8015f5a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8015f42:	4b39      	ldr	r3, [pc, #228]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015f46:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8015f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015f52:	4a35      	ldr	r2, [pc, #212]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015f54:	430b      	orrs	r3, r1
 8015f56:	6553      	str	r3, [r2, #84]	@ 0x54
 8015f58:	e003      	b.n	8015f62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015f5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8015f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f6a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8015f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8015f72:	2300      	movs	r3, #0
 8015f74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8015f78:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8015f7c:	460b      	mov	r3, r1
 8015f7e:	4313      	orrs	r3, r2
 8015f80:	d058      	beq.n	8016034 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8015f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8015f8a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8015f8e:	d033      	beq.n	8015ff8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8015f90:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8015f94:	d82c      	bhi.n	8015ff0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015f9a:	d02f      	beq.n	8015ffc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8015f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015fa0:	d826      	bhi.n	8015ff0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015fa2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015fa6:	d02b      	beq.n	8016000 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8015fa8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015fac:	d820      	bhi.n	8015ff0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015fae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015fb2:	d012      	beq.n	8015fda <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8015fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015fb8:	d81a      	bhi.n	8015ff0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d022      	beq.n	8016004 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8015fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015fc2:	d115      	bne.n	8015ff0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015fc8:	3308      	adds	r3, #8
 8015fca:	2100      	movs	r1, #0
 8015fcc:	4618      	mov	r0, r3
 8015fce:	f001 fd29 	bl	8017a24 <RCCEx_PLL2_Config>
 8015fd2:	4603      	mov	r3, r0
 8015fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015fd8:	e015      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015fde:	3328      	adds	r3, #40	@ 0x28
 8015fe0:	2102      	movs	r1, #2
 8015fe2:	4618      	mov	r0, r3
 8015fe4:	f001 fdd0 	bl	8017b88 <RCCEx_PLL3_Config>
 8015fe8:	4603      	mov	r3, r0
 8015fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015fee:	e00a      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015ff0:	2301      	movs	r3, #1
 8015ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015ff6:	e006      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015ff8:	bf00      	nop
 8015ffa:	e004      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015ffc:	bf00      	nop
 8015ffe:	e002      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016000:	bf00      	nop
 8016002:	e000      	b.n	8016006 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801600a:	2b00      	cmp	r3, #0
 801600c:	d10e      	bne.n	801602c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801600e:	4b06      	ldr	r3, [pc, #24]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016012:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8016016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801601a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801601e:	4a02      	ldr	r2, [pc, #8]	@ (8016028 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016020:	430b      	orrs	r3, r1
 8016022:	6593      	str	r3, [r2, #88]	@ 0x58
 8016024:	e006      	b.n	8016034 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8016026:	bf00      	nop
 8016028:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801602c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016030:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8016034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801603c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8016040:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8016044:	2300      	movs	r3, #0
 8016046:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801604a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 801604e:	460b      	mov	r3, r1
 8016050:	4313      	orrs	r3, r2
 8016052:	d055      	beq.n	8016100 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8016054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016058:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801605c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8016060:	d033      	beq.n	80160ca <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8016062:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8016066:	d82c      	bhi.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016068:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801606c:	d02f      	beq.n	80160ce <HAL_RCCEx_PeriphCLKConfig+0xdde>
 801606e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016072:	d826      	bhi.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016074:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8016078:	d02b      	beq.n	80160d2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 801607a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801607e:	d820      	bhi.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016080:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016084:	d012      	beq.n	80160ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8016086:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801608a:	d81a      	bhi.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801608c:	2b00      	cmp	r3, #0
 801608e:	d022      	beq.n	80160d6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8016090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016094:	d115      	bne.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801609a:	3308      	adds	r3, #8
 801609c:	2100      	movs	r1, #0
 801609e:	4618      	mov	r0, r3
 80160a0:	f001 fcc0 	bl	8017a24 <RCCEx_PLL2_Config>
 80160a4:	4603      	mov	r3, r0
 80160a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80160aa:	e015      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80160ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80160b0:	3328      	adds	r3, #40	@ 0x28
 80160b2:	2102      	movs	r1, #2
 80160b4:	4618      	mov	r0, r3
 80160b6:	f001 fd67 	bl	8017b88 <RCCEx_PLL3_Config>
 80160ba:	4603      	mov	r3, r0
 80160bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80160c0:	e00a      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80160c2:	2301      	movs	r3, #1
 80160c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80160c8:	e006      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80160ca:	bf00      	nop
 80160cc:	e004      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80160ce:	bf00      	nop
 80160d0:	e002      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80160d2:	bf00      	nop
 80160d4:	e000      	b.n	80160d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80160d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80160d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d10b      	bne.n	80160f8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80160e0:	4ba1      	ldr	r3, [pc, #644]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80160e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80160e4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80160e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80160ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80160f0:	4a9d      	ldr	r2, [pc, #628]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80160f2:	430b      	orrs	r3, r1
 80160f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80160f6:	e003      	b.n	8016100 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80160f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80160fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8016100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016108:	f002 0308 	and.w	r3, r2, #8
 801610c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8016110:	2300      	movs	r3, #0
 8016112:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8016116:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801611a:	460b      	mov	r3, r1
 801611c:	4313      	orrs	r3, r2
 801611e:	d01e      	beq.n	801615e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8016120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016124:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801612c:	d10c      	bne.n	8016148 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801612e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016132:	3328      	adds	r3, #40	@ 0x28
 8016134:	2102      	movs	r1, #2
 8016136:	4618      	mov	r0, r3
 8016138:	f001 fd26 	bl	8017b88 <RCCEx_PLL3_Config>
 801613c:	4603      	mov	r3, r0
 801613e:	2b00      	cmp	r3, #0
 8016140:	d002      	beq.n	8016148 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8016142:	2301      	movs	r3, #1
 8016144:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8016148:	4b87      	ldr	r3, [pc, #540]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801614a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801614c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8016150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016158:	4a83      	ldr	r2, [pc, #524]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801615a:	430b      	orrs	r3, r1
 801615c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801615e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016166:	f002 0310 	and.w	r3, r2, #16
 801616a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801616e:	2300      	movs	r3, #0
 8016170:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8016174:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8016178:	460b      	mov	r3, r1
 801617a:	4313      	orrs	r3, r2
 801617c:	d01e      	beq.n	80161bc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801617e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016182:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8016186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801618a:	d10c      	bne.n	80161a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801618c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016190:	3328      	adds	r3, #40	@ 0x28
 8016192:	2102      	movs	r1, #2
 8016194:	4618      	mov	r0, r3
 8016196:	f001 fcf7 	bl	8017b88 <RCCEx_PLL3_Config>
 801619a:	4603      	mov	r3, r0
 801619c:	2b00      	cmp	r3, #0
 801619e:	d002      	beq.n	80161a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80161a0:	2301      	movs	r3, #1
 80161a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80161a6:	4b70      	ldr	r3, [pc, #448]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80161aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80161ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80161b6:	4a6c      	ldr	r2, [pc, #432]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161b8:	430b      	orrs	r3, r1
 80161ba:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80161bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161c4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80161c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80161cc:	2300      	movs	r3, #0
 80161ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80161d2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80161d6:	460b      	mov	r3, r1
 80161d8:	4313      	orrs	r3, r2
 80161da:	d03e      	beq.n	801625a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80161dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80161e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80161e8:	d022      	beq.n	8016230 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80161ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80161ee:	d81b      	bhi.n	8016228 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d003      	beq.n	80161fc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80161f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80161f8:	d00b      	beq.n	8016212 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80161fa:	e015      	b.n	8016228 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80161fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016200:	3308      	adds	r3, #8
 8016202:	2100      	movs	r1, #0
 8016204:	4618      	mov	r0, r3
 8016206:	f001 fc0d 	bl	8017a24 <RCCEx_PLL2_Config>
 801620a:	4603      	mov	r3, r0
 801620c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8016210:	e00f      	b.n	8016232 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016216:	3328      	adds	r3, #40	@ 0x28
 8016218:	2102      	movs	r1, #2
 801621a:	4618      	mov	r0, r3
 801621c:	f001 fcb4 	bl	8017b88 <RCCEx_PLL3_Config>
 8016220:	4603      	mov	r3, r0
 8016222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8016226:	e004      	b.n	8016232 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016228:	2301      	movs	r3, #1
 801622a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801622e:	e000      	b.n	8016232 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8016230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016236:	2b00      	cmp	r3, #0
 8016238:	d10b      	bne.n	8016252 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801623a:	4b4b      	ldr	r3, [pc, #300]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801623c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801623e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8016242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016246:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801624a:	4a47      	ldr	r2, [pc, #284]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801624c:	430b      	orrs	r3, r1
 801624e:	6593      	str	r3, [r2, #88]	@ 0x58
 8016250:	e003      	b.n	801625a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016256:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801625a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801625e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016262:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8016266:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016268:	2300      	movs	r3, #0
 801626a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801626c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8016270:	460b      	mov	r3, r1
 8016272:	4313      	orrs	r3, r2
 8016274:	d03b      	beq.n	80162ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8016276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801627a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801627e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016282:	d01f      	beq.n	80162c4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8016284:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016288:	d818      	bhi.n	80162bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 801628a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801628e:	d003      	beq.n	8016298 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8016290:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016294:	d007      	beq.n	80162a6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8016296:	e011      	b.n	80162bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016298:	4b33      	ldr	r3, [pc, #204]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801629c:	4a32      	ldr	r2, [pc, #200]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801629e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80162a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80162a4:	e00f      	b.n	80162c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80162a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162aa:	3328      	adds	r3, #40	@ 0x28
 80162ac:	2101      	movs	r1, #1
 80162ae:	4618      	mov	r0, r3
 80162b0:	f001 fc6a 	bl	8017b88 <RCCEx_PLL3_Config>
 80162b4:	4603      	mov	r3, r0
 80162b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80162ba:	e004      	b.n	80162c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80162bc:	2301      	movs	r3, #1
 80162be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80162c2:	e000      	b.n	80162c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80162c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80162c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d10b      	bne.n	80162e6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80162ce:	4b26      	ldr	r3, [pc, #152]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80162d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80162d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80162d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80162de:	4a22      	ldr	r2, [pc, #136]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80162e0:	430b      	orrs	r3, r1
 80162e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80162e4:	e003      	b.n	80162ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80162e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80162ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162f6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80162fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80162fc:	2300      	movs	r3, #0
 80162fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8016300:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8016304:	460b      	mov	r3, r1
 8016306:	4313      	orrs	r3, r2
 8016308:	d034      	beq.n	8016374 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801630a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801630e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016310:	2b00      	cmp	r3, #0
 8016312:	d003      	beq.n	801631c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8016314:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016318:	d007      	beq.n	801632a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 801631a:	e011      	b.n	8016340 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801631c:	4b12      	ldr	r3, [pc, #72]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801631e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016320:	4a11      	ldr	r2, [pc, #68]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016326:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8016328:	e00e      	b.n	8016348 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801632e:	3308      	adds	r3, #8
 8016330:	2102      	movs	r1, #2
 8016332:	4618      	mov	r0, r3
 8016334:	f001 fb76 	bl	8017a24 <RCCEx_PLL2_Config>
 8016338:	4603      	mov	r3, r0
 801633a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801633e:	e003      	b.n	8016348 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8016340:	2301      	movs	r3, #1
 8016342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801634c:	2b00      	cmp	r3, #0
 801634e:	d10d      	bne.n	801636c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8016350:	4b05      	ldr	r3, [pc, #20]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016354:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8016358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801635c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801635e:	4a02      	ldr	r2, [pc, #8]	@ (8016368 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016360:	430b      	orrs	r3, r1
 8016362:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8016364:	e006      	b.n	8016374 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8016366:	bf00      	nop
 8016368:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801636c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016370:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8016374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801637c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8016380:	66bb      	str	r3, [r7, #104]	@ 0x68
 8016382:	2300      	movs	r3, #0
 8016384:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016386:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801638a:	460b      	mov	r3, r1
 801638c:	4313      	orrs	r3, r2
 801638e:	d00c      	beq.n	80163aa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8016390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016394:	3328      	adds	r3, #40	@ 0x28
 8016396:	2102      	movs	r1, #2
 8016398:	4618      	mov	r0, r3
 801639a:	f001 fbf5 	bl	8017b88 <RCCEx_PLL3_Config>
 801639e:	4603      	mov	r3, r0
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d002      	beq.n	80163aa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80163a4:	2301      	movs	r3, #1
 80163a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80163aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163b2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80163b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80163b8:	2300      	movs	r3, #0
 80163ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80163bc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80163c0:	460b      	mov	r3, r1
 80163c2:	4313      	orrs	r3, r2
 80163c4:	d038      	beq.n	8016438 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80163c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80163ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80163d2:	d018      	beq.n	8016406 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80163d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80163d8:	d811      	bhi.n	80163fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80163da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80163de:	d014      	beq.n	801640a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80163e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80163e4:	d80b      	bhi.n	80163fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d011      	beq.n	801640e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80163ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80163ee:	d106      	bne.n	80163fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80163f0:	4bc3      	ldr	r3, [pc, #780]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163f4:	4ac2      	ldr	r2, [pc, #776]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80163fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80163fc:	e008      	b.n	8016410 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80163fe:	2301      	movs	r3, #1
 8016400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016404:	e004      	b.n	8016410 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8016406:	bf00      	nop
 8016408:	e002      	b.n	8016410 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801640a:	bf00      	nop
 801640c:	e000      	b.n	8016410 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801640e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016410:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016414:	2b00      	cmp	r3, #0
 8016416:	d10b      	bne.n	8016430 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8016418:	4bb9      	ldr	r3, [pc, #740]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801641a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801641c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8016420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016428:	4ab5      	ldr	r2, [pc, #724]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801642a:	430b      	orrs	r3, r1
 801642c:	6553      	str	r3, [r2, #84]	@ 0x54
 801642e:	e003      	b.n	8016438 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016434:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8016438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801643c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016440:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8016444:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016446:	2300      	movs	r3, #0
 8016448:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801644a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 801644e:	460b      	mov	r3, r1
 8016450:	4313      	orrs	r3, r2
 8016452:	d009      	beq.n	8016468 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8016454:	4baa      	ldr	r3, [pc, #680]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016458:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801645c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016462:	4aa7      	ldr	r2, [pc, #668]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016464:	430b      	orrs	r3, r1
 8016466:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8016468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016470:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8016474:	653b      	str	r3, [r7, #80]	@ 0x50
 8016476:	2300      	movs	r3, #0
 8016478:	657b      	str	r3, [r7, #84]	@ 0x54
 801647a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801647e:	460b      	mov	r3, r1
 8016480:	4313      	orrs	r3, r2
 8016482:	d00a      	beq.n	801649a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8016484:	4b9e      	ldr	r3, [pc, #632]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016486:	691b      	ldr	r3, [r3, #16]
 8016488:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 801648c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016490:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8016494:	4a9a      	ldr	r2, [pc, #616]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016496:	430b      	orrs	r3, r1
 8016498:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801649e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164a2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80164a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80164a8:	2300      	movs	r3, #0
 80164aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80164ac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80164b0:	460b      	mov	r3, r1
 80164b2:	4313      	orrs	r3, r2
 80164b4:	d009      	beq.n	80164ca <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80164b6:	4b92      	ldr	r3, [pc, #584]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80164b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80164ba:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80164be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80164c4:	4a8e      	ldr	r2, [pc, #568]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80164c6:	430b      	orrs	r3, r1
 80164c8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80164ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164d2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80164d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80164d8:	2300      	movs	r3, #0
 80164da:	647b      	str	r3, [r7, #68]	@ 0x44
 80164dc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80164e0:	460b      	mov	r3, r1
 80164e2:	4313      	orrs	r3, r2
 80164e4:	d00e      	beq.n	8016504 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80164e6:	4b86      	ldr	r3, [pc, #536]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80164e8:	691b      	ldr	r3, [r3, #16]
 80164ea:	4a85      	ldr	r2, [pc, #532]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80164ec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80164f0:	6113      	str	r3, [r2, #16]
 80164f2:	4b83      	ldr	r3, [pc, #524]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80164f4:	6919      	ldr	r1, [r3, #16]
 80164f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80164fe:	4a80      	ldr	r2, [pc, #512]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016500:	430b      	orrs	r3, r1
 8016502:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8016504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8016510:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016512:	2300      	movs	r3, #0
 8016514:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016516:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801651a:	460b      	mov	r3, r1
 801651c:	4313      	orrs	r3, r2
 801651e:	d009      	beq.n	8016534 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8016520:	4b77      	ldr	r3, [pc, #476]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016524:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8016528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801652c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801652e:	4a74      	ldr	r2, [pc, #464]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016530:	430b      	orrs	r3, r1
 8016532:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8016534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016538:	e9d3 2300 	ldrd	r2, r3, [r3]
 801653c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8016540:	633b      	str	r3, [r7, #48]	@ 0x30
 8016542:	2300      	movs	r3, #0
 8016544:	637b      	str	r3, [r7, #52]	@ 0x34
 8016546:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801654a:	460b      	mov	r3, r1
 801654c:	4313      	orrs	r3, r2
 801654e:	d00a      	beq.n	8016566 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8016550:	4b6b      	ldr	r3, [pc, #428]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016554:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8016558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801655c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016560:	4a67      	ldr	r2, [pc, #412]	@ (8016700 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016562:	430b      	orrs	r3, r1
 8016564:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8016566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801656e:	2100      	movs	r1, #0
 8016570:	62b9      	str	r1, [r7, #40]	@ 0x28
 8016572:	f003 0301 	and.w	r3, r3, #1
 8016576:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016578:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801657c:	460b      	mov	r3, r1
 801657e:	4313      	orrs	r3, r2
 8016580:	d011      	beq.n	80165a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016586:	3308      	adds	r3, #8
 8016588:	2100      	movs	r1, #0
 801658a:	4618      	mov	r0, r3
 801658c:	f001 fa4a 	bl	8017a24 <RCCEx_PLL2_Config>
 8016590:	4603      	mov	r3, r0
 8016592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801659a:	2b00      	cmp	r3, #0
 801659c:	d003      	beq.n	80165a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801659e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80165a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80165a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80165aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165ae:	2100      	movs	r1, #0
 80165b0:	6239      	str	r1, [r7, #32]
 80165b2:	f003 0302 	and.w	r3, r3, #2
 80165b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80165b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80165bc:	460b      	mov	r3, r1
 80165be:	4313      	orrs	r3, r2
 80165c0:	d011      	beq.n	80165e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80165c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80165c6:	3308      	adds	r3, #8
 80165c8:	2101      	movs	r1, #1
 80165ca:	4618      	mov	r0, r3
 80165cc:	f001 fa2a 	bl	8017a24 <RCCEx_PLL2_Config>
 80165d0:	4603      	mov	r3, r0
 80165d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80165d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80165da:	2b00      	cmp	r3, #0
 80165dc:	d003      	beq.n	80165e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80165de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80165e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80165e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80165ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165ee:	2100      	movs	r1, #0
 80165f0:	61b9      	str	r1, [r7, #24]
 80165f2:	f003 0304 	and.w	r3, r3, #4
 80165f6:	61fb      	str	r3, [r7, #28]
 80165f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80165fc:	460b      	mov	r3, r1
 80165fe:	4313      	orrs	r3, r2
 8016600:	d011      	beq.n	8016626 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8016602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016606:	3308      	adds	r3, #8
 8016608:	2102      	movs	r1, #2
 801660a:	4618      	mov	r0, r3
 801660c:	f001 fa0a 	bl	8017a24 <RCCEx_PLL2_Config>
 8016610:	4603      	mov	r3, r0
 8016612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801661a:	2b00      	cmp	r3, #0
 801661c:	d003      	beq.n	8016626 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801661e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016622:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8016626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801662a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801662e:	2100      	movs	r1, #0
 8016630:	6139      	str	r1, [r7, #16]
 8016632:	f003 0308 	and.w	r3, r3, #8
 8016636:	617b      	str	r3, [r7, #20]
 8016638:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801663c:	460b      	mov	r3, r1
 801663e:	4313      	orrs	r3, r2
 8016640:	d011      	beq.n	8016666 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8016642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016646:	3328      	adds	r3, #40	@ 0x28
 8016648:	2100      	movs	r1, #0
 801664a:	4618      	mov	r0, r3
 801664c:	f001 fa9c 	bl	8017b88 <RCCEx_PLL3_Config>
 8016650:	4603      	mov	r3, r0
 8016652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8016656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801665a:	2b00      	cmp	r3, #0
 801665c:	d003      	beq.n	8016666 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801665e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016662:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8016666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801666e:	2100      	movs	r1, #0
 8016670:	60b9      	str	r1, [r7, #8]
 8016672:	f003 0310 	and.w	r3, r3, #16
 8016676:	60fb      	str	r3, [r7, #12]
 8016678:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801667c:	460b      	mov	r3, r1
 801667e:	4313      	orrs	r3, r2
 8016680:	d011      	beq.n	80166a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016686:	3328      	adds	r3, #40	@ 0x28
 8016688:	2101      	movs	r1, #1
 801668a:	4618      	mov	r0, r3
 801668c:	f001 fa7c 	bl	8017b88 <RCCEx_PLL3_Config>
 8016690:	4603      	mov	r3, r0
 8016692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801669a:	2b00      	cmp	r3, #0
 801669c:	d003      	beq.n	80166a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801669e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80166a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80166a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80166aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166ae:	2100      	movs	r1, #0
 80166b0:	6039      	str	r1, [r7, #0]
 80166b2:	f003 0320 	and.w	r3, r3, #32
 80166b6:	607b      	str	r3, [r7, #4]
 80166b8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80166bc:	460b      	mov	r3, r1
 80166be:	4313      	orrs	r3, r2
 80166c0:	d011      	beq.n	80166e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80166c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80166c6:	3328      	adds	r3, #40	@ 0x28
 80166c8:	2102      	movs	r1, #2
 80166ca:	4618      	mov	r0, r3
 80166cc:	f001 fa5c 	bl	8017b88 <RCCEx_PLL3_Config>
 80166d0:	4603      	mov	r3, r0
 80166d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80166d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80166da:	2b00      	cmp	r3, #0
 80166dc:	d003      	beq.n	80166e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80166de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80166e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80166e6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d101      	bne.n	80166f2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80166ee:	2300      	movs	r3, #0
 80166f0:	e000      	b.n	80166f4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80166f2:	2301      	movs	r3, #1
}
 80166f4:	4618      	mov	r0, r3
 80166f6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80166fa:	46bd      	mov	sp, r7
 80166fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016700:	58024400 	.word	0x58024400

08016704 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8016704:	b580      	push	{r7, lr}
 8016706:	b090      	sub	sp, #64	@ 0x40
 8016708:	af00      	add	r7, sp, #0
 801670a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801670e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016712:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8016716:	430b      	orrs	r3, r1
 8016718:	f040 8094 	bne.w	8016844 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 801671c:	4b9e      	ldr	r3, [pc, #632]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801671e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016720:	f003 0307 	and.w	r3, r3, #7
 8016724:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8016726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016728:	2b04      	cmp	r3, #4
 801672a:	f200 8087 	bhi.w	801683c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 801672e:	a201      	add	r2, pc, #4	@ (adr r2, 8016734 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8016730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016734:	08016749 	.word	0x08016749
 8016738:	08016771 	.word	0x08016771
 801673c:	08016799 	.word	0x08016799
 8016740:	08016835 	.word	0x08016835
 8016744:	080167c1 	.word	0x080167c1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016748:	4b93      	ldr	r3, [pc, #588]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016750:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016754:	d108      	bne.n	8016768 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801675a:	4618      	mov	r0, r3
 801675c:	f001 f810 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016764:	f000 bd45 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016768:	2300      	movs	r3, #0
 801676a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801676c:	f000 bd41 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016770:	4b89      	ldr	r3, [pc, #548]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801677c:	d108      	bne.n	8016790 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801677e:	f107 0318 	add.w	r3, r7, #24
 8016782:	4618      	mov	r0, r3
 8016784:	f000 fd54 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016788:	69bb      	ldr	r3, [r7, #24]
 801678a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801678c:	f000 bd31 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016790:	2300      	movs	r3, #0
 8016792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016794:	f000 bd2d 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016798:	4b7f      	ldr	r3, [pc, #508]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801679a:	681b      	ldr	r3, [r3, #0]
 801679c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80167a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80167a4:	d108      	bne.n	80167b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80167a6:	f107 030c 	add.w	r3, r7, #12
 80167aa:	4618      	mov	r0, r3
 80167ac:	f000 fe94 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80167b4:	f000 bd1d 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80167b8:	2300      	movs	r3, #0
 80167ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80167bc:	f000 bd19 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80167c0:	4b75      	ldr	r3, [pc, #468]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80167c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80167c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80167ca:	4b73      	ldr	r3, [pc, #460]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167cc:	681b      	ldr	r3, [r3, #0]
 80167ce:	f003 0304 	and.w	r3, r3, #4
 80167d2:	2b04      	cmp	r3, #4
 80167d4:	d10c      	bne.n	80167f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80167d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d109      	bne.n	80167f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80167dc:	4b6e      	ldr	r3, [pc, #440]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167de:	681b      	ldr	r3, [r3, #0]
 80167e0:	08db      	lsrs	r3, r3, #3
 80167e2:	f003 0303 	and.w	r3, r3, #3
 80167e6:	4a6d      	ldr	r2, [pc, #436]	@ (801699c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80167e8:	fa22 f303 	lsr.w	r3, r2, r3
 80167ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80167ee:	e01f      	b.n	8016830 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80167f0:	4b69      	ldr	r3, [pc, #420]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80167f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80167fc:	d106      	bne.n	801680c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80167fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016800:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016804:	d102      	bne.n	801680c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016806:	4b66      	ldr	r3, [pc, #408]	@ (80169a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8016808:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801680a:	e011      	b.n	8016830 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801680c:	4b62      	ldr	r3, [pc, #392]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801680e:	681b      	ldr	r3, [r3, #0]
 8016810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016814:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016818:	d106      	bne.n	8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801681a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801681c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016820:	d102      	bne.n	8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016822:	4b60      	ldr	r3, [pc, #384]	@ (80169a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8016824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016826:	e003      	b.n	8016830 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016828:	2300      	movs	r3, #0
 801682a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801682c:	f000 bce1 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016830:	f000 bcdf 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016834:	4b5c      	ldr	r3, [pc, #368]	@ (80169a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8016836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016838:	f000 bcdb 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801683c:	2300      	movs	r3, #0
 801683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016840:	f000 bcd7 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8016844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016848:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 801684c:	430b      	orrs	r3, r1
 801684e:	f040 80ad 	bne.w	80169ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8016852:	4b51      	ldr	r3, [pc, #324]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016856:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 801685a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801685c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801685e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016862:	d056      	beq.n	8016912 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8016864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801686a:	f200 8090 	bhi.w	801698e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801686e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016870:	2bc0      	cmp	r3, #192	@ 0xc0
 8016872:	f000 8088 	beq.w	8016986 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8016876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016878:	2bc0      	cmp	r3, #192	@ 0xc0
 801687a:	f200 8088 	bhi.w	801698e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801687e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016880:	2b80      	cmp	r3, #128	@ 0x80
 8016882:	d032      	beq.n	80168ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8016884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016886:	2b80      	cmp	r3, #128	@ 0x80
 8016888:	f200 8081 	bhi.w	801698e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801688c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801688e:	2b00      	cmp	r3, #0
 8016890:	d003      	beq.n	801689a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8016892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016894:	2b40      	cmp	r3, #64	@ 0x40
 8016896:	d014      	beq.n	80168c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8016898:	e079      	b.n	801698e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801689a:	4b3f      	ldr	r3, [pc, #252]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80168a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80168a6:	d108      	bne.n	80168ba <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80168a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80168ac:	4618      	mov	r0, r3
 80168ae:	f000 ff67 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80168b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80168b6:	f000 bc9c 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80168ba:	2300      	movs	r3, #0
 80168bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80168be:	f000 bc98 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80168c2:	4b35      	ldr	r3, [pc, #212]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80168c4:	681b      	ldr	r3, [r3, #0]
 80168c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80168ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80168ce:	d108      	bne.n	80168e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80168d0:	f107 0318 	add.w	r3, r7, #24
 80168d4:	4618      	mov	r0, r3
 80168d6:	f000 fcab 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80168da:	69bb      	ldr	r3, [r7, #24]
 80168dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80168de:	f000 bc88 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80168e2:	2300      	movs	r3, #0
 80168e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80168e6:	f000 bc84 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80168ea:	4b2b      	ldr	r3, [pc, #172]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80168f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80168f6:	d108      	bne.n	801690a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80168f8:	f107 030c 	add.w	r3, r7, #12
 80168fc:	4618      	mov	r0, r3
 80168fe:	f000 fdeb 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016906:	f000 bc74 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801690a:	2300      	movs	r3, #0
 801690c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801690e:	f000 bc70 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016912:	4b21      	ldr	r3, [pc, #132]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016916:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801691a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801691c:	4b1e      	ldr	r3, [pc, #120]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	f003 0304 	and.w	r3, r3, #4
 8016924:	2b04      	cmp	r3, #4
 8016926:	d10c      	bne.n	8016942 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8016928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801692a:	2b00      	cmp	r3, #0
 801692c:	d109      	bne.n	8016942 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801692e:	4b1a      	ldr	r3, [pc, #104]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	08db      	lsrs	r3, r3, #3
 8016934:	f003 0303 	and.w	r3, r3, #3
 8016938:	4a18      	ldr	r2, [pc, #96]	@ (801699c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 801693a:	fa22 f303 	lsr.w	r3, r2, r3
 801693e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016940:	e01f      	b.n	8016982 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016942:	4b15      	ldr	r3, [pc, #84]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801694a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801694e:	d106      	bne.n	801695e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8016950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016952:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016956:	d102      	bne.n	801695e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016958:	4b11      	ldr	r3, [pc, #68]	@ (80169a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 801695a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801695c:	e011      	b.n	8016982 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801695e:	4b0e      	ldr	r3, [pc, #56]	@ (8016998 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016966:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801696a:	d106      	bne.n	801697a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 801696c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801696e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016972:	d102      	bne.n	801697a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016974:	4b0b      	ldr	r3, [pc, #44]	@ (80169a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8016976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016978:	e003      	b.n	8016982 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801697a:	2300      	movs	r3, #0
 801697c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801697e:	f000 bc38 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016982:	f000 bc36 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016986:	4b08      	ldr	r3, [pc, #32]	@ (80169a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8016988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801698a:	f000 bc32 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801698e:	2300      	movs	r3, #0
 8016990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016992:	f000 bc2e 	b.w	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016996:	bf00      	nop
 8016998:	58024400 	.word	0x58024400
 801699c:	03d09000 	.word	0x03d09000
 80169a0:	003d0900 	.word	0x003d0900
 80169a4:	017d7840 	.word	0x017d7840
 80169a8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80169ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80169b0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80169b4:	430b      	orrs	r3, r1
 80169b6:	f040 809c 	bne.w	8016af2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80169ba:	4b9e      	ldr	r3, [pc, #632]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80169bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80169be:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80169c2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80169c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80169ca:	d054      	beq.n	8016a76 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80169cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80169d2:	f200 808b 	bhi.w	8016aec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80169d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80169dc:	f000 8083 	beq.w	8016ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80169e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169e2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80169e6:	f200 8081 	bhi.w	8016aec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80169ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80169f0:	d02f      	beq.n	8016a52 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80169f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80169f8:	d878      	bhi.n	8016aec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80169fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d004      	beq.n	8016a0a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8016a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016a06:	d012      	beq.n	8016a2e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8016a08:	e070      	b.n	8016aec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016a0a:	4b8a      	ldr	r3, [pc, #552]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016a12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016a16:	d107      	bne.n	8016a28 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016a1c:	4618      	mov	r0, r3
 8016a1e:	f000 feaf 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016a26:	e3e4      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a28:	2300      	movs	r3, #0
 8016a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a2c:	e3e1      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016a2e:	4b81      	ldr	r3, [pc, #516]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016a36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016a3a:	d107      	bne.n	8016a4c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016a3c:	f107 0318 	add.w	r3, r7, #24
 8016a40:	4618      	mov	r0, r3
 8016a42:	f000 fbf5 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016a46:	69bb      	ldr	r3, [r7, #24]
 8016a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016a4a:	e3d2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a4c:	2300      	movs	r3, #0
 8016a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a50:	e3cf      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016a52:	4b78      	ldr	r3, [pc, #480]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016a5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016a5e:	d107      	bne.n	8016a70 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016a60:	f107 030c 	add.w	r3, r7, #12
 8016a64:	4618      	mov	r0, r3
 8016a66:	f000 fd37 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016a6a:	68fb      	ldr	r3, [r7, #12]
 8016a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016a6e:	e3c0      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a70:	2300      	movs	r3, #0
 8016a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a74:	e3bd      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016a76:	4b6f      	ldr	r3, [pc, #444]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016a7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016a7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016a80:	4b6c      	ldr	r3, [pc, #432]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a82:	681b      	ldr	r3, [r3, #0]
 8016a84:	f003 0304 	and.w	r3, r3, #4
 8016a88:	2b04      	cmp	r3, #4
 8016a8a:	d10c      	bne.n	8016aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8016a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d109      	bne.n	8016aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016a92:	4b68      	ldr	r3, [pc, #416]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a94:	681b      	ldr	r3, [r3, #0]
 8016a96:	08db      	lsrs	r3, r3, #3
 8016a98:	f003 0303 	and.w	r3, r3, #3
 8016a9c:	4a66      	ldr	r2, [pc, #408]	@ (8016c38 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8016a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8016aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016aa4:	e01e      	b.n	8016ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016aa6:	4b63      	ldr	r3, [pc, #396]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016ab2:	d106      	bne.n	8016ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8016ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016aba:	d102      	bne.n	8016ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016abc:	4b5f      	ldr	r3, [pc, #380]	@ (8016c3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8016abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016ac0:	e010      	b.n	8016ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016ac2:	4b5c      	ldr	r3, [pc, #368]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016aca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016ace:	d106      	bne.n	8016ade <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8016ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016ad6:	d102      	bne.n	8016ade <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016ad8:	4b59      	ldr	r3, [pc, #356]	@ (8016c40 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8016ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016adc:	e002      	b.n	8016ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016ade:	2300      	movs	r3, #0
 8016ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016ae2:	e386      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016ae4:	e385      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016ae6:	4b57      	ldr	r3, [pc, #348]	@ (8016c44 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8016ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016aea:	e382      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016aec:	2300      	movs	r3, #0
 8016aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016af0:	e37f      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8016af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016af6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8016afa:	430b      	orrs	r3, r1
 8016afc:	f040 80a7 	bne.w	8016c4e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8016b00:	4b4c      	ldr	r3, [pc, #304]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016b04:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8016b08:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8016b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8016b10:	d055      	beq.n	8016bbe <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8016b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8016b18:	f200 8096 	bhi.w	8016c48 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8016b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8016b22:	f000 8084 	beq.w	8016c2e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8016b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8016b2c:	f200 808c 	bhi.w	8016c48 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8016b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016b36:	d030      	beq.n	8016b9a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8016b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016b3e:	f200 8083 	bhi.w	8016c48 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8016b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d004      	beq.n	8016b52 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8016b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016b4e:	d012      	beq.n	8016b76 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8016b50:	e07a      	b.n	8016c48 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016b52:	4b38      	ldr	r3, [pc, #224]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016b54:	681b      	ldr	r3, [r3, #0]
 8016b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016b5e:	d107      	bne.n	8016b70 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016b64:	4618      	mov	r0, r3
 8016b66:	f000 fe0b 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016b6e:	e340      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016b70:	2300      	movs	r3, #0
 8016b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016b74:	e33d      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016b76:	4b2f      	ldr	r3, [pc, #188]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016b7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016b82:	d107      	bne.n	8016b94 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016b84:	f107 0318 	add.w	r3, r7, #24
 8016b88:	4618      	mov	r0, r3
 8016b8a:	f000 fb51 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016b8e:	69bb      	ldr	r3, [r7, #24]
 8016b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016b92:	e32e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016b94:	2300      	movs	r3, #0
 8016b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016b98:	e32b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016b9a:	4b26      	ldr	r3, [pc, #152]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016ba6:	d107      	bne.n	8016bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016ba8:	f107 030c 	add.w	r3, r7, #12
 8016bac:	4618      	mov	r0, r3
 8016bae:	f000 fc93 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016bb2:	68fb      	ldr	r3, [r7, #12]
 8016bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016bb6:	e31c      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016bb8:	2300      	movs	r3, #0
 8016bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016bbc:	e319      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016bc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016bc6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016bca:	681b      	ldr	r3, [r3, #0]
 8016bcc:	f003 0304 	and.w	r3, r3, #4
 8016bd0:	2b04      	cmp	r3, #4
 8016bd2:	d10c      	bne.n	8016bee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8016bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d109      	bne.n	8016bee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016bda:	4b16      	ldr	r3, [pc, #88]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016bdc:	681b      	ldr	r3, [r3, #0]
 8016bde:	08db      	lsrs	r3, r3, #3
 8016be0:	f003 0303 	and.w	r3, r3, #3
 8016be4:	4a14      	ldr	r2, [pc, #80]	@ (8016c38 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8016be6:	fa22 f303 	lsr.w	r3, r2, r3
 8016bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016bec:	e01e      	b.n	8016c2c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016bee:	4b11      	ldr	r3, [pc, #68]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016bf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016bfa:	d106      	bne.n	8016c0a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8016bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016c02:	d102      	bne.n	8016c0a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016c04:	4b0d      	ldr	r3, [pc, #52]	@ (8016c3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8016c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016c08:	e010      	b.n	8016c2c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8016c34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016c12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016c16:	d106      	bne.n	8016c26 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8016c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016c1e:	d102      	bne.n	8016c26 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016c20:	4b07      	ldr	r3, [pc, #28]	@ (8016c40 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8016c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016c24:	e002      	b.n	8016c2c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016c26:	2300      	movs	r3, #0
 8016c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016c2a:	e2e2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016c2c:	e2e1      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016c2e:	4b05      	ldr	r3, [pc, #20]	@ (8016c44 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8016c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016c32:	e2de      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016c34:	58024400 	.word	0x58024400
 8016c38:	03d09000 	.word	0x03d09000
 8016c3c:	003d0900 	.word	0x003d0900
 8016c40:	017d7840 	.word	0x017d7840
 8016c44:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8016c48:	2300      	movs	r3, #0
 8016c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016c4c:	e2d1      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8016c4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016c52:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8016c56:	430b      	orrs	r3, r1
 8016c58:	f040 809c 	bne.w	8016d94 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8016c5c:	4b93      	ldr	r3, [pc, #588]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016c60:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8016c64:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016c6c:	d054      	beq.n	8016d18 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8016c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016c74:	f200 808b 	bhi.w	8016d8e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016c7e:	f000 8083 	beq.w	8016d88 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8016c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016c88:	f200 8081 	bhi.w	8016d8e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016c92:	d02f      	beq.n	8016cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8016c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016c9a:	d878      	bhi.n	8016d8e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d004      	beq.n	8016cac <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8016ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016ca8:	d012      	beq.n	8016cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8016caa:	e070      	b.n	8016d8e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016cac:	4b7f      	ldr	r3, [pc, #508]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016cb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016cb8:	d107      	bne.n	8016cca <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016cbe:	4618      	mov	r0, r3
 8016cc0:	f000 fd5e 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016cc8:	e293      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016cca:	2300      	movs	r3, #0
 8016ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016cce:	e290      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016cd0:	4b76      	ldr	r3, [pc, #472]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cd2:	681b      	ldr	r3, [r3, #0]
 8016cd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016cd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016cdc:	d107      	bne.n	8016cee <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016cde:	f107 0318 	add.w	r3, r7, #24
 8016ce2:	4618      	mov	r0, r3
 8016ce4:	f000 faa4 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016ce8:	69bb      	ldr	r3, [r7, #24]
 8016cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016cec:	e281      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016cee:	2300      	movs	r3, #0
 8016cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016cf2:	e27e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016cf4:	4b6d      	ldr	r3, [pc, #436]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016d00:	d107      	bne.n	8016d12 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016d02:	f107 030c 	add.w	r3, r7, #12
 8016d06:	4618      	mov	r0, r3
 8016d08:	f000 fbe6 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016d0c:	68fb      	ldr	r3, [r7, #12]
 8016d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016d10:	e26f      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016d12:	2300      	movs	r3, #0
 8016d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d16:	e26c      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016d18:	4b64      	ldr	r3, [pc, #400]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016d1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016d20:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016d22:	4b62      	ldr	r3, [pc, #392]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	f003 0304 	and.w	r3, r3, #4
 8016d2a:	2b04      	cmp	r3, #4
 8016d2c:	d10c      	bne.n	8016d48 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8016d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	d109      	bne.n	8016d48 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016d34:	4b5d      	ldr	r3, [pc, #372]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	08db      	lsrs	r3, r3, #3
 8016d3a:	f003 0303 	and.w	r3, r3, #3
 8016d3e:	4a5c      	ldr	r2, [pc, #368]	@ (8016eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8016d40:	fa22 f303 	lsr.w	r3, r2, r3
 8016d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016d46:	e01e      	b.n	8016d86 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016d48:	4b58      	ldr	r3, [pc, #352]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d4a:	681b      	ldr	r3, [r3, #0]
 8016d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016d54:	d106      	bne.n	8016d64 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8016d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016d5c:	d102      	bne.n	8016d64 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016d5e:	4b55      	ldr	r3, [pc, #340]	@ (8016eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8016d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016d62:	e010      	b.n	8016d86 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016d64:	4b51      	ldr	r3, [pc, #324]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d66:	681b      	ldr	r3, [r3, #0]
 8016d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016d70:	d106      	bne.n	8016d80 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8016d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016d78:	d102      	bne.n	8016d80 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016d7a:	4b4f      	ldr	r3, [pc, #316]	@ (8016eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016d7e:	e002      	b.n	8016d86 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016d80:	2300      	movs	r3, #0
 8016d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016d84:	e235      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016d86:	e234      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016d88:	4b4c      	ldr	r3, [pc, #304]	@ (8016ebc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8016d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d8c:	e231      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016d8e:	2300      	movs	r3, #0
 8016d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d92:	e22e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8016d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016d98:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8016d9c:	430b      	orrs	r3, r1
 8016d9e:	f040 808f 	bne.w	8016ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8016da2:	4b42      	ldr	r3, [pc, #264]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016da6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8016daa:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8016dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8016db2:	d06b      	beq.n	8016e8c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8016db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016db6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8016dba:	d874      	bhi.n	8016ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dbe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016dc2:	d056      	beq.n	8016e72 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8016dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016dca:	d86c      	bhi.n	8016ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8016dd2:	d03b      	beq.n	8016e4c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8016dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dd6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8016dda:	d864      	bhi.n	8016ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016de2:	d021      	beq.n	8016e28 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8016de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016de6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016dea:	d85c      	bhi.n	8016ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	d004      	beq.n	8016dfc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8016df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016df4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016df8:	d004      	beq.n	8016e04 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8016dfa:	e054      	b.n	8016ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8016dfc:	f7fe fa4c 	bl	8015298 <HAL_RCC_GetPCLK1Freq>
 8016e00:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8016e02:	e1f6      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016e04:	4b29      	ldr	r3, [pc, #164]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016e0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016e10:	d107      	bne.n	8016e22 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016e12:	f107 0318 	add.w	r3, r7, #24
 8016e16:	4618      	mov	r0, r3
 8016e18:	f000 fa0a 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8016e1c:	69fb      	ldr	r3, [r7, #28]
 8016e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e20:	e1e7      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016e22:	2300      	movs	r3, #0
 8016e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e26:	e1e4      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016e28:	4b20      	ldr	r3, [pc, #128]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e2a:	681b      	ldr	r3, [r3, #0]
 8016e2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016e30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016e34:	d107      	bne.n	8016e46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016e36:	f107 030c 	add.w	r3, r7, #12
 8016e3a:	4618      	mov	r0, r3
 8016e3c:	f000 fb4c 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8016e40:	693b      	ldr	r3, [r7, #16]
 8016e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e44:	e1d5      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016e46:	2300      	movs	r3, #0
 8016e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e4a:	e1d2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016e4c:	4b17      	ldr	r3, [pc, #92]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e4e:	681b      	ldr	r3, [r3, #0]
 8016e50:	f003 0304 	and.w	r3, r3, #4
 8016e54:	2b04      	cmp	r3, #4
 8016e56:	d109      	bne.n	8016e6c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016e58:	4b14      	ldr	r3, [pc, #80]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	08db      	lsrs	r3, r3, #3
 8016e5e:	f003 0303 	and.w	r3, r3, #3
 8016e62:	4a13      	ldr	r2, [pc, #76]	@ (8016eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8016e64:	fa22 f303 	lsr.w	r3, r2, r3
 8016e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e6a:	e1c2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016e6c:	2300      	movs	r3, #0
 8016e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e70:	e1bf      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8016e72:	4b0e      	ldr	r3, [pc, #56]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e74:	681b      	ldr	r3, [r3, #0]
 8016e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016e7e:	d102      	bne.n	8016e86 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8016e80:	4b0c      	ldr	r3, [pc, #48]	@ (8016eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8016e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e84:	e1b5      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016e86:	2300      	movs	r3, #0
 8016e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e8a:	e1b2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016e8c:	4b07      	ldr	r3, [pc, #28]	@ (8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016e8e:	681b      	ldr	r3, [r3, #0]
 8016e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016e94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016e98:	d102      	bne.n	8016ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8016e9a:	4b07      	ldr	r3, [pc, #28]	@ (8016eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e9e:	e1a8      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016ea4:	e1a5      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016eaa:	e1a2      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016eac:	58024400 	.word	0x58024400
 8016eb0:	03d09000 	.word	0x03d09000
 8016eb4:	003d0900 	.word	0x003d0900
 8016eb8:	017d7840 	.word	0x017d7840
 8016ebc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8016ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016ec4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8016ec8:	430b      	orrs	r3, r1
 8016eca:	d173      	bne.n	8016fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8016ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016ed0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8016ed4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ed8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016edc:	d02f      	beq.n	8016f3e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8016ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016ee4:	d863      	bhi.n	8016fae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8016ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d004      	beq.n	8016ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8016eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016ef2:	d012      	beq.n	8016f1a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8016ef4:	e05b      	b.n	8016fae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016ef6:	4b92      	ldr	r3, [pc, #584]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016efe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016f02:	d107      	bne.n	8016f14 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016f04:	f107 0318 	add.w	r3, r7, #24
 8016f08:	4618      	mov	r0, r3
 8016f0a:	f000 f991 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016f0e:	69bb      	ldr	r3, [r7, #24]
 8016f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016f12:	e16e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016f14:	2300      	movs	r3, #0
 8016f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016f18:	e16b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016f1a:	4b89      	ldr	r3, [pc, #548]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016f22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016f26:	d107      	bne.n	8016f38 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016f28:	f107 030c 	add.w	r3, r7, #12
 8016f2c:	4618      	mov	r0, r3
 8016f2e:	f000 fad3 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8016f32:	697b      	ldr	r3, [r7, #20]
 8016f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016f36:	e15c      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016f3c:	e159      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016f3e:	4b80      	ldr	r3, [pc, #512]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016f42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016f46:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016f48:	4b7d      	ldr	r3, [pc, #500]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f4a:	681b      	ldr	r3, [r3, #0]
 8016f4c:	f003 0304 	and.w	r3, r3, #4
 8016f50:	2b04      	cmp	r3, #4
 8016f52:	d10c      	bne.n	8016f6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8016f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d109      	bne.n	8016f6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016f5a:	4b79      	ldr	r3, [pc, #484]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f5c:	681b      	ldr	r3, [r3, #0]
 8016f5e:	08db      	lsrs	r3, r3, #3
 8016f60:	f003 0303 	and.w	r3, r3, #3
 8016f64:	4a77      	ldr	r2, [pc, #476]	@ (8017144 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8016f66:	fa22 f303 	lsr.w	r3, r2, r3
 8016f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016f6c:	e01e      	b.n	8016fac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016f6e:	4b74      	ldr	r3, [pc, #464]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016f7a:	d106      	bne.n	8016f8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8016f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016f82:	d102      	bne.n	8016f8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016f84:	4b70      	ldr	r3, [pc, #448]	@ (8017148 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8016f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016f88:	e010      	b.n	8016fac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016f92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016f96:	d106      	bne.n	8016fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8016f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016f9e:	d102      	bne.n	8016fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016fa0:	4b6a      	ldr	r3, [pc, #424]	@ (801714c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8016fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016fa4:	e002      	b.n	8016fac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016faa:	e122      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016fac:	e121      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016fae:	2300      	movs	r3, #0
 8016fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016fb2:	e11e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8016fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016fb8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8016fbc:	430b      	orrs	r3, r1
 8016fbe:	d133      	bne.n	8017028 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8016fc0:	4b5f      	ldr	r3, [pc, #380]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8016fc8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d004      	beq.n	8016fda <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8016fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016fd6:	d012      	beq.n	8016ffe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8016fd8:	e023      	b.n	8017022 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016fda:	4b59      	ldr	r3, [pc, #356]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016fdc:	681b      	ldr	r3, [r3, #0]
 8016fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016fe2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016fe6:	d107      	bne.n	8016ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016fe8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016fec:	4618      	mov	r0, r3
 8016fee:	f000 fbc7 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016ff6:	e0fc      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016ff8:	2300      	movs	r3, #0
 8016ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016ffc:	e0f9      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016ffe:	4b50      	ldr	r3, [pc, #320]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017006:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801700a:	d107      	bne.n	801701c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801700c:	f107 0318 	add.w	r3, r7, #24
 8017010:	4618      	mov	r0, r3
 8017012:	f000 f90d 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8017016:	6a3b      	ldr	r3, [r7, #32]
 8017018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801701a:	e0ea      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801701c:	2300      	movs	r3, #0
 801701e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017020:	e0e7      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8017022:	2300      	movs	r3, #0
 8017024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017026:	e0e4      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8017028:	e9d7 2300 	ldrd	r2, r3, [r7]
 801702c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8017030:	430b      	orrs	r3, r1
 8017032:	f040 808d 	bne.w	8017150 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8017036:	4b42      	ldr	r3, [pc, #264]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801703a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 801703e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017042:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017046:	d06b      	beq.n	8017120 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8017048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801704a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801704e:	d874      	bhi.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017056:	d056      	beq.n	8017106 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8017058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801705a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801705e:	d86c      	bhi.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017062:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8017066:	d03b      	beq.n	80170e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8017068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801706a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801706e:	d864      	bhi.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017072:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017076:	d021      	beq.n	80170bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8017078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801707a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801707e:	d85c      	bhi.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017082:	2b00      	cmp	r3, #0
 8017084:	d004      	beq.n	8017090 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8017086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017088:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801708c:	d004      	beq.n	8017098 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 801708e:	e054      	b.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8017090:	f000 f8b8 	bl	8017204 <HAL_RCCEx_GetD3PCLK1Freq>
 8017094:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8017096:	e0ac      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017098:	4b29      	ldr	r3, [pc, #164]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801709a:	681b      	ldr	r3, [r3, #0]
 801709c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80170a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80170a4:	d107      	bne.n	80170b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80170a6:	f107 0318 	add.w	r3, r7, #24
 80170aa:	4618      	mov	r0, r3
 80170ac:	f000 f8c0 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80170b0:	69fb      	ldr	r3, [r7, #28]
 80170b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80170b4:	e09d      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80170b6:	2300      	movs	r3, #0
 80170b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80170ba:	e09a      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80170bc:	4b20      	ldr	r3, [pc, #128]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80170c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80170c8:	d107      	bne.n	80170da <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80170ca:	f107 030c 	add.w	r3, r7, #12
 80170ce:	4618      	mov	r0, r3
 80170d0:	f000 fa02 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80170d4:	693b      	ldr	r3, [r7, #16]
 80170d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80170d8:	e08b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80170da:	2300      	movs	r3, #0
 80170dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80170de:	e088      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80170e0:	4b17      	ldr	r3, [pc, #92]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80170e2:	681b      	ldr	r3, [r3, #0]
 80170e4:	f003 0304 	and.w	r3, r3, #4
 80170e8:	2b04      	cmp	r3, #4
 80170ea:	d109      	bne.n	8017100 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80170ec:	4b14      	ldr	r3, [pc, #80]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80170ee:	681b      	ldr	r3, [r3, #0]
 80170f0:	08db      	lsrs	r3, r3, #3
 80170f2:	f003 0303 	and.w	r3, r3, #3
 80170f6:	4a13      	ldr	r2, [pc, #76]	@ (8017144 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80170f8:	fa22 f303 	lsr.w	r3, r2, r3
 80170fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80170fe:	e078      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017100:	2300      	movs	r3, #0
 8017102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017104:	e075      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8017106:	4b0e      	ldr	r3, [pc, #56]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801710e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017112:	d102      	bne.n	801711a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8017114:	4b0c      	ldr	r3, [pc, #48]	@ (8017148 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8017116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017118:	e06b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801711a:	2300      	movs	r3, #0
 801711c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801711e:	e068      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8017120:	4b07      	ldr	r3, [pc, #28]	@ (8017140 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017122:	681b      	ldr	r3, [r3, #0]
 8017124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017128:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801712c:	d102      	bne.n	8017134 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 801712e:	4b07      	ldr	r3, [pc, #28]	@ (801714c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8017130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017132:	e05e      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017134:	2300      	movs	r3, #0
 8017136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017138:	e05b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 801713a:	2300      	movs	r3, #0
 801713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801713e:	e058      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017140:	58024400 	.word	0x58024400
 8017144:	03d09000 	.word	0x03d09000
 8017148:	003d0900 	.word	0x003d0900
 801714c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8017150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017154:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8017158:	430b      	orrs	r3, r1
 801715a:	d148      	bne.n	80171ee <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 801715c:	4b27      	ldr	r3, [pc, #156]	@ (80171fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801715e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017160:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8017164:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801716c:	d02a      	beq.n	80171c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 801716e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017174:	d838      	bhi.n	80171e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8017176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017178:	2b00      	cmp	r3, #0
 801717a:	d004      	beq.n	8017186 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 801717c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801717e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017182:	d00d      	beq.n	80171a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8017184:	e030      	b.n	80171e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8017186:	4b1d      	ldr	r3, [pc, #116]	@ (80171fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801718e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017192:	d102      	bne.n	801719a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8017194:	4b1a      	ldr	r3, [pc, #104]	@ (8017200 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8017196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017198:	e02b      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801719a:	2300      	movs	r3, #0
 801719c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801719e:	e028      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80171a0:	4b16      	ldr	r3, [pc, #88]	@ (80171fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80171a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80171ac:	d107      	bne.n	80171be <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80171ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80171b2:	4618      	mov	r0, r3
 80171b4:	f000 fae4 	bl	8017780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80171b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80171bc:	e019      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80171be:	2300      	movs	r3, #0
 80171c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80171c2:	e016      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80171c4:	4b0d      	ldr	r3, [pc, #52]	@ (80171fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80171c6:	681b      	ldr	r3, [r3, #0]
 80171c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80171cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80171d0:	d107      	bne.n	80171e2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80171d2:	f107 0318 	add.w	r3, r7, #24
 80171d6:	4618      	mov	r0, r3
 80171d8:	f000 f82a 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80171dc:	69fb      	ldr	r3, [r7, #28]
 80171de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80171e0:	e007      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80171e2:	2300      	movs	r3, #0
 80171e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80171e6:	e004      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80171e8:	2300      	movs	r3, #0
 80171ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80171ec:	e001      	b.n	80171f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80171ee:	2300      	movs	r3, #0
 80171f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80171f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80171f4:	4618      	mov	r0, r3
 80171f6:	3740      	adds	r7, #64	@ 0x40
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bd80      	pop	{r7, pc}
 80171fc:	58024400 	.word	0x58024400
 8017200:	017d7840 	.word	0x017d7840

08017204 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8017204:	b580      	push	{r7, lr}
 8017206:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8017208:	f7fe f816 	bl	8015238 <HAL_RCC_GetHCLKFreq>
 801720c:	4602      	mov	r2, r0
 801720e:	4b06      	ldr	r3, [pc, #24]	@ (8017228 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8017210:	6a1b      	ldr	r3, [r3, #32]
 8017212:	091b      	lsrs	r3, r3, #4
 8017214:	f003 0307 	and.w	r3, r3, #7
 8017218:	4904      	ldr	r1, [pc, #16]	@ (801722c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801721a:	5ccb      	ldrb	r3, [r1, r3]
 801721c:	f003 031f 	and.w	r3, r3, #31
 8017220:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8017224:	4618      	mov	r0, r3
 8017226:	bd80      	pop	{r7, pc}
 8017228:	58024400 	.word	0x58024400
 801722c:	08021658 	.word	0x08021658

08017230 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8017230:	b480      	push	{r7}
 8017232:	b089      	sub	sp, #36	@ 0x24
 8017234:	af00      	add	r7, sp, #0
 8017236:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8017238:	4ba1      	ldr	r3, [pc, #644]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801723a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801723c:	f003 0303 	and.w	r3, r3, #3
 8017240:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8017242:	4b9f      	ldr	r3, [pc, #636]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017246:	0b1b      	lsrs	r3, r3, #12
 8017248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801724c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 801724e:	4b9c      	ldr	r3, [pc, #624]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017252:	091b      	lsrs	r3, r3, #4
 8017254:	f003 0301 	and.w	r3, r3, #1
 8017258:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801725a:	4b99      	ldr	r3, [pc, #612]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801725c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801725e:	08db      	lsrs	r3, r3, #3
 8017260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017264:	693a      	ldr	r2, [r7, #16]
 8017266:	fb02 f303 	mul.w	r3, r2, r3
 801726a:	ee07 3a90 	vmov	s15, r3
 801726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017272:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8017276:	697b      	ldr	r3, [r7, #20]
 8017278:	2b00      	cmp	r3, #0
 801727a:	f000 8111 	beq.w	80174a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801727e:	69bb      	ldr	r3, [r7, #24]
 8017280:	2b02      	cmp	r3, #2
 8017282:	f000 8083 	beq.w	801738c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8017286:	69bb      	ldr	r3, [r7, #24]
 8017288:	2b02      	cmp	r3, #2
 801728a:	f200 80a1 	bhi.w	80173d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801728e:	69bb      	ldr	r3, [r7, #24]
 8017290:	2b00      	cmp	r3, #0
 8017292:	d003      	beq.n	801729c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8017294:	69bb      	ldr	r3, [r7, #24]
 8017296:	2b01      	cmp	r3, #1
 8017298:	d056      	beq.n	8017348 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801729a:	e099      	b.n	80173d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801729c:	4b88      	ldr	r3, [pc, #544]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	f003 0320 	and.w	r3, r3, #32
 80172a4:	2b00      	cmp	r3, #0
 80172a6:	d02d      	beq.n	8017304 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80172a8:	4b85      	ldr	r3, [pc, #532]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80172aa:	681b      	ldr	r3, [r3, #0]
 80172ac:	08db      	lsrs	r3, r3, #3
 80172ae:	f003 0303 	and.w	r3, r3, #3
 80172b2:	4a84      	ldr	r2, [pc, #528]	@ (80174c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80172b4:	fa22 f303 	lsr.w	r3, r2, r3
 80172b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80172ba:	68bb      	ldr	r3, [r7, #8]
 80172bc:	ee07 3a90 	vmov	s15, r3
 80172c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80172c4:	697b      	ldr	r3, [r7, #20]
 80172c6:	ee07 3a90 	vmov	s15, r3
 80172ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80172ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80172d2:	4b7b      	ldr	r3, [pc, #492]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80172d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80172d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172da:	ee07 3a90 	vmov	s15, r3
 80172de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80172e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80172e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80174c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80172ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80172ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80172f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80172f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80172fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80172fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8017302:	e087      	b.n	8017414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8017304:	697b      	ldr	r3, [r7, #20]
 8017306:	ee07 3a90 	vmov	s15, r3
 801730a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801730e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80174cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8017312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017316:	4b6a      	ldr	r3, [pc, #424]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801731a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801731e:	ee07 3a90 	vmov	s15, r3
 8017322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017326:	ed97 6a03 	vldr	s12, [r7, #12]
 801732a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80174c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801732e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801733a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801733e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017342:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017346:	e065      	b.n	8017414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8017348:	697b      	ldr	r3, [r7, #20]
 801734a:	ee07 3a90 	vmov	s15, r3
 801734e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017352:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80174d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8017356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801735a:	4b59      	ldr	r3, [pc, #356]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801735c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801735e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017362:	ee07 3a90 	vmov	s15, r3
 8017366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801736a:	ed97 6a03 	vldr	s12, [r7, #12]
 801736e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80174c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8017372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801737a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801737e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017386:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801738a:	e043      	b.n	8017414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801738c:	697b      	ldr	r3, [r7, #20]
 801738e:	ee07 3a90 	vmov	s15, r3
 8017392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017396:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80174d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801739a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801739e:	4b48      	ldr	r3, [pc, #288]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80173a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80173a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80173a6:	ee07 3a90 	vmov	s15, r3
 80173aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80173ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80173b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80174c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80173b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80173ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80173be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80173c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80173c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80173ce:	e021      	b.n	8017414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80173d0:	697b      	ldr	r3, [r7, #20]
 80173d2:	ee07 3a90 	vmov	s15, r3
 80173d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80173da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80174d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80173de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80173e2:	4b37      	ldr	r3, [pc, #220]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80173e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80173e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80173ea:	ee07 3a90 	vmov	s15, r3
 80173ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80173f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80173f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80174c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80173fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80173fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801740a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801740e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017412:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8017414:	4b2a      	ldr	r3, [pc, #168]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017418:	0a5b      	lsrs	r3, r3, #9
 801741a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801741e:	ee07 3a90 	vmov	s15, r3
 8017422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801742a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801742e:	edd7 6a07 	vldr	s13, [r7, #28]
 8017432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801743a:	ee17 2a90 	vmov	r2, s15
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8017442:	4b1f      	ldr	r3, [pc, #124]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017446:	0c1b      	lsrs	r3, r3, #16
 8017448:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801744c:	ee07 3a90 	vmov	s15, r3
 8017450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017454:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017458:	ee37 7a87 	vadd.f32	s14, s15, s14
 801745c:	edd7 6a07 	vldr	s13, [r7, #28]
 8017460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017468:	ee17 2a90 	vmov	r2, s15
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8017470:	4b13      	ldr	r3, [pc, #76]	@ (80174c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017474:	0e1b      	lsrs	r3, r3, #24
 8017476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801747a:	ee07 3a90 	vmov	s15, r3
 801747e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017482:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017486:	ee37 7a87 	vadd.f32	s14, s15, s14
 801748a:	edd7 6a07 	vldr	s13, [r7, #28]
 801748e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017496:	ee17 2a90 	vmov	r2, s15
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801749e:	e008      	b.n	80174b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	2200      	movs	r2, #0
 80174a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	2200      	movs	r2, #0
 80174aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	2200      	movs	r2, #0
 80174b0:	609a      	str	r2, [r3, #8]
}
 80174b2:	bf00      	nop
 80174b4:	3724      	adds	r7, #36	@ 0x24
 80174b6:	46bd      	mov	sp, r7
 80174b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174bc:	4770      	bx	lr
 80174be:	bf00      	nop
 80174c0:	58024400 	.word	0x58024400
 80174c4:	03d09000 	.word	0x03d09000
 80174c8:	46000000 	.word	0x46000000
 80174cc:	4c742400 	.word	0x4c742400
 80174d0:	4a742400 	.word	0x4a742400
 80174d4:	4bbebc20 	.word	0x4bbebc20

080174d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80174d8:	b480      	push	{r7}
 80174da:	b089      	sub	sp, #36	@ 0x24
 80174dc:	af00      	add	r7, sp, #0
 80174de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80174e0:	4ba1      	ldr	r3, [pc, #644]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80174e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80174e4:	f003 0303 	and.w	r3, r3, #3
 80174e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80174ea:	4b9f      	ldr	r3, [pc, #636]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80174ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80174ee:	0d1b      	lsrs	r3, r3, #20
 80174f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80174f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80174f6:	4b9c      	ldr	r3, [pc, #624]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80174f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174fa:	0a1b      	lsrs	r3, r3, #8
 80174fc:	f003 0301 	and.w	r3, r3, #1
 8017500:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8017502:	4b99      	ldr	r3, [pc, #612]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017506:	08db      	lsrs	r3, r3, #3
 8017508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801750c:	693a      	ldr	r2, [r7, #16]
 801750e:	fb02 f303 	mul.w	r3, r2, r3
 8017512:	ee07 3a90 	vmov	s15, r3
 8017516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801751a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801751e:	697b      	ldr	r3, [r7, #20]
 8017520:	2b00      	cmp	r3, #0
 8017522:	f000 8111 	beq.w	8017748 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8017526:	69bb      	ldr	r3, [r7, #24]
 8017528:	2b02      	cmp	r3, #2
 801752a:	f000 8083 	beq.w	8017634 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801752e:	69bb      	ldr	r3, [r7, #24]
 8017530:	2b02      	cmp	r3, #2
 8017532:	f200 80a1 	bhi.w	8017678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8017536:	69bb      	ldr	r3, [r7, #24]
 8017538:	2b00      	cmp	r3, #0
 801753a:	d003      	beq.n	8017544 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 801753c:	69bb      	ldr	r3, [r7, #24]
 801753e:	2b01      	cmp	r3, #1
 8017540:	d056      	beq.n	80175f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8017542:	e099      	b.n	8017678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8017544:	4b88      	ldr	r3, [pc, #544]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017546:	681b      	ldr	r3, [r3, #0]
 8017548:	f003 0320 	and.w	r3, r3, #32
 801754c:	2b00      	cmp	r3, #0
 801754e:	d02d      	beq.n	80175ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017550:	4b85      	ldr	r3, [pc, #532]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017552:	681b      	ldr	r3, [r3, #0]
 8017554:	08db      	lsrs	r3, r3, #3
 8017556:	f003 0303 	and.w	r3, r3, #3
 801755a:	4a84      	ldr	r2, [pc, #528]	@ (801776c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 801755c:	fa22 f303 	lsr.w	r3, r2, r3
 8017560:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8017562:	68bb      	ldr	r3, [r7, #8]
 8017564:	ee07 3a90 	vmov	s15, r3
 8017568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801756c:	697b      	ldr	r3, [r7, #20]
 801756e:	ee07 3a90 	vmov	s15, r3
 8017572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801757a:	4b7b      	ldr	r3, [pc, #492]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801757c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801757e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017582:	ee07 3a90 	vmov	s15, r3
 8017586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801758a:	ed97 6a03 	vldr	s12, [r7, #12]
 801758e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8017770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8017592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801759a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801759e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80175a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80175a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80175aa:	e087      	b.n	80176bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80175ac:	697b      	ldr	r3, [r7, #20]
 80175ae:	ee07 3a90 	vmov	s15, r3
 80175b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80175b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8017774 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80175ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80175be:	4b6a      	ldr	r3, [pc, #424]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80175c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80175c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80175c6:	ee07 3a90 	vmov	s15, r3
 80175ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80175ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80175d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8017770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80175d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80175da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80175de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80175e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80175e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80175ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80175ee:	e065      	b.n	80176bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80175f0:	697b      	ldr	r3, [r7, #20]
 80175f2:	ee07 3a90 	vmov	s15, r3
 80175f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80175fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8017778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80175fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017602:	4b59      	ldr	r3, [pc, #356]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801760a:	ee07 3a90 	vmov	s15, r3
 801760e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017612:	ed97 6a03 	vldr	s12, [r7, #12]
 8017616:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8017770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801761a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801761e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801762a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801762e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017632:	e043      	b.n	80176bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8017634:	697b      	ldr	r3, [r7, #20]
 8017636:	ee07 3a90 	vmov	s15, r3
 801763a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801763e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801777c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8017642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017646:	4b48      	ldr	r3, [pc, #288]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801764a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801764e:	ee07 3a90 	vmov	s15, r3
 8017652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017656:	ed97 6a03 	vldr	s12, [r7, #12]
 801765a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8017770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801765e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801766a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801766e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017676:	e021      	b.n	80176bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8017678:	697b      	ldr	r3, [r7, #20]
 801767a:	ee07 3a90 	vmov	s15, r3
 801767e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017682:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8017778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8017686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801768a:	4b37      	ldr	r3, [pc, #220]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801768c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801768e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017692:	ee07 3a90 	vmov	s15, r3
 8017696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801769a:	ed97 6a03 	vldr	s12, [r7, #12]
 801769e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8017770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80176a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80176a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80176aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80176ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80176b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80176b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80176ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80176bc:	4b2a      	ldr	r3, [pc, #168]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80176be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80176c0:	0a5b      	lsrs	r3, r3, #9
 80176c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80176c6:	ee07 3a90 	vmov	s15, r3
 80176ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80176ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80176d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80176d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80176da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80176de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80176e2:	ee17 2a90 	vmov	r2, s15
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80176ea:	4b1f      	ldr	r3, [pc, #124]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80176ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80176ee:	0c1b      	lsrs	r3, r3, #16
 80176f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80176f4:	ee07 3a90 	vmov	s15, r3
 80176f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80176fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017700:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017704:	edd7 6a07 	vldr	s13, [r7, #28]
 8017708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801770c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017710:	ee17 2a90 	vmov	r2, s15
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8017718:	4b13      	ldr	r3, [pc, #76]	@ (8017768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801771a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801771c:	0e1b      	lsrs	r3, r3, #24
 801771e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017722:	ee07 3a90 	vmov	s15, r3
 8017726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801772a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801772e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017732:	edd7 6a07 	vldr	s13, [r7, #28]
 8017736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801773a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801773e:	ee17 2a90 	vmov	r2, s15
 8017742:	687b      	ldr	r3, [r7, #4]
 8017744:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8017746:	e008      	b.n	801775a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	2200      	movs	r2, #0
 801774c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	2200      	movs	r2, #0
 8017752:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	2200      	movs	r2, #0
 8017758:	609a      	str	r2, [r3, #8]
}
 801775a:	bf00      	nop
 801775c:	3724      	adds	r7, #36	@ 0x24
 801775e:	46bd      	mov	sp, r7
 8017760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017764:	4770      	bx	lr
 8017766:	bf00      	nop
 8017768:	58024400 	.word	0x58024400
 801776c:	03d09000 	.word	0x03d09000
 8017770:	46000000 	.word	0x46000000
 8017774:	4c742400 	.word	0x4c742400
 8017778:	4a742400 	.word	0x4a742400
 801777c:	4bbebc20 	.word	0x4bbebc20

08017780 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8017780:	b480      	push	{r7}
 8017782:	b089      	sub	sp, #36	@ 0x24
 8017784:	af00      	add	r7, sp, #0
 8017786:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8017788:	4ba0      	ldr	r3, [pc, #640]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801778a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801778c:	f003 0303 	and.w	r3, r3, #3
 8017790:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8017792:	4b9e      	ldr	r3, [pc, #632]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017796:	091b      	lsrs	r3, r3, #4
 8017798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801779c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801779e:	4b9b      	ldr	r3, [pc, #620]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80177a2:	f003 0301 	and.w	r3, r3, #1
 80177a6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80177a8:	4b98      	ldr	r3, [pc, #608]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177ac:	08db      	lsrs	r3, r3, #3
 80177ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80177b2:	693a      	ldr	r2, [r7, #16]
 80177b4:	fb02 f303 	mul.w	r3, r2, r3
 80177b8:	ee07 3a90 	vmov	s15, r3
 80177bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80177c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80177c4:	697b      	ldr	r3, [r7, #20]
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	f000 8111 	beq.w	80179ee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80177cc:	69bb      	ldr	r3, [r7, #24]
 80177ce:	2b02      	cmp	r3, #2
 80177d0:	f000 8083 	beq.w	80178da <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80177d4:	69bb      	ldr	r3, [r7, #24]
 80177d6:	2b02      	cmp	r3, #2
 80177d8:	f200 80a1 	bhi.w	801791e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80177dc:	69bb      	ldr	r3, [r7, #24]
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d003      	beq.n	80177ea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80177e2:	69bb      	ldr	r3, [r7, #24]
 80177e4:	2b01      	cmp	r3, #1
 80177e6:	d056      	beq.n	8017896 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80177e8:	e099      	b.n	801791e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80177ea:	4b88      	ldr	r3, [pc, #544]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177ec:	681b      	ldr	r3, [r3, #0]
 80177ee:	f003 0320 	and.w	r3, r3, #32
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d02d      	beq.n	8017852 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80177f6:	4b85      	ldr	r3, [pc, #532]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	08db      	lsrs	r3, r3, #3
 80177fc:	f003 0303 	and.w	r3, r3, #3
 8017800:	4a83      	ldr	r2, [pc, #524]	@ (8017a10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8017802:	fa22 f303 	lsr.w	r3, r2, r3
 8017806:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8017808:	68bb      	ldr	r3, [r7, #8]
 801780a:	ee07 3a90 	vmov	s15, r3
 801780e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017812:	697b      	ldr	r3, [r7, #20]
 8017814:	ee07 3a90 	vmov	s15, r3
 8017818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801781c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017820:	4b7a      	ldr	r3, [pc, #488]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017828:	ee07 3a90 	vmov	s15, r3
 801782c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017830:	ed97 6a03 	vldr	s12, [r7, #12]
 8017834:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8017a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8017838:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801783c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017840:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017844:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017848:	ee67 7a27 	vmul.f32	s15, s14, s15
 801784c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8017850:	e087      	b.n	8017962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8017852:	697b      	ldr	r3, [r7, #20]
 8017854:	ee07 3a90 	vmov	s15, r3
 8017858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801785c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8017a18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8017860:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017864:	4b69      	ldr	r3, [pc, #420]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801786c:	ee07 3a90 	vmov	s15, r3
 8017870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017874:	ed97 6a03 	vldr	s12, [r7, #12]
 8017878:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8017a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801787c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017880:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017884:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801788c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017890:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017894:	e065      	b.n	8017962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8017896:	697b      	ldr	r3, [r7, #20]
 8017898:	ee07 3a90 	vmov	s15, r3
 801789c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80178a0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8017a1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80178a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80178a8:	4b58      	ldr	r3, [pc, #352]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80178aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80178b0:	ee07 3a90 	vmov	s15, r3
 80178b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80178b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80178bc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8017a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80178c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80178c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80178c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80178cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80178d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80178d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80178d8:	e043      	b.n	8017962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80178da:	697b      	ldr	r3, [r7, #20]
 80178dc:	ee07 3a90 	vmov	s15, r3
 80178e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80178e4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8017a20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80178e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80178ec:	4b47      	ldr	r3, [pc, #284]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80178ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80178f4:	ee07 3a90 	vmov	s15, r3
 80178f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80178fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8017900:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8017a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8017904:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017908:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801790c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017910:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017914:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017918:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801791c:	e021      	b.n	8017962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801791e:	697b      	ldr	r3, [r7, #20]
 8017920:	ee07 3a90 	vmov	s15, r3
 8017924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017928:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8017a18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801792c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017930:	4b36      	ldr	r3, [pc, #216]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017938:	ee07 3a90 	vmov	s15, r3
 801793c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017940:	ed97 6a03 	vldr	s12, [r7, #12]
 8017944:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8017a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8017948:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801794c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017950:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017954:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017958:	ee67 7a27 	vmul.f32	s15, s14, s15
 801795c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017960:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8017962:	4b2a      	ldr	r3, [pc, #168]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017966:	0a5b      	lsrs	r3, r3, #9
 8017968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801796c:	ee07 3a90 	vmov	s15, r3
 8017970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017978:	ee37 7a87 	vadd.f32	s14, s15, s14
 801797c:	edd7 6a07 	vldr	s13, [r7, #28]
 8017980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017988:	ee17 2a90 	vmov	r2, s15
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8017990:	4b1e      	ldr	r3, [pc, #120]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017994:	0c1b      	lsrs	r3, r3, #16
 8017996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801799a:	ee07 3a90 	vmov	s15, r3
 801799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80179a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80179a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80179aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80179ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80179b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80179b6:	ee17 2a90 	vmov	r2, s15
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80179be:	4b13      	ldr	r3, [pc, #76]	@ (8017a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80179c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80179c2:	0e1b      	lsrs	r3, r3, #24
 80179c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80179c8:	ee07 3a90 	vmov	s15, r3
 80179cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80179d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80179d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80179d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80179dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80179e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80179e4:	ee17 2a90 	vmov	r2, s15
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80179ec:	e008      	b.n	8017a00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80179ee:	687b      	ldr	r3, [r7, #4]
 80179f0:	2200      	movs	r2, #0
 80179f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	2200      	movs	r2, #0
 80179f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	2200      	movs	r2, #0
 80179fe:	609a      	str	r2, [r3, #8]
}
 8017a00:	bf00      	nop
 8017a02:	3724      	adds	r7, #36	@ 0x24
 8017a04:	46bd      	mov	sp, r7
 8017a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a0a:	4770      	bx	lr
 8017a0c:	58024400 	.word	0x58024400
 8017a10:	03d09000 	.word	0x03d09000
 8017a14:	46000000 	.word	0x46000000
 8017a18:	4c742400 	.word	0x4c742400
 8017a1c:	4a742400 	.word	0x4a742400
 8017a20:	4bbebc20 	.word	0x4bbebc20

08017a24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8017a24:	b580      	push	{r7, lr}
 8017a26:	b084      	sub	sp, #16
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
 8017a2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8017a2e:	2300      	movs	r3, #0
 8017a30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8017a32:	4b53      	ldr	r3, [pc, #332]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a36:	f003 0303 	and.w	r3, r3, #3
 8017a3a:	2b03      	cmp	r3, #3
 8017a3c:	d101      	bne.n	8017a42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8017a3e:	2301      	movs	r3, #1
 8017a40:	e099      	b.n	8017b76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8017a42:	4b4f      	ldr	r3, [pc, #316]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a44:	681b      	ldr	r3, [r3, #0]
 8017a46:	4a4e      	ldr	r2, [pc, #312]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8017a4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017a4e:	f7f9 fac9 	bl	8010fe4 <HAL_GetTick>
 8017a52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8017a54:	e008      	b.n	8017a68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8017a56:	f7f9 fac5 	bl	8010fe4 <HAL_GetTick>
 8017a5a:	4602      	mov	r2, r0
 8017a5c:	68bb      	ldr	r3, [r7, #8]
 8017a5e:	1ad3      	subs	r3, r2, r3
 8017a60:	2b02      	cmp	r3, #2
 8017a62:	d901      	bls.n	8017a68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8017a64:	2303      	movs	r3, #3
 8017a66:	e086      	b.n	8017b76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8017a68:	4b45      	ldr	r3, [pc, #276]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d1f0      	bne.n	8017a56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8017a74:	4b42      	ldr	r3, [pc, #264]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a78:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	681b      	ldr	r3, [r3, #0]
 8017a80:	031b      	lsls	r3, r3, #12
 8017a82:	493f      	ldr	r1, [pc, #252]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017a84:	4313      	orrs	r3, r2
 8017a86:	628b      	str	r3, [r1, #40]	@ 0x28
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	685b      	ldr	r3, [r3, #4]
 8017a8c:	3b01      	subs	r3, #1
 8017a8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	689b      	ldr	r3, [r3, #8]
 8017a96:	3b01      	subs	r3, #1
 8017a98:	025b      	lsls	r3, r3, #9
 8017a9a:	b29b      	uxth	r3, r3
 8017a9c:	431a      	orrs	r2, r3
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	68db      	ldr	r3, [r3, #12]
 8017aa2:	3b01      	subs	r3, #1
 8017aa4:	041b      	lsls	r3, r3, #16
 8017aa6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8017aaa:	431a      	orrs	r2, r3
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	691b      	ldr	r3, [r3, #16]
 8017ab0:	3b01      	subs	r3, #1
 8017ab2:	061b      	lsls	r3, r3, #24
 8017ab4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8017ab8:	4931      	ldr	r1, [pc, #196]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017aba:	4313      	orrs	r3, r2
 8017abc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8017abe:	4b30      	ldr	r3, [pc, #192]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ac2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	695b      	ldr	r3, [r3, #20]
 8017aca:	492d      	ldr	r1, [pc, #180]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017acc:	4313      	orrs	r3, r2
 8017ace:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8017ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ad4:	f023 0220 	bic.w	r2, r3, #32
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	699b      	ldr	r3, [r3, #24]
 8017adc:	4928      	ldr	r1, [pc, #160]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017ade:	4313      	orrs	r3, r2
 8017ae0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8017ae2:	4b27      	ldr	r3, [pc, #156]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ae6:	4a26      	ldr	r2, [pc, #152]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017ae8:	f023 0310 	bic.w	r3, r3, #16
 8017aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8017aee:	4b24      	ldr	r3, [pc, #144]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017af0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8017af2:	4b24      	ldr	r3, [pc, #144]	@ (8017b84 <RCCEx_PLL2_Config+0x160>)
 8017af4:	4013      	ands	r3, r2
 8017af6:	687a      	ldr	r2, [r7, #4]
 8017af8:	69d2      	ldr	r2, [r2, #28]
 8017afa:	00d2      	lsls	r2, r2, #3
 8017afc:	4920      	ldr	r1, [pc, #128]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017afe:	4313      	orrs	r3, r2
 8017b00:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8017b02:	4b1f      	ldr	r3, [pc, #124]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b06:	4a1e      	ldr	r2, [pc, #120]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b08:	f043 0310 	orr.w	r3, r3, #16
 8017b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8017b0e:	683b      	ldr	r3, [r7, #0]
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d106      	bne.n	8017b22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8017b14:	4b1a      	ldr	r3, [pc, #104]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b18:	4a19      	ldr	r2, [pc, #100]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8017b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017b20:	e00f      	b.n	8017b42 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8017b22:	683b      	ldr	r3, [r7, #0]
 8017b24:	2b01      	cmp	r3, #1
 8017b26:	d106      	bne.n	8017b36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8017b28:	4b15      	ldr	r3, [pc, #84]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b2c:	4a14      	ldr	r2, [pc, #80]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8017b32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017b34:	e005      	b.n	8017b42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8017b36:	4b12      	ldr	r3, [pc, #72]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b3a:	4a11      	ldr	r2, [pc, #68]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8017b40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8017b42:	4b0f      	ldr	r3, [pc, #60]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b44:	681b      	ldr	r3, [r3, #0]
 8017b46:	4a0e      	ldr	r2, [pc, #56]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8017b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017b4e:	f7f9 fa49 	bl	8010fe4 <HAL_GetTick>
 8017b52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8017b54:	e008      	b.n	8017b68 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8017b56:	f7f9 fa45 	bl	8010fe4 <HAL_GetTick>
 8017b5a:	4602      	mov	r2, r0
 8017b5c:	68bb      	ldr	r3, [r7, #8]
 8017b5e:	1ad3      	subs	r3, r2, r3
 8017b60:	2b02      	cmp	r3, #2
 8017b62:	d901      	bls.n	8017b68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8017b64:	2303      	movs	r3, #3
 8017b66:	e006      	b.n	8017b76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8017b68:	4b05      	ldr	r3, [pc, #20]	@ (8017b80 <RCCEx_PLL2_Config+0x15c>)
 8017b6a:	681b      	ldr	r3, [r3, #0]
 8017b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d0f0      	beq.n	8017b56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8017b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b76:	4618      	mov	r0, r3
 8017b78:	3710      	adds	r7, #16
 8017b7a:	46bd      	mov	sp, r7
 8017b7c:	bd80      	pop	{r7, pc}
 8017b7e:	bf00      	nop
 8017b80:	58024400 	.word	0x58024400
 8017b84:	ffff0007 	.word	0xffff0007

08017b88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8017b88:	b580      	push	{r7, lr}
 8017b8a:	b084      	sub	sp, #16
 8017b8c:	af00      	add	r7, sp, #0
 8017b8e:	6078      	str	r0, [r7, #4]
 8017b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8017b92:	2300      	movs	r3, #0
 8017b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8017b96:	4b53      	ldr	r3, [pc, #332]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b9a:	f003 0303 	and.w	r3, r3, #3
 8017b9e:	2b03      	cmp	r3, #3
 8017ba0:	d101      	bne.n	8017ba6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8017ba2:	2301      	movs	r3, #1
 8017ba4:	e099      	b.n	8017cda <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8017ba6:	4b4f      	ldr	r3, [pc, #316]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017ba8:	681b      	ldr	r3, [r3, #0]
 8017baa:	4a4e      	ldr	r2, [pc, #312]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017bac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017bb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017bb2:	f7f9 fa17 	bl	8010fe4 <HAL_GetTick>
 8017bb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017bb8:	e008      	b.n	8017bcc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017bba:	f7f9 fa13 	bl	8010fe4 <HAL_GetTick>
 8017bbe:	4602      	mov	r2, r0
 8017bc0:	68bb      	ldr	r3, [r7, #8]
 8017bc2:	1ad3      	subs	r3, r2, r3
 8017bc4:	2b02      	cmp	r3, #2
 8017bc6:	d901      	bls.n	8017bcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8017bc8:	2303      	movs	r3, #3
 8017bca:	e086      	b.n	8017cda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017bcc:	4b45      	ldr	r3, [pc, #276]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017bce:	681b      	ldr	r3, [r3, #0]
 8017bd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d1f0      	bne.n	8017bba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8017bd8:	4b42      	ldr	r3, [pc, #264]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017bdc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	051b      	lsls	r3, r3, #20
 8017be6:	493f      	ldr	r1, [pc, #252]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017be8:	4313      	orrs	r3, r2
 8017bea:	628b      	str	r3, [r1, #40]	@ 0x28
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	685b      	ldr	r3, [r3, #4]
 8017bf0:	3b01      	subs	r3, #1
 8017bf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	689b      	ldr	r3, [r3, #8]
 8017bfa:	3b01      	subs	r3, #1
 8017bfc:	025b      	lsls	r3, r3, #9
 8017bfe:	b29b      	uxth	r3, r3
 8017c00:	431a      	orrs	r2, r3
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	68db      	ldr	r3, [r3, #12]
 8017c06:	3b01      	subs	r3, #1
 8017c08:	041b      	lsls	r3, r3, #16
 8017c0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8017c0e:	431a      	orrs	r2, r3
 8017c10:	687b      	ldr	r3, [r7, #4]
 8017c12:	691b      	ldr	r3, [r3, #16]
 8017c14:	3b01      	subs	r3, #1
 8017c16:	061b      	lsls	r3, r3, #24
 8017c18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8017c1c:	4931      	ldr	r1, [pc, #196]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c1e:	4313      	orrs	r3, r2
 8017c20:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8017c22:	4b30      	ldr	r3, [pc, #192]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	695b      	ldr	r3, [r3, #20]
 8017c2e:	492d      	ldr	r1, [pc, #180]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c30:	4313      	orrs	r3, r2
 8017c32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8017c34:	4b2b      	ldr	r3, [pc, #172]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c38:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	699b      	ldr	r3, [r3, #24]
 8017c40:	4928      	ldr	r1, [pc, #160]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c42:	4313      	orrs	r3, r2
 8017c44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8017c46:	4b27      	ldr	r3, [pc, #156]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c4a:	4a26      	ldr	r2, [pc, #152]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8017c52:	4b24      	ldr	r3, [pc, #144]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017c56:	4b24      	ldr	r3, [pc, #144]	@ (8017ce8 <RCCEx_PLL3_Config+0x160>)
 8017c58:	4013      	ands	r3, r2
 8017c5a:	687a      	ldr	r2, [r7, #4]
 8017c5c:	69d2      	ldr	r2, [r2, #28]
 8017c5e:	00d2      	lsls	r2, r2, #3
 8017c60:	4920      	ldr	r1, [pc, #128]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c62:	4313      	orrs	r3, r2
 8017c64:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8017c66:	4b1f      	ldr	r3, [pc, #124]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017c70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8017c72:	683b      	ldr	r3, [r7, #0]
 8017c74:	2b00      	cmp	r3, #0
 8017c76:	d106      	bne.n	8017c86 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8017c78:	4b1a      	ldr	r3, [pc, #104]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c7c:	4a19      	ldr	r2, [pc, #100]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8017c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017c84:	e00f      	b.n	8017ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8017c86:	683b      	ldr	r3, [r7, #0]
 8017c88:	2b01      	cmp	r3, #1
 8017c8a:	d106      	bne.n	8017c9a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8017c8c:	4b15      	ldr	r3, [pc, #84]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c90:	4a14      	ldr	r2, [pc, #80]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c92:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017c96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017c98:	e005      	b.n	8017ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8017c9a:	4b12      	ldr	r3, [pc, #72]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c9e:	4a11      	ldr	r2, [pc, #68]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017ca0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8017ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8017ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017ca8:	681b      	ldr	r3, [r3, #0]
 8017caa:	4a0e      	ldr	r2, [pc, #56]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017cb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017cb2:	f7f9 f997 	bl	8010fe4 <HAL_GetTick>
 8017cb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017cb8:	e008      	b.n	8017ccc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017cba:	f7f9 f993 	bl	8010fe4 <HAL_GetTick>
 8017cbe:	4602      	mov	r2, r0
 8017cc0:	68bb      	ldr	r3, [r7, #8]
 8017cc2:	1ad3      	subs	r3, r2, r3
 8017cc4:	2b02      	cmp	r3, #2
 8017cc6:	d901      	bls.n	8017ccc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8017cc8:	2303      	movs	r3, #3
 8017cca:	e006      	b.n	8017cda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017ccc:	4b05      	ldr	r3, [pc, #20]	@ (8017ce4 <RCCEx_PLL3_Config+0x15c>)
 8017cce:	681b      	ldr	r3, [r3, #0]
 8017cd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d0f0      	beq.n	8017cba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8017cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8017cda:	4618      	mov	r0, r3
 8017cdc:	3710      	adds	r7, #16
 8017cde:	46bd      	mov	sp, r7
 8017ce0:	bd80      	pop	{r7, pc}
 8017ce2:	bf00      	nop
 8017ce4:	58024400 	.word	0x58024400
 8017ce8:	ffff0007 	.word	0xffff0007

08017cec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b084      	sub	sp, #16
 8017cf0:	af00      	add	r7, sp, #0
 8017cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8017cf4:	2301      	movs	r3, #1
 8017cf6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	d071      	beq.n	8017de2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8017d04:	b2db      	uxtb	r3, r3
 8017d06:	2b00      	cmp	r3, #0
 8017d08:	d106      	bne.n	8017d18 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	2200      	movs	r2, #0
 8017d0e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8017d12:	6878      	ldr	r0, [r7, #4]
 8017d14:	f004 ff2c 	bl	801cb70 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	2202      	movs	r2, #2
 8017d1c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	68db      	ldr	r3, [r3, #12]
 8017d26:	f003 0310 	and.w	r3, r3, #16
 8017d2a:	2b10      	cmp	r3, #16
 8017d2c:	d050      	beq.n	8017dd0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	22ca      	movs	r2, #202	@ 0xca
 8017d34:	625a      	str	r2, [r3, #36]	@ 0x24
 8017d36:	687b      	ldr	r3, [r7, #4]
 8017d38:	681b      	ldr	r3, [r3, #0]
 8017d3a:	2253      	movs	r2, #83	@ 0x53
 8017d3c:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8017d3e:	6878      	ldr	r0, [r7, #4]
 8017d40:	f000 f9a0 	bl	8018084 <RTC_EnterInitMode>
 8017d44:	4603      	mov	r3, r0
 8017d46:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8017d48:	7bfb      	ldrb	r3, [r7, #15]
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d124      	bne.n	8017d98 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	6899      	ldr	r1, [r3, #8]
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	681a      	ldr	r2, [r3, #0]
 8017d58:	4b24      	ldr	r3, [pc, #144]	@ (8017dec <HAL_RTC_Init+0x100>)
 8017d5a:	400b      	ands	r3, r1
 8017d5c:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8017d5e:	687b      	ldr	r3, [r7, #4]
 8017d60:	681b      	ldr	r3, [r3, #0]
 8017d62:	6899      	ldr	r1, [r3, #8]
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	685a      	ldr	r2, [r3, #4]
 8017d68:	687b      	ldr	r3, [r7, #4]
 8017d6a:	691b      	ldr	r3, [r3, #16]
 8017d6c:	431a      	orrs	r2, r3
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	699b      	ldr	r3, [r3, #24]
 8017d72:	431a      	orrs	r2, r3
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	430a      	orrs	r2, r1
 8017d7a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	689b      	ldr	r3, [r3, #8]
 8017d80:	0419      	lsls	r1, r3, #16
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	68da      	ldr	r2, [r3, #12]
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	681b      	ldr	r3, [r3, #0]
 8017d8a:	430a      	orrs	r2, r1
 8017d8c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8017d8e:	6878      	ldr	r0, [r7, #4]
 8017d90:	f000 f9ac 	bl	80180ec <RTC_ExitInitMode>
 8017d94:	4603      	mov	r3, r0
 8017d96:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8017d98:	7bfb      	ldrb	r3, [r7, #15]
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d113      	bne.n	8017dc6 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	681b      	ldr	r3, [r3, #0]
 8017da2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8017da4:	687b      	ldr	r3, [r7, #4]
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	f022 0203 	bic.w	r2, r2, #3
 8017dac:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	681b      	ldr	r3, [r3, #0]
 8017db2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	69da      	ldr	r2, [r3, #28]
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	695b      	ldr	r3, [r3, #20]
 8017dbc:	431a      	orrs	r2, r3
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	430a      	orrs	r2, r1
 8017dc4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	22ff      	movs	r2, #255	@ 0xff
 8017dcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8017dce:	e001      	b.n	8017dd4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8017dd4:	7bfb      	ldrb	r3, [r7, #15]
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d103      	bne.n	8017de2 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	2201      	movs	r2, #1
 8017dde:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8017de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8017de4:	4618      	mov	r0, r3
 8017de6:	3710      	adds	r7, #16
 8017de8:	46bd      	mov	sp, r7
 8017dea:	bd80      	pop	{r7, pc}
 8017dec:	ff8fffbf 	.word	0xff8fffbf

08017df0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8017df0:	b590      	push	{r4, r7, lr}
 8017df2:	b087      	sub	sp, #28
 8017df4:	af00      	add	r7, sp, #0
 8017df6:	60f8      	str	r0, [r7, #12]
 8017df8:	60b9      	str	r1, [r7, #8]
 8017dfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017dfc:	68fb      	ldr	r3, [r7, #12]
 8017dfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017e02:	2b01      	cmp	r3, #1
 8017e04:	d101      	bne.n	8017e0a <HAL_RTC_SetTime+0x1a>
 8017e06:	2302      	movs	r3, #2
 8017e08:	e089      	b.n	8017f1e <HAL_RTC_SetTime+0x12e>
 8017e0a:	68fb      	ldr	r3, [r7, #12]
 8017e0c:	2201      	movs	r2, #1
 8017e0e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017e12:	68fb      	ldr	r3, [r7, #12]
 8017e14:	2202      	movs	r2, #2
 8017e16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017e1a:	68fb      	ldr	r3, [r7, #12]
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	22ca      	movs	r2, #202	@ 0xca
 8017e20:	625a      	str	r2, [r3, #36]	@ 0x24
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	681b      	ldr	r3, [r3, #0]
 8017e26:	2253      	movs	r2, #83	@ 0x53
 8017e28:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8017e2a:	68f8      	ldr	r0, [r7, #12]
 8017e2c:	f000 f92a 	bl	8018084 <RTC_EnterInitMode>
 8017e30:	4603      	mov	r3, r0
 8017e32:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8017e34:	7cfb      	ldrb	r3, [r7, #19]
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	d161      	bne.n	8017efe <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d126      	bne.n	8017e8e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8017e40:	68fb      	ldr	r3, [r7, #12]
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	689b      	ldr	r3, [r3, #8]
 8017e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	d102      	bne.n	8017e54 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8017e4e:	68bb      	ldr	r3, [r7, #8]
 8017e50:	2200      	movs	r2, #0
 8017e52:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017e54:	68bb      	ldr	r3, [r7, #8]
 8017e56:	781b      	ldrb	r3, [r3, #0]
 8017e58:	4618      	mov	r0, r3
 8017e5a:	f000 f985 	bl	8018168 <RTC_ByteToBcd2>
 8017e5e:	4603      	mov	r3, r0
 8017e60:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017e62:	68bb      	ldr	r3, [r7, #8]
 8017e64:	785b      	ldrb	r3, [r3, #1]
 8017e66:	4618      	mov	r0, r3
 8017e68:	f000 f97e 	bl	8018168 <RTC_ByteToBcd2>
 8017e6c:	4603      	mov	r3, r0
 8017e6e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017e70:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8017e72:	68bb      	ldr	r3, [r7, #8]
 8017e74:	789b      	ldrb	r3, [r3, #2]
 8017e76:	4618      	mov	r0, r3
 8017e78:	f000 f976 	bl	8018168 <RTC_ByteToBcd2>
 8017e7c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017e7e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017e82:	68bb      	ldr	r3, [r7, #8]
 8017e84:	78db      	ldrb	r3, [r3, #3]
 8017e86:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017e88:	4313      	orrs	r3, r2
 8017e8a:	617b      	str	r3, [r7, #20]
 8017e8c:	e018      	b.n	8017ec0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8017e8e:	68fb      	ldr	r3, [r7, #12]
 8017e90:	681b      	ldr	r3, [r3, #0]
 8017e92:	689b      	ldr	r3, [r3, #8]
 8017e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d102      	bne.n	8017ea2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8017e9c:	68bb      	ldr	r3, [r7, #8]
 8017e9e:	2200      	movs	r2, #0
 8017ea0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017ea2:	68bb      	ldr	r3, [r7, #8]
 8017ea4:	781b      	ldrb	r3, [r3, #0]
 8017ea6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017ea8:	68bb      	ldr	r3, [r7, #8]
 8017eaa:	785b      	ldrb	r3, [r3, #1]
 8017eac:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017eae:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8017eb0:	68ba      	ldr	r2, [r7, #8]
 8017eb2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017eb4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017eb6:	68bb      	ldr	r3, [r7, #8]
 8017eb8:	78db      	ldrb	r3, [r3, #3]
 8017eba:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8017ebc:	4313      	orrs	r3, r2
 8017ebe:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	681a      	ldr	r2, [r3, #0]
 8017ec4:	6979      	ldr	r1, [r7, #20]
 8017ec6:	4b18      	ldr	r3, [pc, #96]	@ (8017f28 <HAL_RTC_SetTime+0x138>)
 8017ec8:	400b      	ands	r3, r1
 8017eca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8017ecc:	68fb      	ldr	r3, [r7, #12]
 8017ece:	681b      	ldr	r3, [r3, #0]
 8017ed0:	689a      	ldr	r2, [r3, #8]
 8017ed2:	68fb      	ldr	r3, [r7, #12]
 8017ed4:	681b      	ldr	r3, [r3, #0]
 8017ed6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8017eda:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8017edc:	68fb      	ldr	r3, [r7, #12]
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	6899      	ldr	r1, [r3, #8]
 8017ee2:	68bb      	ldr	r3, [r7, #8]
 8017ee4:	68da      	ldr	r2, [r3, #12]
 8017ee6:	68bb      	ldr	r3, [r7, #8]
 8017ee8:	691b      	ldr	r3, [r3, #16]
 8017eea:	431a      	orrs	r2, r3
 8017eec:	68fb      	ldr	r3, [r7, #12]
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	430a      	orrs	r2, r1
 8017ef2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8017ef4:	68f8      	ldr	r0, [r7, #12]
 8017ef6:	f000 f8f9 	bl	80180ec <RTC_ExitInitMode>
 8017efa:	4603      	mov	r3, r0
 8017efc:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017efe:	68fb      	ldr	r3, [r7, #12]
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	22ff      	movs	r2, #255	@ 0xff
 8017f04:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8017f06:	7cfb      	ldrb	r3, [r7, #19]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	d103      	bne.n	8017f14 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8017f0c:	68fb      	ldr	r3, [r7, #12]
 8017f0e:	2201      	movs	r2, #1
 8017f10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8017f14:	68fb      	ldr	r3, [r7, #12]
 8017f16:	2200      	movs	r2, #0
 8017f18:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8017f1c:	7cfb      	ldrb	r3, [r7, #19]
}
 8017f1e:	4618      	mov	r0, r3
 8017f20:	371c      	adds	r7, #28
 8017f22:	46bd      	mov	sp, r7
 8017f24:	bd90      	pop	{r4, r7, pc}
 8017f26:	bf00      	nop
 8017f28:	007f7f7f 	.word	0x007f7f7f

08017f2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8017f2c:	b590      	push	{r4, r7, lr}
 8017f2e:	b087      	sub	sp, #28
 8017f30:	af00      	add	r7, sp, #0
 8017f32:	60f8      	str	r0, [r7, #12]
 8017f34:	60b9      	str	r1, [r7, #8]
 8017f36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017f38:	68fb      	ldr	r3, [r7, #12]
 8017f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017f3e:	2b01      	cmp	r3, #1
 8017f40:	d101      	bne.n	8017f46 <HAL_RTC_SetDate+0x1a>
 8017f42:	2302      	movs	r3, #2
 8017f44:	e073      	b.n	801802e <HAL_RTC_SetDate+0x102>
 8017f46:	68fb      	ldr	r3, [r7, #12]
 8017f48:	2201      	movs	r2, #1
 8017f4a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	2202      	movs	r2, #2
 8017f52:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8017f56:	687b      	ldr	r3, [r7, #4]
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d10e      	bne.n	8017f7a <HAL_RTC_SetDate+0x4e>
 8017f5c:	68bb      	ldr	r3, [r7, #8]
 8017f5e:	785b      	ldrb	r3, [r3, #1]
 8017f60:	f003 0310 	and.w	r3, r3, #16
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	d008      	beq.n	8017f7a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8017f68:	68bb      	ldr	r3, [r7, #8]
 8017f6a:	785b      	ldrb	r3, [r3, #1]
 8017f6c:	f023 0310 	bic.w	r3, r3, #16
 8017f70:	b2db      	uxtb	r3, r3
 8017f72:	330a      	adds	r3, #10
 8017f74:	b2da      	uxtb	r2, r3
 8017f76:	68bb      	ldr	r3, [r7, #8]
 8017f78:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	d11c      	bne.n	8017fba <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8017f80:	68bb      	ldr	r3, [r7, #8]
 8017f82:	78db      	ldrb	r3, [r3, #3]
 8017f84:	4618      	mov	r0, r3
 8017f86:	f000 f8ef 	bl	8018168 <RTC_ByteToBcd2>
 8017f8a:	4603      	mov	r3, r0
 8017f8c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017f8e:	68bb      	ldr	r3, [r7, #8]
 8017f90:	785b      	ldrb	r3, [r3, #1]
 8017f92:	4618      	mov	r0, r3
 8017f94:	f000 f8e8 	bl	8018168 <RTC_ByteToBcd2>
 8017f98:	4603      	mov	r3, r0
 8017f9a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8017f9c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8017f9e:	68bb      	ldr	r3, [r7, #8]
 8017fa0:	789b      	ldrb	r3, [r3, #2]
 8017fa2:	4618      	mov	r0, r3
 8017fa4:	f000 f8e0 	bl	8018168 <RTC_ByteToBcd2>
 8017fa8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017faa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8017fae:	68bb      	ldr	r3, [r7, #8]
 8017fb0:	781b      	ldrb	r3, [r3, #0]
 8017fb2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8017fb4:	4313      	orrs	r3, r2
 8017fb6:	617b      	str	r3, [r7, #20]
 8017fb8:	e00e      	b.n	8017fd8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8017fba:	68bb      	ldr	r3, [r7, #8]
 8017fbc:	78db      	ldrb	r3, [r3, #3]
 8017fbe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8017fc0:	68bb      	ldr	r3, [r7, #8]
 8017fc2:	785b      	ldrb	r3, [r3, #1]
 8017fc4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8017fc6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8017fc8:	68ba      	ldr	r2, [r7, #8]
 8017fca:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8017fcc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8017fce:	68bb      	ldr	r3, [r7, #8]
 8017fd0:	781b      	ldrb	r3, [r3, #0]
 8017fd2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8017fd4:	4313      	orrs	r3, r2
 8017fd6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017fd8:	68fb      	ldr	r3, [r7, #12]
 8017fda:	681b      	ldr	r3, [r3, #0]
 8017fdc:	22ca      	movs	r2, #202	@ 0xca
 8017fde:	625a      	str	r2, [r3, #36]	@ 0x24
 8017fe0:	68fb      	ldr	r3, [r7, #12]
 8017fe2:	681b      	ldr	r3, [r3, #0]
 8017fe4:	2253      	movs	r2, #83	@ 0x53
 8017fe6:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8017fe8:	68f8      	ldr	r0, [r7, #12]
 8017fea:	f000 f84b 	bl	8018084 <RTC_EnterInitMode>
 8017fee:	4603      	mov	r3, r0
 8017ff0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8017ff2:	7cfb      	ldrb	r3, [r7, #19]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	d10a      	bne.n	801800e <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8017ff8:	68fb      	ldr	r3, [r7, #12]
 8017ffa:	681a      	ldr	r2, [r3, #0]
 8017ffc:	6979      	ldr	r1, [r7, #20]
 8017ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8018038 <HAL_RTC_SetDate+0x10c>)
 8018000:	400b      	ands	r3, r1
 8018002:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8018004:	68f8      	ldr	r0, [r7, #12]
 8018006:	f000 f871 	bl	80180ec <RTC_ExitInitMode>
 801800a:	4603      	mov	r3, r0
 801800c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801800e:	68fb      	ldr	r3, [r7, #12]
 8018010:	681b      	ldr	r3, [r3, #0]
 8018012:	22ff      	movs	r2, #255	@ 0xff
 8018014:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8018016:	7cfb      	ldrb	r3, [r7, #19]
 8018018:	2b00      	cmp	r3, #0
 801801a:	d103      	bne.n	8018024 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 801801c:	68fb      	ldr	r3, [r7, #12]
 801801e:	2201      	movs	r2, #1
 8018020:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8018024:	68fb      	ldr	r3, [r7, #12]
 8018026:	2200      	movs	r2, #0
 8018028:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 801802c:	7cfb      	ldrb	r3, [r7, #19]


}
 801802e:	4618      	mov	r0, r3
 8018030:	371c      	adds	r7, #28
 8018032:	46bd      	mov	sp, r7
 8018034:	bd90      	pop	{r4, r7, pc}
 8018036:	bf00      	nop
 8018038:	00ffff3f 	.word	0x00ffff3f

0801803c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 801803c:	b580      	push	{r7, lr}
 801803e:	b084      	sub	sp, #16
 8018040:	af00      	add	r7, sp, #0
 8018042:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8018044:	687b      	ldr	r3, [r7, #4]
 8018046:	681b      	ldr	r3, [r3, #0]
 8018048:	4a0d      	ldr	r2, [pc, #52]	@ (8018080 <HAL_RTC_WaitForSynchro+0x44>)
 801804a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 801804c:	f7f8 ffca 	bl	8010fe4 <HAL_GetTick>
 8018050:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8018052:	e009      	b.n	8018068 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8018054:	f7f8 ffc6 	bl	8010fe4 <HAL_GetTick>
 8018058:	4602      	mov	r2, r0
 801805a:	68fb      	ldr	r3, [r7, #12]
 801805c:	1ad3      	subs	r3, r2, r3
 801805e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8018062:	d901      	bls.n	8018068 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8018064:	2303      	movs	r3, #3
 8018066:	e007      	b.n	8018078 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	681b      	ldr	r3, [r3, #0]
 801806c:	68db      	ldr	r3, [r3, #12]
 801806e:	f003 0320 	and.w	r3, r3, #32
 8018072:	2b00      	cmp	r3, #0
 8018074:	d0ee      	beq.n	8018054 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8018076:	2300      	movs	r3, #0
}
 8018078:	4618      	mov	r0, r3
 801807a:	3710      	adds	r7, #16
 801807c:	46bd      	mov	sp, r7
 801807e:	bd80      	pop	{r7, pc}
 8018080:	0003ff5f 	.word	0x0003ff5f

08018084 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8018084:	b580      	push	{r7, lr}
 8018086:	b084      	sub	sp, #16
 8018088:	af00      	add	r7, sp, #0
 801808a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801808c:	2300      	movs	r3, #0
 801808e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8018090:	687b      	ldr	r3, [r7, #4]
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	68db      	ldr	r3, [r3, #12]
 8018096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801809a:	2b00      	cmp	r3, #0
 801809c:	d120      	bne.n	80180e0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 801809e:	687b      	ldr	r3, [r7, #4]
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	f04f 32ff 	mov.w	r2, #4294967295
 80180a6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80180a8:	f7f8 ff9c 	bl	8010fe4 <HAL_GetTick>
 80180ac:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80180ae:	e00d      	b.n	80180cc <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80180b0:	f7f8 ff98 	bl	8010fe4 <HAL_GetTick>
 80180b4:	4602      	mov	r2, r0
 80180b6:	68bb      	ldr	r3, [r7, #8]
 80180b8:	1ad3      	subs	r3, r2, r3
 80180ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80180be:	d905      	bls.n	80180cc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80180c0:	2303      	movs	r3, #3
 80180c2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	2203      	movs	r2, #3
 80180c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	681b      	ldr	r3, [r3, #0]
 80180d0:	68db      	ldr	r3, [r3, #12]
 80180d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80180d6:	2b00      	cmp	r3, #0
 80180d8:	d102      	bne.n	80180e0 <RTC_EnterInitMode+0x5c>
 80180da:	7bfb      	ldrb	r3, [r7, #15]
 80180dc:	2b03      	cmp	r3, #3
 80180de:	d1e7      	bne.n	80180b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80180e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80180e2:	4618      	mov	r0, r3
 80180e4:	3710      	adds	r7, #16
 80180e6:	46bd      	mov	sp, r7
 80180e8:	bd80      	pop	{r7, pc}
	...

080180ec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b084      	sub	sp, #16
 80180f0:	af00      	add	r7, sp, #0
 80180f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80180f4:	2300      	movs	r3, #0
 80180f6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80180f8:	4b1a      	ldr	r3, [pc, #104]	@ (8018164 <RTC_ExitInitMode+0x78>)
 80180fa:	68db      	ldr	r3, [r3, #12]
 80180fc:	4a19      	ldr	r2, [pc, #100]	@ (8018164 <RTC_ExitInitMode+0x78>)
 80180fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018102:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8018104:	4b17      	ldr	r3, [pc, #92]	@ (8018164 <RTC_ExitInitMode+0x78>)
 8018106:	689b      	ldr	r3, [r3, #8]
 8018108:	f003 0320 	and.w	r3, r3, #32
 801810c:	2b00      	cmp	r3, #0
 801810e:	d10c      	bne.n	801812a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8018110:	6878      	ldr	r0, [r7, #4]
 8018112:	f7ff ff93 	bl	801803c <HAL_RTC_WaitForSynchro>
 8018116:	4603      	mov	r3, r0
 8018118:	2b00      	cmp	r3, #0
 801811a:	d01e      	beq.n	801815a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	2203      	movs	r2, #3
 8018120:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8018124:	2303      	movs	r3, #3
 8018126:	73fb      	strb	r3, [r7, #15]
 8018128:	e017      	b.n	801815a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801812a:	4b0e      	ldr	r3, [pc, #56]	@ (8018164 <RTC_ExitInitMode+0x78>)
 801812c:	689b      	ldr	r3, [r3, #8]
 801812e:	4a0d      	ldr	r2, [pc, #52]	@ (8018164 <RTC_ExitInitMode+0x78>)
 8018130:	f023 0320 	bic.w	r3, r3, #32
 8018134:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8018136:	6878      	ldr	r0, [r7, #4]
 8018138:	f7ff ff80 	bl	801803c <HAL_RTC_WaitForSynchro>
 801813c:	4603      	mov	r3, r0
 801813e:	2b00      	cmp	r3, #0
 8018140:	d005      	beq.n	801814e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	2203      	movs	r2, #3
 8018146:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 801814a:	2303      	movs	r3, #3
 801814c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801814e:	4b05      	ldr	r3, [pc, #20]	@ (8018164 <RTC_ExitInitMode+0x78>)
 8018150:	689b      	ldr	r3, [r3, #8]
 8018152:	4a04      	ldr	r2, [pc, #16]	@ (8018164 <RTC_ExitInitMode+0x78>)
 8018154:	f043 0320 	orr.w	r3, r3, #32
 8018158:	6093      	str	r3, [r2, #8]
  }

  return status;
 801815a:	7bfb      	ldrb	r3, [r7, #15]
}
 801815c:	4618      	mov	r0, r3
 801815e:	3710      	adds	r7, #16
 8018160:	46bd      	mov	sp, r7
 8018162:	bd80      	pop	{r7, pc}
 8018164:	58004000 	.word	0x58004000

08018168 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8018168:	b480      	push	{r7}
 801816a:	b085      	sub	sp, #20
 801816c:	af00      	add	r7, sp, #0
 801816e:	4603      	mov	r3, r0
 8018170:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8018172:	2300      	movs	r3, #0
 8018174:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8018176:	79fb      	ldrb	r3, [r7, #7]
 8018178:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 801817a:	e005      	b.n	8018188 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	3301      	adds	r3, #1
 8018180:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8018182:	7afb      	ldrb	r3, [r7, #11]
 8018184:	3b0a      	subs	r3, #10
 8018186:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8018188:	7afb      	ldrb	r3, [r7, #11]
 801818a:	2b09      	cmp	r3, #9
 801818c:	d8f6      	bhi.n	801817c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	b2db      	uxtb	r3, r3
 8018192:	011b      	lsls	r3, r3, #4
 8018194:	b2da      	uxtb	r2, r3
 8018196:	7afb      	ldrb	r3, [r7, #11]
 8018198:	4313      	orrs	r3, r2
 801819a:	b2db      	uxtb	r3, r3
}
 801819c:	4618      	mov	r0, r3
 801819e:	3714      	adds	r7, #20
 80181a0:	46bd      	mov	sp, r7
 80181a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181a6:	4770      	bx	lr

080181a8 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80181a8:	b480      	push	{r7}
 80181aa:	b087      	sub	sp, #28
 80181ac:	af00      	add	r7, sp, #0
 80181ae:	60f8      	str	r0, [r7, #12]
 80181b0:	60b9      	str	r1, [r7, #8]
 80181b2:	607a      	str	r2, [r7, #4]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	3350      	adds	r3, #80	@ 0x50
 80181ba:	617b      	str	r3, [r7, #20]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 80181bc:	68bb      	ldr	r3, [r7, #8]
 80181be:	009b      	lsls	r3, r3, #2
 80181c0:	697a      	ldr	r2, [r7, #20]
 80181c2:	4413      	add	r3, r2
 80181c4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80181c6:	697b      	ldr	r3, [r7, #20]
 80181c8:	687a      	ldr	r2, [r7, #4]
 80181ca:	601a      	str	r2, [r3, #0]
}
 80181cc:	bf00      	nop
 80181ce:	371c      	adds	r7, #28
 80181d0:	46bd      	mov	sp, r7
 80181d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181d6:	4770      	bx	lr

080181d8 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 80181d8:	b480      	push	{r7}
 80181da:	b085      	sub	sp, #20
 80181dc:	af00      	add	r7, sp, #0
 80181de:	6078      	str	r0, [r7, #4]
 80181e0:	6039      	str	r1, [r7, #0]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	681b      	ldr	r3, [r3, #0]
 80181e6:	3350      	adds	r3, #80	@ 0x50
 80181e8:	60fb      	str	r3, [r7, #12]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 80181ea:	683b      	ldr	r3, [r7, #0]
 80181ec:	009b      	lsls	r3, r3, #2
 80181ee:	68fa      	ldr	r2, [r7, #12]
 80181f0:	4413      	add	r3, r2
 80181f2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80181f4:	68fb      	ldr	r3, [r7, #12]
 80181f6:	681b      	ldr	r3, [r3, #0]
}
 80181f8:	4618      	mov	r0, r3
 80181fa:	3714      	adds	r7, #20
 80181fc:	46bd      	mov	sp, r7
 80181fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018202:	4770      	bx	lr

08018204 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8018204:	b580      	push	{r7, lr}
 8018206:	b084      	sub	sp, #16
 8018208:	af00      	add	r7, sp, #0
 801820a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801820c:	687b      	ldr	r3, [r7, #4]
 801820e:	2b00      	cmp	r3, #0
 8018210:	d101      	bne.n	8018216 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8018212:	2301      	movs	r3, #1
 8018214:	e10f      	b.n	8018436 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	2200      	movs	r2, #0
 801821a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801821c:	687b      	ldr	r3, [r7, #4]
 801821e:	681b      	ldr	r3, [r3, #0]
 8018220:	4a87      	ldr	r2, [pc, #540]	@ (8018440 <HAL_SPI_Init+0x23c>)
 8018222:	4293      	cmp	r3, r2
 8018224:	d00f      	beq.n	8018246 <HAL_SPI_Init+0x42>
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	681b      	ldr	r3, [r3, #0]
 801822a:	4a86      	ldr	r2, [pc, #536]	@ (8018444 <HAL_SPI_Init+0x240>)
 801822c:	4293      	cmp	r3, r2
 801822e:	d00a      	beq.n	8018246 <HAL_SPI_Init+0x42>
 8018230:	687b      	ldr	r3, [r7, #4]
 8018232:	681b      	ldr	r3, [r3, #0]
 8018234:	4a84      	ldr	r2, [pc, #528]	@ (8018448 <HAL_SPI_Init+0x244>)
 8018236:	4293      	cmp	r3, r2
 8018238:	d005      	beq.n	8018246 <HAL_SPI_Init+0x42>
 801823a:	687b      	ldr	r3, [r7, #4]
 801823c:	68db      	ldr	r3, [r3, #12]
 801823e:	2b0f      	cmp	r3, #15
 8018240:	d901      	bls.n	8018246 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8018242:	2301      	movs	r3, #1
 8018244:	e0f7      	b.n	8018436 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8018246:	6878      	ldr	r0, [r7, #4]
 8018248:	f000 fbbc 	bl	80189c4 <SPI_GetPacketSize>
 801824c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801824e:	687b      	ldr	r3, [r7, #4]
 8018250:	681b      	ldr	r3, [r3, #0]
 8018252:	4a7b      	ldr	r2, [pc, #492]	@ (8018440 <HAL_SPI_Init+0x23c>)
 8018254:	4293      	cmp	r3, r2
 8018256:	d00c      	beq.n	8018272 <HAL_SPI_Init+0x6e>
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	681b      	ldr	r3, [r3, #0]
 801825c:	4a79      	ldr	r2, [pc, #484]	@ (8018444 <HAL_SPI_Init+0x240>)
 801825e:	4293      	cmp	r3, r2
 8018260:	d007      	beq.n	8018272 <HAL_SPI_Init+0x6e>
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	681b      	ldr	r3, [r3, #0]
 8018266:	4a78      	ldr	r2, [pc, #480]	@ (8018448 <HAL_SPI_Init+0x244>)
 8018268:	4293      	cmp	r3, r2
 801826a:	d002      	beq.n	8018272 <HAL_SPI_Init+0x6e>
 801826c:	68fb      	ldr	r3, [r7, #12]
 801826e:	2b08      	cmp	r3, #8
 8018270:	d811      	bhi.n	8018296 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8018276:	4a72      	ldr	r2, [pc, #456]	@ (8018440 <HAL_SPI_Init+0x23c>)
 8018278:	4293      	cmp	r3, r2
 801827a:	d009      	beq.n	8018290 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	4a70      	ldr	r2, [pc, #448]	@ (8018444 <HAL_SPI_Init+0x240>)
 8018282:	4293      	cmp	r3, r2
 8018284:	d004      	beq.n	8018290 <HAL_SPI_Init+0x8c>
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	4a6f      	ldr	r2, [pc, #444]	@ (8018448 <HAL_SPI_Init+0x244>)
 801828c:	4293      	cmp	r3, r2
 801828e:	d104      	bne.n	801829a <HAL_SPI_Init+0x96>
 8018290:	68fb      	ldr	r3, [r7, #12]
 8018292:	2b10      	cmp	r3, #16
 8018294:	d901      	bls.n	801829a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8018296:	2301      	movs	r3, #1
 8018298:	e0cd      	b.n	8018436 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80182a0:	b2db      	uxtb	r3, r3
 80182a2:	2b00      	cmp	r3, #0
 80182a4:	d106      	bne.n	80182b4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	2200      	movs	r2, #0
 80182aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80182ae:	6878      	ldr	r0, [r7, #4]
 80182b0:	f004 fde4 	bl	801ce7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80182b4:	687b      	ldr	r3, [r7, #4]
 80182b6:	2202      	movs	r2, #2
 80182b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	681b      	ldr	r3, [r3, #0]
 80182c0:	681a      	ldr	r2, [r3, #0]
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	681b      	ldr	r3, [r3, #0]
 80182c6:	f022 0201 	bic.w	r2, r2, #1
 80182ca:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	681b      	ldr	r3, [r3, #0]
 80182d0:	689b      	ldr	r3, [r3, #8]
 80182d2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80182d6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	699b      	ldr	r3, [r3, #24]
 80182dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80182e0:	d119      	bne.n	8018316 <HAL_SPI_Init+0x112>
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	685b      	ldr	r3, [r3, #4]
 80182e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80182ea:	d103      	bne.n	80182f4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80182f0:	2b00      	cmp	r3, #0
 80182f2:	d008      	beq.n	8018306 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80182f4:	687b      	ldr	r3, [r7, #4]
 80182f6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d10c      	bne.n	8018316 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8018300:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018304:	d107      	bne.n	8018316 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8018306:	687b      	ldr	r3, [r7, #4]
 8018308:	681b      	ldr	r3, [r3, #0]
 801830a:	681a      	ldr	r2, [r3, #0]
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8018314:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8018316:	687b      	ldr	r3, [r7, #4]
 8018318:	685b      	ldr	r3, [r3, #4]
 801831a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801831e:	2b00      	cmp	r3, #0
 8018320:	d00f      	beq.n	8018342 <HAL_SPI_Init+0x13e>
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	68db      	ldr	r3, [r3, #12]
 8018326:	2b06      	cmp	r3, #6
 8018328:	d90b      	bls.n	8018342 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	681b      	ldr	r3, [r3, #0]
 8018330:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8018334:	687b      	ldr	r3, [r7, #4]
 8018336:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	681b      	ldr	r3, [r3, #0]
 801833c:	430a      	orrs	r2, r1
 801833e:	601a      	str	r2, [r3, #0]
 8018340:	e007      	b.n	8018352 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	681b      	ldr	r3, [r3, #0]
 8018346:	681a      	ldr	r2, [r3, #0]
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	681b      	ldr	r3, [r3, #0]
 801834c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8018350:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	69da      	ldr	r2, [r3, #28]
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801835a:	431a      	orrs	r2, r3
 801835c:	68bb      	ldr	r3, [r7, #8]
 801835e:	431a      	orrs	r2, r3
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018364:	ea42 0103 	orr.w	r1, r2, r3
 8018368:	687b      	ldr	r3, [r7, #4]
 801836a:	68da      	ldr	r2, [r3, #12]
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	430a      	orrs	r2, r1
 8018372:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801837c:	431a      	orrs	r2, r3
 801837e:	687b      	ldr	r3, [r7, #4]
 8018380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018382:	431a      	orrs	r2, r3
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	699b      	ldr	r3, [r3, #24]
 8018388:	431a      	orrs	r2, r3
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	691b      	ldr	r3, [r3, #16]
 801838e:	431a      	orrs	r2, r3
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	695b      	ldr	r3, [r3, #20]
 8018394:	431a      	orrs	r2, r3
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	6a1b      	ldr	r3, [r3, #32]
 801839a:	431a      	orrs	r2, r3
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	685b      	ldr	r3, [r3, #4]
 80183a0:	431a      	orrs	r2, r3
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80183a6:	431a      	orrs	r2, r3
 80183a8:	687b      	ldr	r3, [r7, #4]
 80183aa:	689b      	ldr	r3, [r3, #8]
 80183ac:	431a      	orrs	r2, r3
 80183ae:	687b      	ldr	r3, [r7, #4]
 80183b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80183b2:	ea42 0103 	orr.w	r1, r2, r3
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80183ba:	687b      	ldr	r3, [r7, #4]
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	430a      	orrs	r2, r1
 80183c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	685b      	ldr	r3, [r3, #4]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d113      	bne.n	80183f2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80183ca:	687b      	ldr	r3, [r7, #4]
 80183cc:	681b      	ldr	r3, [r3, #0]
 80183ce:	689b      	ldr	r3, [r3, #8]
 80183d0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80183dc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80183de:	687b      	ldr	r3, [r7, #4]
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	689b      	ldr	r3, [r3, #8]
 80183e4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80183f0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	681b      	ldr	r3, [r3, #0]
 80183f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	f022 0201 	bic.w	r2, r2, #1
 8018400:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	685b      	ldr	r3, [r3, #4]
 8018406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801840a:	2b00      	cmp	r3, #0
 801840c:	d00a      	beq.n	8018424 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801840e:	687b      	ldr	r3, [r7, #4]
 8018410:	681b      	ldr	r3, [r3, #0]
 8018412:	68db      	ldr	r3, [r3, #12]
 8018414:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	681b      	ldr	r3, [r3, #0]
 8018420:	430a      	orrs	r2, r1
 8018422:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8018424:	687b      	ldr	r3, [r7, #4]
 8018426:	2200      	movs	r2, #0
 8018428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	2201      	movs	r2, #1
 8018430:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8018434:	2300      	movs	r3, #0
}
 8018436:	4618      	mov	r0, r3
 8018438:	3710      	adds	r7, #16
 801843a:	46bd      	mov	sp, r7
 801843c:	bd80      	pop	{r7, pc}
 801843e:	bf00      	nop
 8018440:	40013000 	.word	0x40013000
 8018444:	40003800 	.word	0x40003800
 8018448:	40003c00 	.word	0x40003c00

0801844c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801844c:	b580      	push	{r7, lr}
 801844e:	b088      	sub	sp, #32
 8018450:	af02      	add	r7, sp, #8
 8018452:	60f8      	str	r0, [r7, #12]
 8018454:	60b9      	str	r1, [r7, #8]
 8018456:	603b      	str	r3, [r7, #0]
 8018458:	4613      	mov	r3, r2
 801845a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801845c:	68fb      	ldr	r3, [r7, #12]
 801845e:	681b      	ldr	r3, [r3, #0]
 8018460:	3320      	adds	r3, #32
 8018462:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8018464:	f7f8 fdbe 	bl	8010fe4 <HAL_GetTick>
 8018468:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 801846a:	68fb      	ldr	r3, [r7, #12]
 801846c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8018470:	b2db      	uxtb	r3, r3
 8018472:	2b01      	cmp	r3, #1
 8018474:	d001      	beq.n	801847a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8018476:	2302      	movs	r3, #2
 8018478:	e1d1      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 801847a:	68bb      	ldr	r3, [r7, #8]
 801847c:	2b00      	cmp	r3, #0
 801847e:	d002      	beq.n	8018486 <HAL_SPI_Transmit+0x3a>
 8018480:	88fb      	ldrh	r3, [r7, #6]
 8018482:	2b00      	cmp	r3, #0
 8018484:	d101      	bne.n	801848a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8018486:	2301      	movs	r3, #1
 8018488:	e1c9      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801848a:	68fb      	ldr	r3, [r7, #12]
 801848c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8018490:	2b01      	cmp	r3, #1
 8018492:	d101      	bne.n	8018498 <HAL_SPI_Transmit+0x4c>
 8018494:	2302      	movs	r3, #2
 8018496:	e1c2      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
 8018498:	68fb      	ldr	r3, [r7, #12]
 801849a:	2201      	movs	r2, #1
 801849c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80184a0:	68fb      	ldr	r3, [r7, #12]
 80184a2:	2203      	movs	r2, #3
 80184a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80184a8:	68fb      	ldr	r3, [r7, #12]
 80184aa:	2200      	movs	r2, #0
 80184ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	68ba      	ldr	r2, [r7, #8]
 80184b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80184b6:	68fb      	ldr	r3, [r7, #12]
 80184b8:	88fa      	ldrh	r2, [r7, #6]
 80184ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	88fa      	ldrh	r2, [r7, #6]
 80184c2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80184c6:	68fb      	ldr	r3, [r7, #12]
 80184c8:	2200      	movs	r2, #0
 80184ca:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80184cc:	68fb      	ldr	r3, [r7, #12]
 80184ce:	2200      	movs	r2, #0
 80184d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80184d4:	68fb      	ldr	r3, [r7, #12]
 80184d6:	2200      	movs	r2, #0
 80184d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80184dc:	68fb      	ldr	r3, [r7, #12]
 80184de:	2200      	movs	r2, #0
 80184e0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80184e2:	68fb      	ldr	r3, [r7, #12]
 80184e4:	2200      	movs	r2, #0
 80184e6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	689b      	ldr	r3, [r3, #8]
 80184ec:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80184f0:	d108      	bne.n	8018504 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80184f2:	68fb      	ldr	r3, [r7, #12]
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	681a      	ldr	r2, [r3, #0]
 80184f8:	68fb      	ldr	r3, [r7, #12]
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018500:	601a      	str	r2, [r3, #0]
 8018502:	e009      	b.n	8018518 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8018504:	68fb      	ldr	r3, [r7, #12]
 8018506:	681b      	ldr	r3, [r3, #0]
 8018508:	68db      	ldr	r3, [r3, #12]
 801850a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801850e:	68fb      	ldr	r3, [r7, #12]
 8018510:	681b      	ldr	r3, [r3, #0]
 8018512:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8018516:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8018518:	68fb      	ldr	r3, [r7, #12]
 801851a:	681b      	ldr	r3, [r3, #0]
 801851c:	685a      	ldr	r2, [r3, #4]
 801851e:	4b96      	ldr	r3, [pc, #600]	@ (8018778 <HAL_SPI_Transmit+0x32c>)
 8018520:	4013      	ands	r3, r2
 8018522:	88f9      	ldrh	r1, [r7, #6]
 8018524:	68fa      	ldr	r2, [r7, #12]
 8018526:	6812      	ldr	r2, [r2, #0]
 8018528:	430b      	orrs	r3, r1
 801852a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801852c:	68fb      	ldr	r3, [r7, #12]
 801852e:	681b      	ldr	r3, [r3, #0]
 8018530:	681a      	ldr	r2, [r3, #0]
 8018532:	68fb      	ldr	r3, [r7, #12]
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	f042 0201 	orr.w	r2, r2, #1
 801853a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801853c:	68fb      	ldr	r3, [r7, #12]
 801853e:	685b      	ldr	r3, [r3, #4]
 8018540:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018544:	d107      	bne.n	8018556 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8018546:	68fb      	ldr	r3, [r7, #12]
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	681a      	ldr	r2, [r3, #0]
 801854c:	68fb      	ldr	r3, [r7, #12]
 801854e:	681b      	ldr	r3, [r3, #0]
 8018550:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018554:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	68db      	ldr	r3, [r3, #12]
 801855a:	2b0f      	cmp	r3, #15
 801855c:	d947      	bls.n	80185ee <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801855e:	e03f      	b.n	80185e0 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8018560:	68fb      	ldr	r3, [r7, #12]
 8018562:	681b      	ldr	r3, [r3, #0]
 8018564:	695b      	ldr	r3, [r3, #20]
 8018566:	f003 0302 	and.w	r3, r3, #2
 801856a:	2b02      	cmp	r3, #2
 801856c:	d114      	bne.n	8018598 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801856e:	68fb      	ldr	r3, [r7, #12]
 8018570:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018572:	68fb      	ldr	r3, [r7, #12]
 8018574:	681b      	ldr	r3, [r3, #0]
 8018576:	6812      	ldr	r2, [r2, #0]
 8018578:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801857a:	68fb      	ldr	r3, [r7, #12]
 801857c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801857e:	1d1a      	adds	r2, r3, #4
 8018580:	68fb      	ldr	r3, [r7, #12]
 8018582:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801858a:	b29b      	uxth	r3, r3
 801858c:	3b01      	subs	r3, #1
 801858e:	b29a      	uxth	r2, r3
 8018590:	68fb      	ldr	r3, [r7, #12]
 8018592:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8018596:	e023      	b.n	80185e0 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8018598:	f7f8 fd24 	bl	8010fe4 <HAL_GetTick>
 801859c:	4602      	mov	r2, r0
 801859e:	693b      	ldr	r3, [r7, #16]
 80185a0:	1ad3      	subs	r3, r2, r3
 80185a2:	683a      	ldr	r2, [r7, #0]
 80185a4:	429a      	cmp	r2, r3
 80185a6:	d803      	bhi.n	80185b0 <HAL_SPI_Transmit+0x164>
 80185a8:	683b      	ldr	r3, [r7, #0]
 80185aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185ae:	d102      	bne.n	80185b6 <HAL_SPI_Transmit+0x16a>
 80185b0:	683b      	ldr	r3, [r7, #0]
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d114      	bne.n	80185e0 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80185b6:	68f8      	ldr	r0, [r7, #12]
 80185b8:	f000 f936 	bl	8018828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80185c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80185cc:	68fb      	ldr	r3, [r7, #12]
 80185ce:	2201      	movs	r2, #1
 80185d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80185d4:	68fb      	ldr	r3, [r7, #12]
 80185d6:	2200      	movs	r2, #0
 80185d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80185dc:	2303      	movs	r3, #3
 80185de:	e11e      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80185e6:	b29b      	uxth	r3, r3
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d1b9      	bne.n	8018560 <HAL_SPI_Transmit+0x114>
 80185ec:	e0f1      	b.n	80187d2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	68db      	ldr	r3, [r3, #12]
 80185f2:	2b07      	cmp	r3, #7
 80185f4:	f240 80e6 	bls.w	80187c4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80185f8:	e05d      	b.n	80186b6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80185fa:	68fb      	ldr	r3, [r7, #12]
 80185fc:	681b      	ldr	r3, [r3, #0]
 80185fe:	695b      	ldr	r3, [r3, #20]
 8018600:	f003 0302 	and.w	r3, r3, #2
 8018604:	2b02      	cmp	r3, #2
 8018606:	d132      	bne.n	801866e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801860e:	b29b      	uxth	r3, r3
 8018610:	2b01      	cmp	r3, #1
 8018612:	d918      	bls.n	8018646 <HAL_SPI_Transmit+0x1fa>
 8018614:	68fb      	ldr	r3, [r7, #12]
 8018616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018618:	2b00      	cmp	r3, #0
 801861a:	d014      	beq.n	8018646 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801861c:	68fb      	ldr	r3, [r7, #12]
 801861e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018620:	68fb      	ldr	r3, [r7, #12]
 8018622:	681b      	ldr	r3, [r3, #0]
 8018624:	6812      	ldr	r2, [r2, #0]
 8018626:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8018628:	68fb      	ldr	r3, [r7, #12]
 801862a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801862c:	1d1a      	adds	r2, r3, #4
 801862e:	68fb      	ldr	r3, [r7, #12]
 8018630:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8018632:	68fb      	ldr	r3, [r7, #12]
 8018634:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018638:	b29b      	uxth	r3, r3
 801863a:	3b02      	subs	r3, #2
 801863c:	b29a      	uxth	r2, r3
 801863e:	68fb      	ldr	r3, [r7, #12]
 8018640:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8018644:	e037      	b.n	80186b6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8018646:	68fb      	ldr	r3, [r7, #12]
 8018648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801864a:	881a      	ldrh	r2, [r3, #0]
 801864c:	697b      	ldr	r3, [r7, #20]
 801864e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8018650:	68fb      	ldr	r3, [r7, #12]
 8018652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018654:	1c9a      	adds	r2, r3, #2
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 801865a:	68fb      	ldr	r3, [r7, #12]
 801865c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018660:	b29b      	uxth	r3, r3
 8018662:	3b01      	subs	r3, #1
 8018664:	b29a      	uxth	r2, r3
 8018666:	68fb      	ldr	r3, [r7, #12]
 8018668:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801866c:	e023      	b.n	80186b6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801866e:	f7f8 fcb9 	bl	8010fe4 <HAL_GetTick>
 8018672:	4602      	mov	r2, r0
 8018674:	693b      	ldr	r3, [r7, #16]
 8018676:	1ad3      	subs	r3, r2, r3
 8018678:	683a      	ldr	r2, [r7, #0]
 801867a:	429a      	cmp	r2, r3
 801867c:	d803      	bhi.n	8018686 <HAL_SPI_Transmit+0x23a>
 801867e:	683b      	ldr	r3, [r7, #0]
 8018680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018684:	d102      	bne.n	801868c <HAL_SPI_Transmit+0x240>
 8018686:	683b      	ldr	r3, [r7, #0]
 8018688:	2b00      	cmp	r3, #0
 801868a:	d114      	bne.n	80186b6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801868c:	68f8      	ldr	r0, [r7, #12]
 801868e:	f000 f8cb 	bl	8018828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8018692:	68fb      	ldr	r3, [r7, #12]
 8018694:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018698:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801869c:	68fb      	ldr	r3, [r7, #12]
 801869e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80186a2:	68fb      	ldr	r3, [r7, #12]
 80186a4:	2201      	movs	r2, #1
 80186a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80186aa:	68fb      	ldr	r3, [r7, #12]
 80186ac:	2200      	movs	r2, #0
 80186ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80186b2:	2303      	movs	r3, #3
 80186b4:	e0b3      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80186b6:	68fb      	ldr	r3, [r7, #12]
 80186b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80186bc:	b29b      	uxth	r3, r3
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d19b      	bne.n	80185fa <HAL_SPI_Transmit+0x1ae>
 80186c2:	e086      	b.n	80187d2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80186c4:	68fb      	ldr	r3, [r7, #12]
 80186c6:	681b      	ldr	r3, [r3, #0]
 80186c8:	695b      	ldr	r3, [r3, #20]
 80186ca:	f003 0302 	and.w	r3, r3, #2
 80186ce:	2b02      	cmp	r3, #2
 80186d0:	d154      	bne.n	801877c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80186d2:	68fb      	ldr	r3, [r7, #12]
 80186d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80186d8:	b29b      	uxth	r3, r3
 80186da:	2b03      	cmp	r3, #3
 80186dc:	d918      	bls.n	8018710 <HAL_SPI_Transmit+0x2c4>
 80186de:	68fb      	ldr	r3, [r7, #12]
 80186e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80186e2:	2b40      	cmp	r3, #64	@ 0x40
 80186e4:	d914      	bls.n	8018710 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80186e6:	68fb      	ldr	r3, [r7, #12]
 80186e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80186ea:	68fb      	ldr	r3, [r7, #12]
 80186ec:	681b      	ldr	r3, [r3, #0]
 80186ee:	6812      	ldr	r2, [r2, #0]
 80186f0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80186f6:	1d1a      	adds	r2, r3, #4
 80186f8:	68fb      	ldr	r3, [r7, #12]
 80186fa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80186fc:	68fb      	ldr	r3, [r7, #12]
 80186fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018702:	b29b      	uxth	r3, r3
 8018704:	3b04      	subs	r3, #4
 8018706:	b29a      	uxth	r2, r3
 8018708:	68fb      	ldr	r3, [r7, #12]
 801870a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801870e:	e059      	b.n	80187c4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8018710:	68fb      	ldr	r3, [r7, #12]
 8018712:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018716:	b29b      	uxth	r3, r3
 8018718:	2b01      	cmp	r3, #1
 801871a:	d917      	bls.n	801874c <HAL_SPI_Transmit+0x300>
 801871c:	68fb      	ldr	r3, [r7, #12]
 801871e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018720:	2b00      	cmp	r3, #0
 8018722:	d013      	beq.n	801874c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8018724:	68fb      	ldr	r3, [r7, #12]
 8018726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018728:	881a      	ldrh	r2, [r3, #0]
 801872a:	697b      	ldr	r3, [r7, #20]
 801872c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801872e:	68fb      	ldr	r3, [r7, #12]
 8018730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018732:	1c9a      	adds	r2, r3, #2
 8018734:	68fb      	ldr	r3, [r7, #12]
 8018736:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8018738:	68fb      	ldr	r3, [r7, #12]
 801873a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801873e:	b29b      	uxth	r3, r3
 8018740:	3b02      	subs	r3, #2
 8018742:	b29a      	uxth	r2, r3
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801874a:	e03b      	b.n	80187c4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018750:	68fb      	ldr	r3, [r7, #12]
 8018752:	681b      	ldr	r3, [r3, #0]
 8018754:	3320      	adds	r3, #32
 8018756:	7812      	ldrb	r2, [r2, #0]
 8018758:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801875a:	68fb      	ldr	r3, [r7, #12]
 801875c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801875e:	1c5a      	adds	r2, r3, #1
 8018760:	68fb      	ldr	r3, [r7, #12]
 8018762:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8018764:	68fb      	ldr	r3, [r7, #12]
 8018766:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801876a:	b29b      	uxth	r3, r3
 801876c:	3b01      	subs	r3, #1
 801876e:	b29a      	uxth	r2, r3
 8018770:	68fb      	ldr	r3, [r7, #12]
 8018772:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8018776:	e025      	b.n	80187c4 <HAL_SPI_Transmit+0x378>
 8018778:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801877c:	f7f8 fc32 	bl	8010fe4 <HAL_GetTick>
 8018780:	4602      	mov	r2, r0
 8018782:	693b      	ldr	r3, [r7, #16]
 8018784:	1ad3      	subs	r3, r2, r3
 8018786:	683a      	ldr	r2, [r7, #0]
 8018788:	429a      	cmp	r2, r3
 801878a:	d803      	bhi.n	8018794 <HAL_SPI_Transmit+0x348>
 801878c:	683b      	ldr	r3, [r7, #0]
 801878e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018792:	d102      	bne.n	801879a <HAL_SPI_Transmit+0x34e>
 8018794:	683b      	ldr	r3, [r7, #0]
 8018796:	2b00      	cmp	r3, #0
 8018798:	d114      	bne.n	80187c4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801879a:	68f8      	ldr	r0, [r7, #12]
 801879c:	f000 f844 	bl	8018828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80187a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80187aa:	68fb      	ldr	r3, [r7, #12]
 80187ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80187b0:	68fb      	ldr	r3, [r7, #12]
 80187b2:	2201      	movs	r2, #1
 80187b4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80187b8:	68fb      	ldr	r3, [r7, #12]
 80187ba:	2200      	movs	r2, #0
 80187bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80187c0:	2303      	movs	r3, #3
 80187c2:	e02c      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80187c4:	68fb      	ldr	r3, [r7, #12]
 80187c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80187ca:	b29b      	uxth	r3, r3
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	f47f af79 	bne.w	80186c4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80187d2:	693b      	ldr	r3, [r7, #16]
 80187d4:	9300      	str	r3, [sp, #0]
 80187d6:	683b      	ldr	r3, [r7, #0]
 80187d8:	2200      	movs	r2, #0
 80187da:	2108      	movs	r1, #8
 80187dc:	68f8      	ldr	r0, [r7, #12]
 80187de:	f000 f8c3 	bl	8018968 <SPI_WaitOnFlagUntilTimeout>
 80187e2:	4603      	mov	r3, r0
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d007      	beq.n	80187f8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80187ee:	f043 0220 	orr.w	r2, r3, #32
 80187f2:	68fb      	ldr	r3, [r7, #12]
 80187f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80187f8:	68f8      	ldr	r0, [r7, #12]
 80187fa:	f000 f815 	bl	8018828 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80187fe:	68fb      	ldr	r3, [r7, #12]
 8018800:	2201      	movs	r2, #1
 8018802:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8018806:	68fb      	ldr	r3, [r7, #12]
 8018808:	2200      	movs	r2, #0
 801880a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801880e:	68fb      	ldr	r3, [r7, #12]
 8018810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018814:	2b00      	cmp	r3, #0
 8018816:	d001      	beq.n	801881c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8018818:	2301      	movs	r3, #1
 801881a:	e000      	b.n	801881e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 801881c:	2300      	movs	r3, #0
  }
}
 801881e:	4618      	mov	r0, r3
 8018820:	3718      	adds	r7, #24
 8018822:	46bd      	mov	sp, r7
 8018824:	bd80      	pop	{r7, pc}
 8018826:	bf00      	nop

08018828 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8018828:	b480      	push	{r7}
 801882a:	b085      	sub	sp, #20
 801882c:	af00      	add	r7, sp, #0
 801882e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	681b      	ldr	r3, [r3, #0]
 8018834:	695b      	ldr	r3, [r3, #20]
 8018836:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	681b      	ldr	r3, [r3, #0]
 801883c:	699a      	ldr	r2, [r3, #24]
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	f042 0208 	orr.w	r2, r2, #8
 8018846:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	681b      	ldr	r3, [r3, #0]
 801884c:	699a      	ldr	r2, [r3, #24]
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	681b      	ldr	r3, [r3, #0]
 8018852:	f042 0210 	orr.w	r2, r2, #16
 8018856:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	681b      	ldr	r3, [r3, #0]
 801885c:	681a      	ldr	r2, [r3, #0]
 801885e:	687b      	ldr	r3, [r7, #4]
 8018860:	681b      	ldr	r3, [r3, #0]
 8018862:	f022 0201 	bic.w	r2, r2, #1
 8018866:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8018868:	687b      	ldr	r3, [r7, #4]
 801886a:	681b      	ldr	r3, [r3, #0]
 801886c:	6919      	ldr	r1, [r3, #16]
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	681a      	ldr	r2, [r3, #0]
 8018872:	4b3c      	ldr	r3, [pc, #240]	@ (8018964 <SPI_CloseTransfer+0x13c>)
 8018874:	400b      	ands	r3, r1
 8018876:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	689a      	ldr	r2, [r3, #8]
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	681b      	ldr	r3, [r3, #0]
 8018882:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8018886:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801888e:	b2db      	uxtb	r3, r3
 8018890:	2b04      	cmp	r3, #4
 8018892:	d014      	beq.n	80188be <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	f003 0320 	and.w	r3, r3, #32
 801889a:	2b00      	cmp	r3, #0
 801889c:	d00f      	beq.n	80188be <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80188a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	699a      	ldr	r2, [r3, #24]
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	f042 0220 	orr.w	r2, r2, #32
 80188bc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80188be:	687b      	ldr	r3, [r7, #4]
 80188c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80188c4:	b2db      	uxtb	r3, r3
 80188c6:	2b03      	cmp	r3, #3
 80188c8:	d014      	beq.n	80188f4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80188ca:	68fb      	ldr	r3, [r7, #12]
 80188cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80188d0:	2b00      	cmp	r3, #0
 80188d2:	d00f      	beq.n	80188f4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80188da:	f043 0204 	orr.w	r2, r3, #4
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	699a      	ldr	r2, [r3, #24]
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	681b      	ldr	r3, [r3, #0]
 80188ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80188f2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80188f4:	68fb      	ldr	r3, [r7, #12]
 80188f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80188fa:	2b00      	cmp	r3, #0
 80188fc:	d00f      	beq.n	801891e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018904:	f043 0201 	orr.w	r2, r3, #1
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801890e:	687b      	ldr	r3, [r7, #4]
 8018910:	681b      	ldr	r3, [r3, #0]
 8018912:	699a      	ldr	r2, [r3, #24]
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801891c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801891e:	68fb      	ldr	r3, [r7, #12]
 8018920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018924:	2b00      	cmp	r3, #0
 8018926:	d00f      	beq.n	8018948 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801892e:	f043 0208 	orr.w	r2, r3, #8
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	699a      	ldr	r2, [r3, #24]
 801893e:	687b      	ldr	r3, [r7, #4]
 8018940:	681b      	ldr	r3, [r3, #0]
 8018942:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018946:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	2200      	movs	r2, #0
 801894c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	2200      	movs	r2, #0
 8018954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8018958:	bf00      	nop
 801895a:	3714      	adds	r7, #20
 801895c:	46bd      	mov	sp, r7
 801895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018962:	4770      	bx	lr
 8018964:	fffffc90 	.word	0xfffffc90

08018968 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8018968:	b580      	push	{r7, lr}
 801896a:	b084      	sub	sp, #16
 801896c:	af00      	add	r7, sp, #0
 801896e:	60f8      	str	r0, [r7, #12]
 8018970:	60b9      	str	r1, [r7, #8]
 8018972:	603b      	str	r3, [r7, #0]
 8018974:	4613      	mov	r3, r2
 8018976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8018978:	e010      	b.n	801899c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801897a:	f7f8 fb33 	bl	8010fe4 <HAL_GetTick>
 801897e:	4602      	mov	r2, r0
 8018980:	69bb      	ldr	r3, [r7, #24]
 8018982:	1ad3      	subs	r3, r2, r3
 8018984:	683a      	ldr	r2, [r7, #0]
 8018986:	429a      	cmp	r2, r3
 8018988:	d803      	bhi.n	8018992 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801898a:	683b      	ldr	r3, [r7, #0]
 801898c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018990:	d102      	bne.n	8018998 <SPI_WaitOnFlagUntilTimeout+0x30>
 8018992:	683b      	ldr	r3, [r7, #0]
 8018994:	2b00      	cmp	r3, #0
 8018996:	d101      	bne.n	801899c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8018998:	2303      	movs	r3, #3
 801899a:	e00f      	b.n	80189bc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801899c:	68fb      	ldr	r3, [r7, #12]
 801899e:	681b      	ldr	r3, [r3, #0]
 80189a0:	695a      	ldr	r2, [r3, #20]
 80189a2:	68bb      	ldr	r3, [r7, #8]
 80189a4:	4013      	ands	r3, r2
 80189a6:	68ba      	ldr	r2, [r7, #8]
 80189a8:	429a      	cmp	r2, r3
 80189aa:	bf0c      	ite	eq
 80189ac:	2301      	moveq	r3, #1
 80189ae:	2300      	movne	r3, #0
 80189b0:	b2db      	uxtb	r3, r3
 80189b2:	461a      	mov	r2, r3
 80189b4:	79fb      	ldrb	r3, [r7, #7]
 80189b6:	429a      	cmp	r2, r3
 80189b8:	d0df      	beq.n	801897a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80189ba:	2300      	movs	r3, #0
}
 80189bc:	4618      	mov	r0, r3
 80189be:	3710      	adds	r7, #16
 80189c0:	46bd      	mov	sp, r7
 80189c2:	bd80      	pop	{r7, pc}

080189c4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80189c4:	b480      	push	{r7}
 80189c6:	b085      	sub	sp, #20
 80189c8:	af00      	add	r7, sp, #0
 80189ca:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80189d0:	095b      	lsrs	r3, r3, #5
 80189d2:	3301      	adds	r3, #1
 80189d4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	68db      	ldr	r3, [r3, #12]
 80189da:	3301      	adds	r3, #1
 80189dc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80189de:	68bb      	ldr	r3, [r7, #8]
 80189e0:	3307      	adds	r3, #7
 80189e2:	08db      	lsrs	r3, r3, #3
 80189e4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80189e6:	68bb      	ldr	r3, [r7, #8]
 80189e8:	68fa      	ldr	r2, [r7, #12]
 80189ea:	fb02 f303 	mul.w	r3, r2, r3
}
 80189ee:	4618      	mov	r0, r3
 80189f0:	3714      	adds	r7, #20
 80189f2:	46bd      	mov	sp, r7
 80189f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f8:	4770      	bx	lr

080189fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80189fa:	b580      	push	{r7, lr}
 80189fc:	b082      	sub	sp, #8
 80189fe:	af00      	add	r7, sp, #0
 8018a00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8018a02:	687b      	ldr	r3, [r7, #4]
 8018a04:	2b00      	cmp	r3, #0
 8018a06:	d101      	bne.n	8018a0c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8018a08:	2301      	movs	r3, #1
 8018a0a:	e049      	b.n	8018aa0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8018a12:	b2db      	uxtb	r3, r3
 8018a14:	2b00      	cmp	r3, #0
 8018a16:	d106      	bne.n	8018a26 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	2200      	movs	r2, #0
 8018a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8018a20:	6878      	ldr	r0, [r7, #4]
 8018a22:	f005 f8a7 	bl	801db74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	2202      	movs	r2, #2
 8018a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	681a      	ldr	r2, [r3, #0]
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	3304      	adds	r3, #4
 8018a36:	4619      	mov	r1, r3
 8018a38:	4610      	mov	r0, r2
 8018a3a:	f000 fbd1 	bl	80191e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	2201      	movs	r2, #1
 8018a42:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	2201      	movs	r2, #1
 8018a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	2201      	movs	r2, #1
 8018a52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8018a56:	687b      	ldr	r3, [r7, #4]
 8018a58:	2201      	movs	r2, #1
 8018a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	2201      	movs	r2, #1
 8018a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	2201      	movs	r2, #1
 8018a6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	2201      	movs	r2, #1
 8018a72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	2201      	movs	r2, #1
 8018a7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	2201      	movs	r2, #1
 8018a82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	2201      	movs	r2, #1
 8018a8a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	2201      	movs	r2, #1
 8018a92:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	2201      	movs	r2, #1
 8018a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8018a9e:	2300      	movs	r3, #0
}
 8018aa0:	4618      	mov	r0, r3
 8018aa2:	3708      	adds	r7, #8
 8018aa4:	46bd      	mov	sp, r7
 8018aa6:	bd80      	pop	{r7, pc}

08018aa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8018aa8:	b580      	push	{r7, lr}
 8018aaa:	b082      	sub	sp, #8
 8018aac:	af00      	add	r7, sp, #0
 8018aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d101      	bne.n	8018aba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8018ab6:	2301      	movs	r3, #1
 8018ab8:	e049      	b.n	8018b4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8018ac0:	b2db      	uxtb	r3, r3
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d106      	bne.n	8018ad4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	2200      	movs	r2, #0
 8018aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8018ace:	6878      	ldr	r0, [r7, #4]
 8018ad0:	f005 f8ec 	bl	801dcac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	2202      	movs	r2, #2
 8018ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	681a      	ldr	r2, [r3, #0]
 8018ae0:	687b      	ldr	r3, [r7, #4]
 8018ae2:	3304      	adds	r3, #4
 8018ae4:	4619      	mov	r1, r3
 8018ae6:	4610      	mov	r0, r2
 8018ae8:	f000 fb7a 	bl	80191e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8018aec:	687b      	ldr	r3, [r7, #4]
 8018aee:	2201      	movs	r2, #1
 8018af0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	2201      	movs	r2, #1
 8018af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	2201      	movs	r2, #1
 8018b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	2201      	movs	r2, #1
 8018b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	2201      	movs	r2, #1
 8018b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	2201      	movs	r2, #1
 8018b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	2201      	movs	r2, #1
 8018b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	2201      	movs	r2, #1
 8018b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	2201      	movs	r2, #1
 8018b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	2201      	movs	r2, #1
 8018b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8018b3c:	687b      	ldr	r3, [r7, #4]
 8018b3e:	2201      	movs	r2, #1
 8018b40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	2201      	movs	r2, #1
 8018b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8018b4c:	2300      	movs	r3, #0
}
 8018b4e:	4618      	mov	r0, r3
 8018b50:	3708      	adds	r7, #8
 8018b52:	46bd      	mov	sp, r7
 8018b54:	bd80      	pop	{r7, pc}

08018b56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8018b56:	b580      	push	{r7, lr}
 8018b58:	b084      	sub	sp, #16
 8018b5a:	af00      	add	r7, sp, #0
 8018b5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	681b      	ldr	r3, [r3, #0]
 8018b62:	68db      	ldr	r3, [r3, #12]
 8018b64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8018b66:	687b      	ldr	r3, [r7, #4]
 8018b68:	681b      	ldr	r3, [r3, #0]
 8018b6a:	691b      	ldr	r3, [r3, #16]
 8018b6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8018b6e:	68bb      	ldr	r3, [r7, #8]
 8018b70:	f003 0302 	and.w	r3, r3, #2
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d020      	beq.n	8018bba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8018b78:	68fb      	ldr	r3, [r7, #12]
 8018b7a:	f003 0302 	and.w	r3, r3, #2
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	d01b      	beq.n	8018bba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8018b82:	687b      	ldr	r3, [r7, #4]
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	f06f 0202 	mvn.w	r2, #2
 8018b8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	2201      	movs	r2, #1
 8018b90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8018b92:	687b      	ldr	r3, [r7, #4]
 8018b94:	681b      	ldr	r3, [r3, #0]
 8018b96:	699b      	ldr	r3, [r3, #24]
 8018b98:	f003 0303 	and.w	r3, r3, #3
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	d003      	beq.n	8018ba8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8018ba0:	6878      	ldr	r0, [r7, #4]
 8018ba2:	f000 faff 	bl	80191a4 <HAL_TIM_IC_CaptureCallback>
 8018ba6:	e005      	b.n	8018bb4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8018ba8:	6878      	ldr	r0, [r7, #4]
 8018baa:	f000 faf1 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018bae:	6878      	ldr	r0, [r7, #4]
 8018bb0:	f000 fb02 	bl	80191b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018bb4:	687b      	ldr	r3, [r7, #4]
 8018bb6:	2200      	movs	r2, #0
 8018bb8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8018bba:	68bb      	ldr	r3, [r7, #8]
 8018bbc:	f003 0304 	and.w	r3, r3, #4
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	d020      	beq.n	8018c06 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8018bc4:	68fb      	ldr	r3, [r7, #12]
 8018bc6:	f003 0304 	and.w	r3, r3, #4
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d01b      	beq.n	8018c06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	681b      	ldr	r3, [r3, #0]
 8018bd2:	f06f 0204 	mvn.w	r2, #4
 8018bd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	2202      	movs	r2, #2
 8018bdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8018bde:	687b      	ldr	r3, [r7, #4]
 8018be0:	681b      	ldr	r3, [r3, #0]
 8018be2:	699b      	ldr	r3, [r3, #24]
 8018be4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8018be8:	2b00      	cmp	r3, #0
 8018bea:	d003      	beq.n	8018bf4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018bec:	6878      	ldr	r0, [r7, #4]
 8018bee:	f000 fad9 	bl	80191a4 <HAL_TIM_IC_CaptureCallback>
 8018bf2:	e005      	b.n	8018c00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018bf4:	6878      	ldr	r0, [r7, #4]
 8018bf6:	f000 facb 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018bfa:	6878      	ldr	r0, [r7, #4]
 8018bfc:	f000 fadc 	bl	80191b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	2200      	movs	r2, #0
 8018c04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8018c06:	68bb      	ldr	r3, [r7, #8]
 8018c08:	f003 0308 	and.w	r3, r3, #8
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d020      	beq.n	8018c52 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8018c10:	68fb      	ldr	r3, [r7, #12]
 8018c12:	f003 0308 	and.w	r3, r3, #8
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d01b      	beq.n	8018c52 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	681b      	ldr	r3, [r3, #0]
 8018c1e:	f06f 0208 	mvn.w	r2, #8
 8018c22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018c24:	687b      	ldr	r3, [r7, #4]
 8018c26:	2204      	movs	r2, #4
 8018c28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8018c2a:	687b      	ldr	r3, [r7, #4]
 8018c2c:	681b      	ldr	r3, [r3, #0]
 8018c2e:	69db      	ldr	r3, [r3, #28]
 8018c30:	f003 0303 	and.w	r3, r3, #3
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d003      	beq.n	8018c40 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018c38:	6878      	ldr	r0, [r7, #4]
 8018c3a:	f000 fab3 	bl	80191a4 <HAL_TIM_IC_CaptureCallback>
 8018c3e:	e005      	b.n	8018c4c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018c40:	6878      	ldr	r0, [r7, #4]
 8018c42:	f000 faa5 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018c46:	6878      	ldr	r0, [r7, #4]
 8018c48:	f000 fab6 	bl	80191b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	2200      	movs	r2, #0
 8018c50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8018c52:	68bb      	ldr	r3, [r7, #8]
 8018c54:	f003 0310 	and.w	r3, r3, #16
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	d020      	beq.n	8018c9e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8018c5c:	68fb      	ldr	r3, [r7, #12]
 8018c5e:	f003 0310 	and.w	r3, r3, #16
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d01b      	beq.n	8018c9e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	681b      	ldr	r3, [r3, #0]
 8018c6a:	f06f 0210 	mvn.w	r2, #16
 8018c6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	2208      	movs	r2, #8
 8018c74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	681b      	ldr	r3, [r3, #0]
 8018c7a:	69db      	ldr	r3, [r3, #28]
 8018c7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d003      	beq.n	8018c8c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018c84:	6878      	ldr	r0, [r7, #4]
 8018c86:	f000 fa8d 	bl	80191a4 <HAL_TIM_IC_CaptureCallback>
 8018c8a:	e005      	b.n	8018c98 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018c8c:	6878      	ldr	r0, [r7, #4]
 8018c8e:	f000 fa7f 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018c92:	6878      	ldr	r0, [r7, #4]
 8018c94:	f000 fa90 	bl	80191b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	2200      	movs	r2, #0
 8018c9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8018c9e:	68bb      	ldr	r3, [r7, #8]
 8018ca0:	f003 0301 	and.w	r3, r3, #1
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	d00c      	beq.n	8018cc2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8018ca8:	68fb      	ldr	r3, [r7, #12]
 8018caa:	f003 0301 	and.w	r3, r3, #1
 8018cae:	2b00      	cmp	r3, #0
 8018cb0:	d007      	beq.n	8018cc2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	681b      	ldr	r3, [r3, #0]
 8018cb6:	f06f 0201 	mvn.w	r2, #1
 8018cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8018cbc:	6878      	ldr	r0, [r7, #4]
 8018cbe:	f000 fa5d 	bl	801917c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018cc2:	68bb      	ldr	r3, [r7, #8]
 8018cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018cc8:	2b00      	cmp	r3, #0
 8018cca:	d104      	bne.n	8018cd6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8018ccc:	68bb      	ldr	r3, [r7, #8]
 8018cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018cd2:	2b00      	cmp	r3, #0
 8018cd4:	d00c      	beq.n	8018cf0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018cd6:	68fb      	ldr	r3, [r7, #12]
 8018cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	d007      	beq.n	8018cf0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8018ce0:	687b      	ldr	r3, [r7, #4]
 8018ce2:	681b      	ldr	r3, [r3, #0]
 8018ce4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8018ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8018cea:	6878      	ldr	r0, [r7, #4]
 8018cec:	f001 f864 	bl	8019db8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8018cf0:	68bb      	ldr	r3, [r7, #8]
 8018cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018cf6:	2b00      	cmp	r3, #0
 8018cf8:	d00c      	beq.n	8018d14 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018cfa:	68fb      	ldr	r3, [r7, #12]
 8018cfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018d00:	2b00      	cmp	r3, #0
 8018d02:	d007      	beq.n	8018d14 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8018d04:	687b      	ldr	r3, [r7, #4]
 8018d06:	681b      	ldr	r3, [r3, #0]
 8018d08:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8018d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8018d0e:	6878      	ldr	r0, [r7, #4]
 8018d10:	f001 f85c 	bl	8019dcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8018d14:	68bb      	ldr	r3, [r7, #8]
 8018d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018d1a:	2b00      	cmp	r3, #0
 8018d1c:	d00c      	beq.n	8018d38 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	d007      	beq.n	8018d38 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	681b      	ldr	r3, [r3, #0]
 8018d2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8018d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8018d32:	6878      	ldr	r0, [r7, #4]
 8018d34:	f000 fa4a 	bl	80191cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8018d38:	68bb      	ldr	r3, [r7, #8]
 8018d3a:	f003 0320 	and.w	r3, r3, #32
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d00c      	beq.n	8018d5c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8018d42:	68fb      	ldr	r3, [r7, #12]
 8018d44:	f003 0320 	and.w	r3, r3, #32
 8018d48:	2b00      	cmp	r3, #0
 8018d4a:	d007      	beq.n	8018d5c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8018d4c:	687b      	ldr	r3, [r7, #4]
 8018d4e:	681b      	ldr	r3, [r3, #0]
 8018d50:	f06f 0220 	mvn.w	r2, #32
 8018d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8018d56:	6878      	ldr	r0, [r7, #4]
 8018d58:	f001 f824 	bl	8019da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8018d5c:	bf00      	nop
 8018d5e:	3710      	adds	r7, #16
 8018d60:	46bd      	mov	sp, r7
 8018d62:	bd80      	pop	{r7, pc}

08018d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8018d64:	b580      	push	{r7, lr}
 8018d66:	b086      	sub	sp, #24
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	60f8      	str	r0, [r7, #12]
 8018d6c:	60b9      	str	r1, [r7, #8]
 8018d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8018d70:	2300      	movs	r3, #0
 8018d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8018d74:	68fb      	ldr	r3, [r7, #12]
 8018d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018d7a:	2b01      	cmp	r3, #1
 8018d7c:	d101      	bne.n	8018d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8018d7e:	2302      	movs	r3, #2
 8018d80:	e0ff      	b.n	8018f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8018d82:	68fb      	ldr	r3, [r7, #12]
 8018d84:	2201      	movs	r2, #1
 8018d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8018d8a:	687b      	ldr	r3, [r7, #4]
 8018d8c:	2b14      	cmp	r3, #20
 8018d8e:	f200 80f0 	bhi.w	8018f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8018d92:	a201      	add	r2, pc, #4	@ (adr r2, 8018d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8018d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d98:	08018ded 	.word	0x08018ded
 8018d9c:	08018f73 	.word	0x08018f73
 8018da0:	08018f73 	.word	0x08018f73
 8018da4:	08018f73 	.word	0x08018f73
 8018da8:	08018e2d 	.word	0x08018e2d
 8018dac:	08018f73 	.word	0x08018f73
 8018db0:	08018f73 	.word	0x08018f73
 8018db4:	08018f73 	.word	0x08018f73
 8018db8:	08018e6f 	.word	0x08018e6f
 8018dbc:	08018f73 	.word	0x08018f73
 8018dc0:	08018f73 	.word	0x08018f73
 8018dc4:	08018f73 	.word	0x08018f73
 8018dc8:	08018eaf 	.word	0x08018eaf
 8018dcc:	08018f73 	.word	0x08018f73
 8018dd0:	08018f73 	.word	0x08018f73
 8018dd4:	08018f73 	.word	0x08018f73
 8018dd8:	08018ef1 	.word	0x08018ef1
 8018ddc:	08018f73 	.word	0x08018f73
 8018de0:	08018f73 	.word	0x08018f73
 8018de4:	08018f73 	.word	0x08018f73
 8018de8:	08018f31 	.word	0x08018f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8018dec:	68fb      	ldr	r3, [r7, #12]
 8018dee:	681b      	ldr	r3, [r3, #0]
 8018df0:	68b9      	ldr	r1, [r7, #8]
 8018df2:	4618      	mov	r0, r3
 8018df4:	f000 fa94 	bl	8019320 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8018df8:	68fb      	ldr	r3, [r7, #12]
 8018dfa:	681b      	ldr	r3, [r3, #0]
 8018dfc:	699a      	ldr	r2, [r3, #24]
 8018dfe:	68fb      	ldr	r3, [r7, #12]
 8018e00:	681b      	ldr	r3, [r3, #0]
 8018e02:	f042 0208 	orr.w	r2, r2, #8
 8018e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8018e08:	68fb      	ldr	r3, [r7, #12]
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	699a      	ldr	r2, [r3, #24]
 8018e0e:	68fb      	ldr	r3, [r7, #12]
 8018e10:	681b      	ldr	r3, [r3, #0]
 8018e12:	f022 0204 	bic.w	r2, r2, #4
 8018e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8018e18:	68fb      	ldr	r3, [r7, #12]
 8018e1a:	681b      	ldr	r3, [r3, #0]
 8018e1c:	6999      	ldr	r1, [r3, #24]
 8018e1e:	68bb      	ldr	r3, [r7, #8]
 8018e20:	691a      	ldr	r2, [r3, #16]
 8018e22:	68fb      	ldr	r3, [r7, #12]
 8018e24:	681b      	ldr	r3, [r3, #0]
 8018e26:	430a      	orrs	r2, r1
 8018e28:	619a      	str	r2, [r3, #24]
      break;
 8018e2a:	e0a5      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8018e2c:	68fb      	ldr	r3, [r7, #12]
 8018e2e:	681b      	ldr	r3, [r3, #0]
 8018e30:	68b9      	ldr	r1, [r7, #8]
 8018e32:	4618      	mov	r0, r3
 8018e34:	f000 fb04 	bl	8019440 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8018e38:	68fb      	ldr	r3, [r7, #12]
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	699a      	ldr	r2, [r3, #24]
 8018e3e:	68fb      	ldr	r3, [r7, #12]
 8018e40:	681b      	ldr	r3, [r3, #0]
 8018e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8018e48:	68fb      	ldr	r3, [r7, #12]
 8018e4a:	681b      	ldr	r3, [r3, #0]
 8018e4c:	699a      	ldr	r2, [r3, #24]
 8018e4e:	68fb      	ldr	r3, [r7, #12]
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8018e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8018e58:	68fb      	ldr	r3, [r7, #12]
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	6999      	ldr	r1, [r3, #24]
 8018e5e:	68bb      	ldr	r3, [r7, #8]
 8018e60:	691b      	ldr	r3, [r3, #16]
 8018e62:	021a      	lsls	r2, r3, #8
 8018e64:	68fb      	ldr	r3, [r7, #12]
 8018e66:	681b      	ldr	r3, [r3, #0]
 8018e68:	430a      	orrs	r2, r1
 8018e6a:	619a      	str	r2, [r3, #24]
      break;
 8018e6c:	e084      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8018e6e:	68fb      	ldr	r3, [r7, #12]
 8018e70:	681b      	ldr	r3, [r3, #0]
 8018e72:	68b9      	ldr	r1, [r7, #8]
 8018e74:	4618      	mov	r0, r3
 8018e76:	f000 fb6d 	bl	8019554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8018e7a:	68fb      	ldr	r3, [r7, #12]
 8018e7c:	681b      	ldr	r3, [r3, #0]
 8018e7e:	69da      	ldr	r2, [r3, #28]
 8018e80:	68fb      	ldr	r3, [r7, #12]
 8018e82:	681b      	ldr	r3, [r3, #0]
 8018e84:	f042 0208 	orr.w	r2, r2, #8
 8018e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8018e8a:	68fb      	ldr	r3, [r7, #12]
 8018e8c:	681b      	ldr	r3, [r3, #0]
 8018e8e:	69da      	ldr	r2, [r3, #28]
 8018e90:	68fb      	ldr	r3, [r7, #12]
 8018e92:	681b      	ldr	r3, [r3, #0]
 8018e94:	f022 0204 	bic.w	r2, r2, #4
 8018e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8018e9a:	68fb      	ldr	r3, [r7, #12]
 8018e9c:	681b      	ldr	r3, [r3, #0]
 8018e9e:	69d9      	ldr	r1, [r3, #28]
 8018ea0:	68bb      	ldr	r3, [r7, #8]
 8018ea2:	691a      	ldr	r2, [r3, #16]
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	681b      	ldr	r3, [r3, #0]
 8018ea8:	430a      	orrs	r2, r1
 8018eaa:	61da      	str	r2, [r3, #28]
      break;
 8018eac:	e064      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8018eae:	68fb      	ldr	r3, [r7, #12]
 8018eb0:	681b      	ldr	r3, [r3, #0]
 8018eb2:	68b9      	ldr	r1, [r7, #8]
 8018eb4:	4618      	mov	r0, r3
 8018eb6:	f000 fbd5 	bl	8019664 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8018eba:	68fb      	ldr	r3, [r7, #12]
 8018ebc:	681b      	ldr	r3, [r3, #0]
 8018ebe:	69da      	ldr	r2, [r3, #28]
 8018ec0:	68fb      	ldr	r3, [r7, #12]
 8018ec2:	681b      	ldr	r3, [r3, #0]
 8018ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8018eca:	68fb      	ldr	r3, [r7, #12]
 8018ecc:	681b      	ldr	r3, [r3, #0]
 8018ece:	69da      	ldr	r2, [r3, #28]
 8018ed0:	68fb      	ldr	r3, [r7, #12]
 8018ed2:	681b      	ldr	r3, [r3, #0]
 8018ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8018ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	681b      	ldr	r3, [r3, #0]
 8018ede:	69d9      	ldr	r1, [r3, #28]
 8018ee0:	68bb      	ldr	r3, [r7, #8]
 8018ee2:	691b      	ldr	r3, [r3, #16]
 8018ee4:	021a      	lsls	r2, r3, #8
 8018ee6:	68fb      	ldr	r3, [r7, #12]
 8018ee8:	681b      	ldr	r3, [r3, #0]
 8018eea:	430a      	orrs	r2, r1
 8018eec:	61da      	str	r2, [r3, #28]
      break;
 8018eee:	e043      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8018ef0:	68fb      	ldr	r3, [r7, #12]
 8018ef2:	681b      	ldr	r3, [r3, #0]
 8018ef4:	68b9      	ldr	r1, [r7, #8]
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	f000 fc1e 	bl	8019738 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8018efc:	68fb      	ldr	r3, [r7, #12]
 8018efe:	681b      	ldr	r3, [r3, #0]
 8018f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f02:	68fb      	ldr	r3, [r7, #12]
 8018f04:	681b      	ldr	r3, [r3, #0]
 8018f06:	f042 0208 	orr.w	r2, r2, #8
 8018f0a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8018f0c:	68fb      	ldr	r3, [r7, #12]
 8018f0e:	681b      	ldr	r3, [r3, #0]
 8018f10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f12:	68fb      	ldr	r3, [r7, #12]
 8018f14:	681b      	ldr	r3, [r3, #0]
 8018f16:	f022 0204 	bic.w	r2, r2, #4
 8018f1a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8018f1c:	68fb      	ldr	r3, [r7, #12]
 8018f1e:	681b      	ldr	r3, [r3, #0]
 8018f20:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018f22:	68bb      	ldr	r3, [r7, #8]
 8018f24:	691a      	ldr	r2, [r3, #16]
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	681b      	ldr	r3, [r3, #0]
 8018f2a:	430a      	orrs	r2, r1
 8018f2c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018f2e:	e023      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8018f30:	68fb      	ldr	r3, [r7, #12]
 8018f32:	681b      	ldr	r3, [r3, #0]
 8018f34:	68b9      	ldr	r1, [r7, #8]
 8018f36:	4618      	mov	r0, r3
 8018f38:	f000 fc62 	bl	8019800 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8018f3c:	68fb      	ldr	r3, [r7, #12]
 8018f3e:	681b      	ldr	r3, [r3, #0]
 8018f40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f42:	68fb      	ldr	r3, [r7, #12]
 8018f44:	681b      	ldr	r3, [r3, #0]
 8018f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018f4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8018f4c:	68fb      	ldr	r3, [r7, #12]
 8018f4e:	681b      	ldr	r3, [r3, #0]
 8018f50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f52:	68fb      	ldr	r3, [r7, #12]
 8018f54:	681b      	ldr	r3, [r3, #0]
 8018f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8018f5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8018f5c:	68fb      	ldr	r3, [r7, #12]
 8018f5e:	681b      	ldr	r3, [r3, #0]
 8018f60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018f62:	68bb      	ldr	r3, [r7, #8]
 8018f64:	691b      	ldr	r3, [r3, #16]
 8018f66:	021a      	lsls	r2, r3, #8
 8018f68:	68fb      	ldr	r3, [r7, #12]
 8018f6a:	681b      	ldr	r3, [r3, #0]
 8018f6c:	430a      	orrs	r2, r1
 8018f6e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018f70:	e002      	b.n	8018f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8018f72:	2301      	movs	r3, #1
 8018f74:	75fb      	strb	r3, [r7, #23]
      break;
 8018f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8018f78:	68fb      	ldr	r3, [r7, #12]
 8018f7a:	2200      	movs	r2, #0
 8018f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8018f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8018f82:	4618      	mov	r0, r3
 8018f84:	3718      	adds	r7, #24
 8018f86:	46bd      	mov	sp, r7
 8018f88:	bd80      	pop	{r7, pc}
 8018f8a:	bf00      	nop

08018f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b084      	sub	sp, #16
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
 8018f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8018f96:	2300      	movs	r3, #0
 8018f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8018f9a:	687b      	ldr	r3, [r7, #4]
 8018f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018fa0:	2b01      	cmp	r3, #1
 8018fa2:	d101      	bne.n	8018fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8018fa4:	2302      	movs	r3, #2
 8018fa6:	e0dc      	b.n	8019162 <HAL_TIM_ConfigClockSource+0x1d6>
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	2201      	movs	r2, #1
 8018fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8018fb0:	687b      	ldr	r3, [r7, #4]
 8018fb2:	2202      	movs	r2, #2
 8018fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	681b      	ldr	r3, [r3, #0]
 8018fbc:	689b      	ldr	r3, [r3, #8]
 8018fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8018fc0:	68ba      	ldr	r2, [r7, #8]
 8018fc2:	4b6a      	ldr	r3, [pc, #424]	@ (801916c <HAL_TIM_ConfigClockSource+0x1e0>)
 8018fc4:	4013      	ands	r3, r2
 8018fc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8018fc8:	68bb      	ldr	r3, [r7, #8]
 8018fca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8018fce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	681b      	ldr	r3, [r3, #0]
 8018fd4:	68ba      	ldr	r2, [r7, #8]
 8018fd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8018fd8:	683b      	ldr	r3, [r7, #0]
 8018fda:	681b      	ldr	r3, [r3, #0]
 8018fdc:	4a64      	ldr	r2, [pc, #400]	@ (8019170 <HAL_TIM_ConfigClockSource+0x1e4>)
 8018fde:	4293      	cmp	r3, r2
 8018fe0:	f000 80a9 	beq.w	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8018fe4:	4a62      	ldr	r2, [pc, #392]	@ (8019170 <HAL_TIM_ConfigClockSource+0x1e4>)
 8018fe6:	4293      	cmp	r3, r2
 8018fe8:	f200 80ae 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8018fec:	4a61      	ldr	r2, [pc, #388]	@ (8019174 <HAL_TIM_ConfigClockSource+0x1e8>)
 8018fee:	4293      	cmp	r3, r2
 8018ff0:	f000 80a1 	beq.w	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8018ff4:	4a5f      	ldr	r2, [pc, #380]	@ (8019174 <HAL_TIM_ConfigClockSource+0x1e8>)
 8018ff6:	4293      	cmp	r3, r2
 8018ff8:	f200 80a6 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8018ffc:	4a5e      	ldr	r2, [pc, #376]	@ (8019178 <HAL_TIM_ConfigClockSource+0x1ec>)
 8018ffe:	4293      	cmp	r3, r2
 8019000:	f000 8099 	beq.w	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8019004:	4a5c      	ldr	r2, [pc, #368]	@ (8019178 <HAL_TIM_ConfigClockSource+0x1ec>)
 8019006:	4293      	cmp	r3, r2
 8019008:	f200 809e 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 801900c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8019010:	f000 8091 	beq.w	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8019014:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8019018:	f200 8096 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 801901c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8019020:	f000 8089 	beq.w	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8019024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8019028:	f200 808e 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 801902c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8019030:	d03e      	beq.n	80190b0 <HAL_TIM_ConfigClockSource+0x124>
 8019032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8019036:	f200 8087 	bhi.w	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 801903a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801903e:	f000 8086 	beq.w	801914e <HAL_TIM_ConfigClockSource+0x1c2>
 8019042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019046:	d87f      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019048:	2b70      	cmp	r3, #112	@ 0x70
 801904a:	d01a      	beq.n	8019082 <HAL_TIM_ConfigClockSource+0xf6>
 801904c:	2b70      	cmp	r3, #112	@ 0x70
 801904e:	d87b      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019050:	2b60      	cmp	r3, #96	@ 0x60
 8019052:	d050      	beq.n	80190f6 <HAL_TIM_ConfigClockSource+0x16a>
 8019054:	2b60      	cmp	r3, #96	@ 0x60
 8019056:	d877      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019058:	2b50      	cmp	r3, #80	@ 0x50
 801905a:	d03c      	beq.n	80190d6 <HAL_TIM_ConfigClockSource+0x14a>
 801905c:	2b50      	cmp	r3, #80	@ 0x50
 801905e:	d873      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019060:	2b40      	cmp	r3, #64	@ 0x40
 8019062:	d058      	beq.n	8019116 <HAL_TIM_ConfigClockSource+0x18a>
 8019064:	2b40      	cmp	r3, #64	@ 0x40
 8019066:	d86f      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019068:	2b30      	cmp	r3, #48	@ 0x30
 801906a:	d064      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 801906c:	2b30      	cmp	r3, #48	@ 0x30
 801906e:	d86b      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019070:	2b20      	cmp	r3, #32
 8019072:	d060      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8019074:	2b20      	cmp	r3, #32
 8019076:	d867      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
 8019078:	2b00      	cmp	r3, #0
 801907a:	d05c      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 801907c:	2b10      	cmp	r3, #16
 801907e:	d05a      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x1aa>
 8019080:	e062      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8019086:	683b      	ldr	r3, [r7, #0]
 8019088:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801908a:	683b      	ldr	r3, [r7, #0]
 801908c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801908e:	683b      	ldr	r3, [r7, #0]
 8019090:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8019092:	f000 fc99 	bl	80199c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	681b      	ldr	r3, [r3, #0]
 801909a:	689b      	ldr	r3, [r3, #8]
 801909c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801909e:	68bb      	ldr	r3, [r7, #8]
 80190a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80190a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	681b      	ldr	r3, [r3, #0]
 80190aa:	68ba      	ldr	r2, [r7, #8]
 80190ac:	609a      	str	r2, [r3, #8]
      break;
 80190ae:	e04f      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80190b4:	683b      	ldr	r3, [r7, #0]
 80190b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80190b8:	683b      	ldr	r3, [r7, #0]
 80190ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80190bc:	683b      	ldr	r3, [r7, #0]
 80190be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80190c0:	f000 fc82 	bl	80199c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	681b      	ldr	r3, [r3, #0]
 80190c8:	689a      	ldr	r2, [r3, #8]
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	681b      	ldr	r3, [r3, #0]
 80190ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80190d2:	609a      	str	r2, [r3, #8]
      break;
 80190d4:	e03c      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80190da:	683b      	ldr	r3, [r7, #0]
 80190dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80190de:	683b      	ldr	r3, [r7, #0]
 80190e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80190e2:	461a      	mov	r2, r3
 80190e4:	f000 fbf2 	bl	80198cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80190e8:	687b      	ldr	r3, [r7, #4]
 80190ea:	681b      	ldr	r3, [r3, #0]
 80190ec:	2150      	movs	r1, #80	@ 0x50
 80190ee:	4618      	mov	r0, r3
 80190f0:	f000 fc4c 	bl	801998c <TIM_ITRx_SetConfig>
      break;
 80190f4:	e02c      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80190f6:	687b      	ldr	r3, [r7, #4]
 80190f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80190fa:	683b      	ldr	r3, [r7, #0]
 80190fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80190fe:	683b      	ldr	r3, [r7, #0]
 8019100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8019102:	461a      	mov	r2, r3
 8019104:	f000 fc11 	bl	801992a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	2160      	movs	r1, #96	@ 0x60
 801910e:	4618      	mov	r0, r3
 8019110:	f000 fc3c 	bl	801998c <TIM_ITRx_SetConfig>
      break;
 8019114:	e01c      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801911a:	683b      	ldr	r3, [r7, #0]
 801911c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801911e:	683b      	ldr	r3, [r7, #0]
 8019120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8019122:	461a      	mov	r2, r3
 8019124:	f000 fbd2 	bl	80198cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8019128:	687b      	ldr	r3, [r7, #4]
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	2140      	movs	r1, #64	@ 0x40
 801912e:	4618      	mov	r0, r3
 8019130:	f000 fc2c 	bl	801998c <TIM_ITRx_SetConfig>
      break;
 8019134:	e00c      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	681a      	ldr	r2, [r3, #0]
 801913a:	683b      	ldr	r3, [r7, #0]
 801913c:	681b      	ldr	r3, [r3, #0]
 801913e:	4619      	mov	r1, r3
 8019140:	4610      	mov	r0, r2
 8019142:	f000 fc23 	bl	801998c <TIM_ITRx_SetConfig>
      break;
 8019146:	e003      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8019148:	2301      	movs	r3, #1
 801914a:	73fb      	strb	r3, [r7, #15]
      break;
 801914c:	e000      	b.n	8019150 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801914e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	2201      	movs	r2, #1
 8019154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8019158:	687b      	ldr	r3, [r7, #4]
 801915a:	2200      	movs	r2, #0
 801915c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8019160:	7bfb      	ldrb	r3, [r7, #15]
}
 8019162:	4618      	mov	r0, r3
 8019164:	3710      	adds	r7, #16
 8019166:	46bd      	mov	sp, r7
 8019168:	bd80      	pop	{r7, pc}
 801916a:	bf00      	nop
 801916c:	ffceff88 	.word	0xffceff88
 8019170:	00100040 	.word	0x00100040
 8019174:	00100030 	.word	0x00100030
 8019178:	00100020 	.word	0x00100020

0801917c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801917c:	b480      	push	{r7}
 801917e:	b083      	sub	sp, #12
 8019180:	af00      	add	r7, sp, #0
 8019182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8019184:	bf00      	nop
 8019186:	370c      	adds	r7, #12
 8019188:	46bd      	mov	sp, r7
 801918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801918e:	4770      	bx	lr

08019190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8019190:	b480      	push	{r7}
 8019192:	b083      	sub	sp, #12
 8019194:	af00      	add	r7, sp, #0
 8019196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8019198:	bf00      	nop
 801919a:	370c      	adds	r7, #12
 801919c:	46bd      	mov	sp, r7
 801919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191a2:	4770      	bx	lr

080191a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80191a4:	b480      	push	{r7}
 80191a6:	b083      	sub	sp, #12
 80191a8:	af00      	add	r7, sp, #0
 80191aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80191ac:	bf00      	nop
 80191ae:	370c      	adds	r7, #12
 80191b0:	46bd      	mov	sp, r7
 80191b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191b6:	4770      	bx	lr

080191b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80191b8:	b480      	push	{r7}
 80191ba:	b083      	sub	sp, #12
 80191bc:	af00      	add	r7, sp, #0
 80191be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80191c0:	bf00      	nop
 80191c2:	370c      	adds	r7, #12
 80191c4:	46bd      	mov	sp, r7
 80191c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191ca:	4770      	bx	lr

080191cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80191cc:	b480      	push	{r7}
 80191ce:	b083      	sub	sp, #12
 80191d0:	af00      	add	r7, sp, #0
 80191d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80191d4:	bf00      	nop
 80191d6:	370c      	adds	r7, #12
 80191d8:	46bd      	mov	sp, r7
 80191da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191de:	4770      	bx	lr

080191e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80191e0:	b480      	push	{r7}
 80191e2:	b085      	sub	sp, #20
 80191e4:	af00      	add	r7, sp, #0
 80191e6:	6078      	str	r0, [r7, #4]
 80191e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	681b      	ldr	r3, [r3, #0]
 80191ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	4a43      	ldr	r2, [pc, #268]	@ (8019300 <TIM_Base_SetConfig+0x120>)
 80191f4:	4293      	cmp	r3, r2
 80191f6:	d013      	beq.n	8019220 <TIM_Base_SetConfig+0x40>
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80191fe:	d00f      	beq.n	8019220 <TIM_Base_SetConfig+0x40>
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	4a40      	ldr	r2, [pc, #256]	@ (8019304 <TIM_Base_SetConfig+0x124>)
 8019204:	4293      	cmp	r3, r2
 8019206:	d00b      	beq.n	8019220 <TIM_Base_SetConfig+0x40>
 8019208:	687b      	ldr	r3, [r7, #4]
 801920a:	4a3f      	ldr	r2, [pc, #252]	@ (8019308 <TIM_Base_SetConfig+0x128>)
 801920c:	4293      	cmp	r3, r2
 801920e:	d007      	beq.n	8019220 <TIM_Base_SetConfig+0x40>
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	4a3e      	ldr	r2, [pc, #248]	@ (801930c <TIM_Base_SetConfig+0x12c>)
 8019214:	4293      	cmp	r3, r2
 8019216:	d003      	beq.n	8019220 <TIM_Base_SetConfig+0x40>
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	4a3d      	ldr	r2, [pc, #244]	@ (8019310 <TIM_Base_SetConfig+0x130>)
 801921c:	4293      	cmp	r3, r2
 801921e:	d108      	bne.n	8019232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8019220:	68fb      	ldr	r3, [r7, #12]
 8019222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8019226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8019228:	683b      	ldr	r3, [r7, #0]
 801922a:	685b      	ldr	r3, [r3, #4]
 801922c:	68fa      	ldr	r2, [r7, #12]
 801922e:	4313      	orrs	r3, r2
 8019230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	4a32      	ldr	r2, [pc, #200]	@ (8019300 <TIM_Base_SetConfig+0x120>)
 8019236:	4293      	cmp	r3, r2
 8019238:	d01f      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 801923a:	687b      	ldr	r3, [r7, #4]
 801923c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019240:	d01b      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	4a2f      	ldr	r2, [pc, #188]	@ (8019304 <TIM_Base_SetConfig+0x124>)
 8019246:	4293      	cmp	r3, r2
 8019248:	d017      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	4a2e      	ldr	r2, [pc, #184]	@ (8019308 <TIM_Base_SetConfig+0x128>)
 801924e:	4293      	cmp	r3, r2
 8019250:	d013      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 8019252:	687b      	ldr	r3, [r7, #4]
 8019254:	4a2d      	ldr	r2, [pc, #180]	@ (801930c <TIM_Base_SetConfig+0x12c>)
 8019256:	4293      	cmp	r3, r2
 8019258:	d00f      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	4a2c      	ldr	r2, [pc, #176]	@ (8019310 <TIM_Base_SetConfig+0x130>)
 801925e:	4293      	cmp	r3, r2
 8019260:	d00b      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	4a2b      	ldr	r2, [pc, #172]	@ (8019314 <TIM_Base_SetConfig+0x134>)
 8019266:	4293      	cmp	r3, r2
 8019268:	d007      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 801926a:	687b      	ldr	r3, [r7, #4]
 801926c:	4a2a      	ldr	r2, [pc, #168]	@ (8019318 <TIM_Base_SetConfig+0x138>)
 801926e:	4293      	cmp	r3, r2
 8019270:	d003      	beq.n	801927a <TIM_Base_SetConfig+0x9a>
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	4a29      	ldr	r2, [pc, #164]	@ (801931c <TIM_Base_SetConfig+0x13c>)
 8019276:	4293      	cmp	r3, r2
 8019278:	d108      	bne.n	801928c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801927a:	68fb      	ldr	r3, [r7, #12]
 801927c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8019280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8019282:	683b      	ldr	r3, [r7, #0]
 8019284:	68db      	ldr	r3, [r3, #12]
 8019286:	68fa      	ldr	r2, [r7, #12]
 8019288:	4313      	orrs	r3, r2
 801928a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801928c:	68fb      	ldr	r3, [r7, #12]
 801928e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8019292:	683b      	ldr	r3, [r7, #0]
 8019294:	695b      	ldr	r3, [r3, #20]
 8019296:	4313      	orrs	r3, r2
 8019298:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801929a:	683b      	ldr	r3, [r7, #0]
 801929c:	689a      	ldr	r2, [r3, #8]
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80192a2:	683b      	ldr	r3, [r7, #0]
 80192a4:	681a      	ldr	r2, [r3, #0]
 80192a6:	687b      	ldr	r3, [r7, #4]
 80192a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80192aa:	687b      	ldr	r3, [r7, #4]
 80192ac:	4a14      	ldr	r2, [pc, #80]	@ (8019300 <TIM_Base_SetConfig+0x120>)
 80192ae:	4293      	cmp	r3, r2
 80192b0:	d00f      	beq.n	80192d2 <TIM_Base_SetConfig+0xf2>
 80192b2:	687b      	ldr	r3, [r7, #4]
 80192b4:	4a16      	ldr	r2, [pc, #88]	@ (8019310 <TIM_Base_SetConfig+0x130>)
 80192b6:	4293      	cmp	r3, r2
 80192b8:	d00b      	beq.n	80192d2 <TIM_Base_SetConfig+0xf2>
 80192ba:	687b      	ldr	r3, [r7, #4]
 80192bc:	4a15      	ldr	r2, [pc, #84]	@ (8019314 <TIM_Base_SetConfig+0x134>)
 80192be:	4293      	cmp	r3, r2
 80192c0:	d007      	beq.n	80192d2 <TIM_Base_SetConfig+0xf2>
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	4a14      	ldr	r2, [pc, #80]	@ (8019318 <TIM_Base_SetConfig+0x138>)
 80192c6:	4293      	cmp	r3, r2
 80192c8:	d003      	beq.n	80192d2 <TIM_Base_SetConfig+0xf2>
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	4a13      	ldr	r2, [pc, #76]	@ (801931c <TIM_Base_SetConfig+0x13c>)
 80192ce:	4293      	cmp	r3, r2
 80192d0:	d103      	bne.n	80192da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80192d2:	683b      	ldr	r3, [r7, #0]
 80192d4:	691a      	ldr	r2, [r3, #16]
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	f043 0204 	orr.w	r2, r3, #4
 80192e2:	687b      	ldr	r3, [r7, #4]
 80192e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80192e6:	687b      	ldr	r3, [r7, #4]
 80192e8:	2201      	movs	r2, #1
 80192ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	68fa      	ldr	r2, [r7, #12]
 80192f0:	601a      	str	r2, [r3, #0]
}
 80192f2:	bf00      	nop
 80192f4:	3714      	adds	r7, #20
 80192f6:	46bd      	mov	sp, r7
 80192f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192fc:	4770      	bx	lr
 80192fe:	bf00      	nop
 8019300:	40010000 	.word	0x40010000
 8019304:	40000400 	.word	0x40000400
 8019308:	40000800 	.word	0x40000800
 801930c:	40000c00 	.word	0x40000c00
 8019310:	40010400 	.word	0x40010400
 8019314:	40014000 	.word	0x40014000
 8019318:	40014400 	.word	0x40014400
 801931c:	40014800 	.word	0x40014800

08019320 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019320:	b480      	push	{r7}
 8019322:	b087      	sub	sp, #28
 8019324:	af00      	add	r7, sp, #0
 8019326:	6078      	str	r0, [r7, #4]
 8019328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	6a1b      	ldr	r3, [r3, #32]
 801932e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	6a1b      	ldr	r3, [r3, #32]
 8019334:	f023 0201 	bic.w	r2, r3, #1
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	685b      	ldr	r3, [r3, #4]
 8019340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	699b      	ldr	r3, [r3, #24]
 8019346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8019348:	68fa      	ldr	r2, [r7, #12]
 801934a:	4b37      	ldr	r3, [pc, #220]	@ (8019428 <TIM_OC1_SetConfig+0x108>)
 801934c:	4013      	ands	r3, r2
 801934e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8019350:	68fb      	ldr	r3, [r7, #12]
 8019352:	f023 0303 	bic.w	r3, r3, #3
 8019356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8019358:	683b      	ldr	r3, [r7, #0]
 801935a:	681b      	ldr	r3, [r3, #0]
 801935c:	68fa      	ldr	r2, [r7, #12]
 801935e:	4313      	orrs	r3, r2
 8019360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8019362:	697b      	ldr	r3, [r7, #20]
 8019364:	f023 0302 	bic.w	r3, r3, #2
 8019368:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801936a:	683b      	ldr	r3, [r7, #0]
 801936c:	689b      	ldr	r3, [r3, #8]
 801936e:	697a      	ldr	r2, [r7, #20]
 8019370:	4313      	orrs	r3, r2
 8019372:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8019374:	687b      	ldr	r3, [r7, #4]
 8019376:	4a2d      	ldr	r2, [pc, #180]	@ (801942c <TIM_OC1_SetConfig+0x10c>)
 8019378:	4293      	cmp	r3, r2
 801937a:	d00f      	beq.n	801939c <TIM_OC1_SetConfig+0x7c>
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	4a2c      	ldr	r2, [pc, #176]	@ (8019430 <TIM_OC1_SetConfig+0x110>)
 8019380:	4293      	cmp	r3, r2
 8019382:	d00b      	beq.n	801939c <TIM_OC1_SetConfig+0x7c>
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	4a2b      	ldr	r2, [pc, #172]	@ (8019434 <TIM_OC1_SetConfig+0x114>)
 8019388:	4293      	cmp	r3, r2
 801938a:	d007      	beq.n	801939c <TIM_OC1_SetConfig+0x7c>
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	4a2a      	ldr	r2, [pc, #168]	@ (8019438 <TIM_OC1_SetConfig+0x118>)
 8019390:	4293      	cmp	r3, r2
 8019392:	d003      	beq.n	801939c <TIM_OC1_SetConfig+0x7c>
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	4a29      	ldr	r2, [pc, #164]	@ (801943c <TIM_OC1_SetConfig+0x11c>)
 8019398:	4293      	cmp	r3, r2
 801939a:	d10c      	bne.n	80193b6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801939c:	697b      	ldr	r3, [r7, #20]
 801939e:	f023 0308 	bic.w	r3, r3, #8
 80193a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80193a4:	683b      	ldr	r3, [r7, #0]
 80193a6:	68db      	ldr	r3, [r3, #12]
 80193a8:	697a      	ldr	r2, [r7, #20]
 80193aa:	4313      	orrs	r3, r2
 80193ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80193ae:	697b      	ldr	r3, [r7, #20]
 80193b0:	f023 0304 	bic.w	r3, r3, #4
 80193b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	4a1c      	ldr	r2, [pc, #112]	@ (801942c <TIM_OC1_SetConfig+0x10c>)
 80193ba:	4293      	cmp	r3, r2
 80193bc:	d00f      	beq.n	80193de <TIM_OC1_SetConfig+0xbe>
 80193be:	687b      	ldr	r3, [r7, #4]
 80193c0:	4a1b      	ldr	r2, [pc, #108]	@ (8019430 <TIM_OC1_SetConfig+0x110>)
 80193c2:	4293      	cmp	r3, r2
 80193c4:	d00b      	beq.n	80193de <TIM_OC1_SetConfig+0xbe>
 80193c6:	687b      	ldr	r3, [r7, #4]
 80193c8:	4a1a      	ldr	r2, [pc, #104]	@ (8019434 <TIM_OC1_SetConfig+0x114>)
 80193ca:	4293      	cmp	r3, r2
 80193cc:	d007      	beq.n	80193de <TIM_OC1_SetConfig+0xbe>
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	4a19      	ldr	r2, [pc, #100]	@ (8019438 <TIM_OC1_SetConfig+0x118>)
 80193d2:	4293      	cmp	r3, r2
 80193d4:	d003      	beq.n	80193de <TIM_OC1_SetConfig+0xbe>
 80193d6:	687b      	ldr	r3, [r7, #4]
 80193d8:	4a18      	ldr	r2, [pc, #96]	@ (801943c <TIM_OC1_SetConfig+0x11c>)
 80193da:	4293      	cmp	r3, r2
 80193dc:	d111      	bne.n	8019402 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80193de:	693b      	ldr	r3, [r7, #16]
 80193e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80193e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80193e6:	693b      	ldr	r3, [r7, #16]
 80193e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80193ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80193ee:	683b      	ldr	r3, [r7, #0]
 80193f0:	695b      	ldr	r3, [r3, #20]
 80193f2:	693a      	ldr	r2, [r7, #16]
 80193f4:	4313      	orrs	r3, r2
 80193f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80193f8:	683b      	ldr	r3, [r7, #0]
 80193fa:	699b      	ldr	r3, [r3, #24]
 80193fc:	693a      	ldr	r2, [r7, #16]
 80193fe:	4313      	orrs	r3, r2
 8019400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019402:	687b      	ldr	r3, [r7, #4]
 8019404:	693a      	ldr	r2, [r7, #16]
 8019406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	68fa      	ldr	r2, [r7, #12]
 801940c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801940e:	683b      	ldr	r3, [r7, #0]
 8019410:	685a      	ldr	r2, [r3, #4]
 8019412:	687b      	ldr	r3, [r7, #4]
 8019414:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019416:	687b      	ldr	r3, [r7, #4]
 8019418:	697a      	ldr	r2, [r7, #20]
 801941a:	621a      	str	r2, [r3, #32]
}
 801941c:	bf00      	nop
 801941e:	371c      	adds	r7, #28
 8019420:	46bd      	mov	sp, r7
 8019422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019426:	4770      	bx	lr
 8019428:	fffeff8f 	.word	0xfffeff8f
 801942c:	40010000 	.word	0x40010000
 8019430:	40010400 	.word	0x40010400
 8019434:	40014000 	.word	0x40014000
 8019438:	40014400 	.word	0x40014400
 801943c:	40014800 	.word	0x40014800

08019440 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019440:	b480      	push	{r7}
 8019442:	b087      	sub	sp, #28
 8019444:	af00      	add	r7, sp, #0
 8019446:	6078      	str	r0, [r7, #4]
 8019448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801944a:	687b      	ldr	r3, [r7, #4]
 801944c:	6a1b      	ldr	r3, [r3, #32]
 801944e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	6a1b      	ldr	r3, [r3, #32]
 8019454:	f023 0210 	bic.w	r2, r3, #16
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	685b      	ldr	r3, [r3, #4]
 8019460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8019462:	687b      	ldr	r3, [r7, #4]
 8019464:	699b      	ldr	r3, [r3, #24]
 8019466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8019468:	68fa      	ldr	r2, [r7, #12]
 801946a:	4b34      	ldr	r3, [pc, #208]	@ (801953c <TIM_OC2_SetConfig+0xfc>)
 801946c:	4013      	ands	r3, r2
 801946e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8019470:	68fb      	ldr	r3, [r7, #12]
 8019472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8019476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8019478:	683b      	ldr	r3, [r7, #0]
 801947a:	681b      	ldr	r3, [r3, #0]
 801947c:	021b      	lsls	r3, r3, #8
 801947e:	68fa      	ldr	r2, [r7, #12]
 8019480:	4313      	orrs	r3, r2
 8019482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8019484:	697b      	ldr	r3, [r7, #20]
 8019486:	f023 0320 	bic.w	r3, r3, #32
 801948a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801948c:	683b      	ldr	r3, [r7, #0]
 801948e:	689b      	ldr	r3, [r3, #8]
 8019490:	011b      	lsls	r3, r3, #4
 8019492:	697a      	ldr	r2, [r7, #20]
 8019494:	4313      	orrs	r3, r2
 8019496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	4a29      	ldr	r2, [pc, #164]	@ (8019540 <TIM_OC2_SetConfig+0x100>)
 801949c:	4293      	cmp	r3, r2
 801949e:	d003      	beq.n	80194a8 <TIM_OC2_SetConfig+0x68>
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	4a28      	ldr	r2, [pc, #160]	@ (8019544 <TIM_OC2_SetConfig+0x104>)
 80194a4:	4293      	cmp	r3, r2
 80194a6:	d10d      	bne.n	80194c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80194a8:	697b      	ldr	r3, [r7, #20]
 80194aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80194ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80194b0:	683b      	ldr	r3, [r7, #0]
 80194b2:	68db      	ldr	r3, [r3, #12]
 80194b4:	011b      	lsls	r3, r3, #4
 80194b6:	697a      	ldr	r2, [r7, #20]
 80194b8:	4313      	orrs	r3, r2
 80194ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80194bc:	697b      	ldr	r3, [r7, #20]
 80194be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80194c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	4a1e      	ldr	r2, [pc, #120]	@ (8019540 <TIM_OC2_SetConfig+0x100>)
 80194c8:	4293      	cmp	r3, r2
 80194ca:	d00f      	beq.n	80194ec <TIM_OC2_SetConfig+0xac>
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	4a1d      	ldr	r2, [pc, #116]	@ (8019544 <TIM_OC2_SetConfig+0x104>)
 80194d0:	4293      	cmp	r3, r2
 80194d2:	d00b      	beq.n	80194ec <TIM_OC2_SetConfig+0xac>
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	4a1c      	ldr	r2, [pc, #112]	@ (8019548 <TIM_OC2_SetConfig+0x108>)
 80194d8:	4293      	cmp	r3, r2
 80194da:	d007      	beq.n	80194ec <TIM_OC2_SetConfig+0xac>
 80194dc:	687b      	ldr	r3, [r7, #4]
 80194de:	4a1b      	ldr	r2, [pc, #108]	@ (801954c <TIM_OC2_SetConfig+0x10c>)
 80194e0:	4293      	cmp	r3, r2
 80194e2:	d003      	beq.n	80194ec <TIM_OC2_SetConfig+0xac>
 80194e4:	687b      	ldr	r3, [r7, #4]
 80194e6:	4a1a      	ldr	r2, [pc, #104]	@ (8019550 <TIM_OC2_SetConfig+0x110>)
 80194e8:	4293      	cmp	r3, r2
 80194ea:	d113      	bne.n	8019514 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80194ec:	693b      	ldr	r3, [r7, #16]
 80194ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80194f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80194f4:	693b      	ldr	r3, [r7, #16]
 80194f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80194fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80194fc:	683b      	ldr	r3, [r7, #0]
 80194fe:	695b      	ldr	r3, [r3, #20]
 8019500:	009b      	lsls	r3, r3, #2
 8019502:	693a      	ldr	r2, [r7, #16]
 8019504:	4313      	orrs	r3, r2
 8019506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8019508:	683b      	ldr	r3, [r7, #0]
 801950a:	699b      	ldr	r3, [r3, #24]
 801950c:	009b      	lsls	r3, r3, #2
 801950e:	693a      	ldr	r2, [r7, #16]
 8019510:	4313      	orrs	r3, r2
 8019512:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	693a      	ldr	r2, [r7, #16]
 8019518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801951a:	687b      	ldr	r3, [r7, #4]
 801951c:	68fa      	ldr	r2, [r7, #12]
 801951e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8019520:	683b      	ldr	r3, [r7, #0]
 8019522:	685a      	ldr	r2, [r3, #4]
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	697a      	ldr	r2, [r7, #20]
 801952c:	621a      	str	r2, [r3, #32]
}
 801952e:	bf00      	nop
 8019530:	371c      	adds	r7, #28
 8019532:	46bd      	mov	sp, r7
 8019534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019538:	4770      	bx	lr
 801953a:	bf00      	nop
 801953c:	feff8fff 	.word	0xfeff8fff
 8019540:	40010000 	.word	0x40010000
 8019544:	40010400 	.word	0x40010400
 8019548:	40014000 	.word	0x40014000
 801954c:	40014400 	.word	0x40014400
 8019550:	40014800 	.word	0x40014800

08019554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019554:	b480      	push	{r7}
 8019556:	b087      	sub	sp, #28
 8019558:	af00      	add	r7, sp, #0
 801955a:	6078      	str	r0, [r7, #4]
 801955c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	6a1b      	ldr	r3, [r3, #32]
 8019562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	6a1b      	ldr	r3, [r3, #32]
 8019568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	685b      	ldr	r3, [r3, #4]
 8019574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	69db      	ldr	r3, [r3, #28]
 801957a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801957c:	68fa      	ldr	r2, [r7, #12]
 801957e:	4b33      	ldr	r3, [pc, #204]	@ (801964c <TIM_OC3_SetConfig+0xf8>)
 8019580:	4013      	ands	r3, r2
 8019582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8019584:	68fb      	ldr	r3, [r7, #12]
 8019586:	f023 0303 	bic.w	r3, r3, #3
 801958a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801958c:	683b      	ldr	r3, [r7, #0]
 801958e:	681b      	ldr	r3, [r3, #0]
 8019590:	68fa      	ldr	r2, [r7, #12]
 8019592:	4313      	orrs	r3, r2
 8019594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8019596:	697b      	ldr	r3, [r7, #20]
 8019598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801959c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801959e:	683b      	ldr	r3, [r7, #0]
 80195a0:	689b      	ldr	r3, [r3, #8]
 80195a2:	021b      	lsls	r3, r3, #8
 80195a4:	697a      	ldr	r2, [r7, #20]
 80195a6:	4313      	orrs	r3, r2
 80195a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	4a28      	ldr	r2, [pc, #160]	@ (8019650 <TIM_OC3_SetConfig+0xfc>)
 80195ae:	4293      	cmp	r3, r2
 80195b0:	d003      	beq.n	80195ba <TIM_OC3_SetConfig+0x66>
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	4a27      	ldr	r2, [pc, #156]	@ (8019654 <TIM_OC3_SetConfig+0x100>)
 80195b6:	4293      	cmp	r3, r2
 80195b8:	d10d      	bne.n	80195d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80195ba:	697b      	ldr	r3, [r7, #20]
 80195bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80195c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80195c2:	683b      	ldr	r3, [r7, #0]
 80195c4:	68db      	ldr	r3, [r3, #12]
 80195c6:	021b      	lsls	r3, r3, #8
 80195c8:	697a      	ldr	r2, [r7, #20]
 80195ca:	4313      	orrs	r3, r2
 80195cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80195ce:	697b      	ldr	r3, [r7, #20]
 80195d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80195d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	4a1d      	ldr	r2, [pc, #116]	@ (8019650 <TIM_OC3_SetConfig+0xfc>)
 80195da:	4293      	cmp	r3, r2
 80195dc:	d00f      	beq.n	80195fe <TIM_OC3_SetConfig+0xaa>
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	4a1c      	ldr	r2, [pc, #112]	@ (8019654 <TIM_OC3_SetConfig+0x100>)
 80195e2:	4293      	cmp	r3, r2
 80195e4:	d00b      	beq.n	80195fe <TIM_OC3_SetConfig+0xaa>
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	4a1b      	ldr	r2, [pc, #108]	@ (8019658 <TIM_OC3_SetConfig+0x104>)
 80195ea:	4293      	cmp	r3, r2
 80195ec:	d007      	beq.n	80195fe <TIM_OC3_SetConfig+0xaa>
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	4a1a      	ldr	r2, [pc, #104]	@ (801965c <TIM_OC3_SetConfig+0x108>)
 80195f2:	4293      	cmp	r3, r2
 80195f4:	d003      	beq.n	80195fe <TIM_OC3_SetConfig+0xaa>
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	4a19      	ldr	r2, [pc, #100]	@ (8019660 <TIM_OC3_SetConfig+0x10c>)
 80195fa:	4293      	cmp	r3, r2
 80195fc:	d113      	bne.n	8019626 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80195fe:	693b      	ldr	r3, [r7, #16]
 8019600:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8019606:	693b      	ldr	r3, [r7, #16]
 8019608:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801960c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801960e:	683b      	ldr	r3, [r7, #0]
 8019610:	695b      	ldr	r3, [r3, #20]
 8019612:	011b      	lsls	r3, r3, #4
 8019614:	693a      	ldr	r2, [r7, #16]
 8019616:	4313      	orrs	r3, r2
 8019618:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801961a:	683b      	ldr	r3, [r7, #0]
 801961c:	699b      	ldr	r3, [r3, #24]
 801961e:	011b      	lsls	r3, r3, #4
 8019620:	693a      	ldr	r2, [r7, #16]
 8019622:	4313      	orrs	r3, r2
 8019624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019626:	687b      	ldr	r3, [r7, #4]
 8019628:	693a      	ldr	r2, [r7, #16]
 801962a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	68fa      	ldr	r2, [r7, #12]
 8019630:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8019632:	683b      	ldr	r3, [r7, #0]
 8019634:	685a      	ldr	r2, [r3, #4]
 8019636:	687b      	ldr	r3, [r7, #4]
 8019638:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	697a      	ldr	r2, [r7, #20]
 801963e:	621a      	str	r2, [r3, #32]
}
 8019640:	bf00      	nop
 8019642:	371c      	adds	r7, #28
 8019644:	46bd      	mov	sp, r7
 8019646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801964a:	4770      	bx	lr
 801964c:	fffeff8f 	.word	0xfffeff8f
 8019650:	40010000 	.word	0x40010000
 8019654:	40010400 	.word	0x40010400
 8019658:	40014000 	.word	0x40014000
 801965c:	40014400 	.word	0x40014400
 8019660:	40014800 	.word	0x40014800

08019664 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019664:	b480      	push	{r7}
 8019666:	b087      	sub	sp, #28
 8019668:	af00      	add	r7, sp, #0
 801966a:	6078      	str	r0, [r7, #4]
 801966c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801966e:	687b      	ldr	r3, [r7, #4]
 8019670:	6a1b      	ldr	r3, [r3, #32]
 8019672:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8019674:	687b      	ldr	r3, [r7, #4]
 8019676:	6a1b      	ldr	r3, [r3, #32]
 8019678:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	685b      	ldr	r3, [r3, #4]
 8019684:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	69db      	ldr	r3, [r3, #28]
 801968a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801968c:	68fa      	ldr	r2, [r7, #12]
 801968e:	4b24      	ldr	r3, [pc, #144]	@ (8019720 <TIM_OC4_SetConfig+0xbc>)
 8019690:	4013      	ands	r3, r2
 8019692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8019694:	68fb      	ldr	r3, [r7, #12]
 8019696:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801969a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801969c:	683b      	ldr	r3, [r7, #0]
 801969e:	681b      	ldr	r3, [r3, #0]
 80196a0:	021b      	lsls	r3, r3, #8
 80196a2:	68fa      	ldr	r2, [r7, #12]
 80196a4:	4313      	orrs	r3, r2
 80196a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80196a8:	693b      	ldr	r3, [r7, #16]
 80196aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80196ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80196b0:	683b      	ldr	r3, [r7, #0]
 80196b2:	689b      	ldr	r3, [r3, #8]
 80196b4:	031b      	lsls	r3, r3, #12
 80196b6:	693a      	ldr	r2, [r7, #16]
 80196b8:	4313      	orrs	r3, r2
 80196ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	4a19      	ldr	r2, [pc, #100]	@ (8019724 <TIM_OC4_SetConfig+0xc0>)
 80196c0:	4293      	cmp	r3, r2
 80196c2:	d00f      	beq.n	80196e4 <TIM_OC4_SetConfig+0x80>
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	4a18      	ldr	r2, [pc, #96]	@ (8019728 <TIM_OC4_SetConfig+0xc4>)
 80196c8:	4293      	cmp	r3, r2
 80196ca:	d00b      	beq.n	80196e4 <TIM_OC4_SetConfig+0x80>
 80196cc:	687b      	ldr	r3, [r7, #4]
 80196ce:	4a17      	ldr	r2, [pc, #92]	@ (801972c <TIM_OC4_SetConfig+0xc8>)
 80196d0:	4293      	cmp	r3, r2
 80196d2:	d007      	beq.n	80196e4 <TIM_OC4_SetConfig+0x80>
 80196d4:	687b      	ldr	r3, [r7, #4]
 80196d6:	4a16      	ldr	r2, [pc, #88]	@ (8019730 <TIM_OC4_SetConfig+0xcc>)
 80196d8:	4293      	cmp	r3, r2
 80196da:	d003      	beq.n	80196e4 <TIM_OC4_SetConfig+0x80>
 80196dc:	687b      	ldr	r3, [r7, #4]
 80196de:	4a15      	ldr	r2, [pc, #84]	@ (8019734 <TIM_OC4_SetConfig+0xd0>)
 80196e0:	4293      	cmp	r3, r2
 80196e2:	d109      	bne.n	80196f8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80196e4:	697b      	ldr	r3, [r7, #20]
 80196e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80196ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80196ec:	683b      	ldr	r3, [r7, #0]
 80196ee:	695b      	ldr	r3, [r3, #20]
 80196f0:	019b      	lsls	r3, r3, #6
 80196f2:	697a      	ldr	r2, [r7, #20]
 80196f4:	4313      	orrs	r3, r2
 80196f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80196f8:	687b      	ldr	r3, [r7, #4]
 80196fa:	697a      	ldr	r2, [r7, #20]
 80196fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80196fe:	687b      	ldr	r3, [r7, #4]
 8019700:	68fa      	ldr	r2, [r7, #12]
 8019702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8019704:	683b      	ldr	r3, [r7, #0]
 8019706:	685a      	ldr	r2, [r3, #4]
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801970c:	687b      	ldr	r3, [r7, #4]
 801970e:	693a      	ldr	r2, [r7, #16]
 8019710:	621a      	str	r2, [r3, #32]
}
 8019712:	bf00      	nop
 8019714:	371c      	adds	r7, #28
 8019716:	46bd      	mov	sp, r7
 8019718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801971c:	4770      	bx	lr
 801971e:	bf00      	nop
 8019720:	feff8fff 	.word	0xfeff8fff
 8019724:	40010000 	.word	0x40010000
 8019728:	40010400 	.word	0x40010400
 801972c:	40014000 	.word	0x40014000
 8019730:	40014400 	.word	0x40014400
 8019734:	40014800 	.word	0x40014800

08019738 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8019738:	b480      	push	{r7}
 801973a:	b087      	sub	sp, #28
 801973c:	af00      	add	r7, sp, #0
 801973e:	6078      	str	r0, [r7, #4]
 8019740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	6a1b      	ldr	r3, [r3, #32]
 8019746:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	6a1b      	ldr	r3, [r3, #32]
 801974c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8019750:	687b      	ldr	r3, [r7, #4]
 8019752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	685b      	ldr	r3, [r3, #4]
 8019758:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801975a:	687b      	ldr	r3, [r7, #4]
 801975c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801975e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8019760:	68fa      	ldr	r2, [r7, #12]
 8019762:	4b21      	ldr	r3, [pc, #132]	@ (80197e8 <TIM_OC5_SetConfig+0xb0>)
 8019764:	4013      	ands	r3, r2
 8019766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8019768:	683b      	ldr	r3, [r7, #0]
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	68fa      	ldr	r2, [r7, #12]
 801976e:	4313      	orrs	r3, r2
 8019770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8019772:	693b      	ldr	r3, [r7, #16]
 8019774:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8019778:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801977a:	683b      	ldr	r3, [r7, #0]
 801977c:	689b      	ldr	r3, [r3, #8]
 801977e:	041b      	lsls	r3, r3, #16
 8019780:	693a      	ldr	r2, [r7, #16]
 8019782:	4313      	orrs	r3, r2
 8019784:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	4a18      	ldr	r2, [pc, #96]	@ (80197ec <TIM_OC5_SetConfig+0xb4>)
 801978a:	4293      	cmp	r3, r2
 801978c:	d00f      	beq.n	80197ae <TIM_OC5_SetConfig+0x76>
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	4a17      	ldr	r2, [pc, #92]	@ (80197f0 <TIM_OC5_SetConfig+0xb8>)
 8019792:	4293      	cmp	r3, r2
 8019794:	d00b      	beq.n	80197ae <TIM_OC5_SetConfig+0x76>
 8019796:	687b      	ldr	r3, [r7, #4]
 8019798:	4a16      	ldr	r2, [pc, #88]	@ (80197f4 <TIM_OC5_SetConfig+0xbc>)
 801979a:	4293      	cmp	r3, r2
 801979c:	d007      	beq.n	80197ae <TIM_OC5_SetConfig+0x76>
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	4a15      	ldr	r2, [pc, #84]	@ (80197f8 <TIM_OC5_SetConfig+0xc0>)
 80197a2:	4293      	cmp	r3, r2
 80197a4:	d003      	beq.n	80197ae <TIM_OC5_SetConfig+0x76>
 80197a6:	687b      	ldr	r3, [r7, #4]
 80197a8:	4a14      	ldr	r2, [pc, #80]	@ (80197fc <TIM_OC5_SetConfig+0xc4>)
 80197aa:	4293      	cmp	r3, r2
 80197ac:	d109      	bne.n	80197c2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80197ae:	697b      	ldr	r3, [r7, #20]
 80197b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80197b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80197b6:	683b      	ldr	r3, [r7, #0]
 80197b8:	695b      	ldr	r3, [r3, #20]
 80197ba:	021b      	lsls	r3, r3, #8
 80197bc:	697a      	ldr	r2, [r7, #20]
 80197be:	4313      	orrs	r3, r2
 80197c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80197c2:	687b      	ldr	r3, [r7, #4]
 80197c4:	697a      	ldr	r2, [r7, #20]
 80197c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	68fa      	ldr	r2, [r7, #12]
 80197cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80197ce:	683b      	ldr	r3, [r7, #0]
 80197d0:	685a      	ldr	r2, [r3, #4]
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80197d6:	687b      	ldr	r3, [r7, #4]
 80197d8:	693a      	ldr	r2, [r7, #16]
 80197da:	621a      	str	r2, [r3, #32]
}
 80197dc:	bf00      	nop
 80197de:	371c      	adds	r7, #28
 80197e0:	46bd      	mov	sp, r7
 80197e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197e6:	4770      	bx	lr
 80197e8:	fffeff8f 	.word	0xfffeff8f
 80197ec:	40010000 	.word	0x40010000
 80197f0:	40010400 	.word	0x40010400
 80197f4:	40014000 	.word	0x40014000
 80197f8:	40014400 	.word	0x40014400
 80197fc:	40014800 	.word	0x40014800

08019800 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8019800:	b480      	push	{r7}
 8019802:	b087      	sub	sp, #28
 8019804:	af00      	add	r7, sp, #0
 8019806:	6078      	str	r0, [r7, #4]
 8019808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801980a:	687b      	ldr	r3, [r7, #4]
 801980c:	6a1b      	ldr	r3, [r3, #32]
 801980e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8019810:	687b      	ldr	r3, [r7, #4]
 8019812:	6a1b      	ldr	r3, [r3, #32]
 8019814:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8019818:	687b      	ldr	r3, [r7, #4]
 801981a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	685b      	ldr	r3, [r3, #4]
 8019820:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8019828:	68fa      	ldr	r2, [r7, #12]
 801982a:	4b22      	ldr	r3, [pc, #136]	@ (80198b4 <TIM_OC6_SetConfig+0xb4>)
 801982c:	4013      	ands	r3, r2
 801982e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8019830:	683b      	ldr	r3, [r7, #0]
 8019832:	681b      	ldr	r3, [r3, #0]
 8019834:	021b      	lsls	r3, r3, #8
 8019836:	68fa      	ldr	r2, [r7, #12]
 8019838:	4313      	orrs	r3, r2
 801983a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801983c:	693b      	ldr	r3, [r7, #16]
 801983e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8019842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8019844:	683b      	ldr	r3, [r7, #0]
 8019846:	689b      	ldr	r3, [r3, #8]
 8019848:	051b      	lsls	r3, r3, #20
 801984a:	693a      	ldr	r2, [r7, #16]
 801984c:	4313      	orrs	r3, r2
 801984e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019850:	687b      	ldr	r3, [r7, #4]
 8019852:	4a19      	ldr	r2, [pc, #100]	@ (80198b8 <TIM_OC6_SetConfig+0xb8>)
 8019854:	4293      	cmp	r3, r2
 8019856:	d00f      	beq.n	8019878 <TIM_OC6_SetConfig+0x78>
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	4a18      	ldr	r2, [pc, #96]	@ (80198bc <TIM_OC6_SetConfig+0xbc>)
 801985c:	4293      	cmp	r3, r2
 801985e:	d00b      	beq.n	8019878 <TIM_OC6_SetConfig+0x78>
 8019860:	687b      	ldr	r3, [r7, #4]
 8019862:	4a17      	ldr	r2, [pc, #92]	@ (80198c0 <TIM_OC6_SetConfig+0xc0>)
 8019864:	4293      	cmp	r3, r2
 8019866:	d007      	beq.n	8019878 <TIM_OC6_SetConfig+0x78>
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	4a16      	ldr	r2, [pc, #88]	@ (80198c4 <TIM_OC6_SetConfig+0xc4>)
 801986c:	4293      	cmp	r3, r2
 801986e:	d003      	beq.n	8019878 <TIM_OC6_SetConfig+0x78>
 8019870:	687b      	ldr	r3, [r7, #4]
 8019872:	4a15      	ldr	r2, [pc, #84]	@ (80198c8 <TIM_OC6_SetConfig+0xc8>)
 8019874:	4293      	cmp	r3, r2
 8019876:	d109      	bne.n	801988c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8019878:	697b      	ldr	r3, [r7, #20]
 801987a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801987e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8019880:	683b      	ldr	r3, [r7, #0]
 8019882:	695b      	ldr	r3, [r3, #20]
 8019884:	029b      	lsls	r3, r3, #10
 8019886:	697a      	ldr	r2, [r7, #20]
 8019888:	4313      	orrs	r3, r2
 801988a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	697a      	ldr	r2, [r7, #20]
 8019890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	68fa      	ldr	r2, [r7, #12]
 8019896:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8019898:	683b      	ldr	r3, [r7, #0]
 801989a:	685a      	ldr	r2, [r3, #4]
 801989c:	687b      	ldr	r3, [r7, #4]
 801989e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80198a0:	687b      	ldr	r3, [r7, #4]
 80198a2:	693a      	ldr	r2, [r7, #16]
 80198a4:	621a      	str	r2, [r3, #32]
}
 80198a6:	bf00      	nop
 80198a8:	371c      	adds	r7, #28
 80198aa:	46bd      	mov	sp, r7
 80198ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198b0:	4770      	bx	lr
 80198b2:	bf00      	nop
 80198b4:	feff8fff 	.word	0xfeff8fff
 80198b8:	40010000 	.word	0x40010000
 80198bc:	40010400 	.word	0x40010400
 80198c0:	40014000 	.word	0x40014000
 80198c4:	40014400 	.word	0x40014400
 80198c8:	40014800 	.word	0x40014800

080198cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80198cc:	b480      	push	{r7}
 80198ce:	b087      	sub	sp, #28
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	60f8      	str	r0, [r7, #12]
 80198d4:	60b9      	str	r1, [r7, #8]
 80198d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	6a1b      	ldr	r3, [r3, #32]
 80198dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80198de:	68fb      	ldr	r3, [r7, #12]
 80198e0:	6a1b      	ldr	r3, [r3, #32]
 80198e2:	f023 0201 	bic.w	r2, r3, #1
 80198e6:	68fb      	ldr	r3, [r7, #12]
 80198e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80198ea:	68fb      	ldr	r3, [r7, #12]
 80198ec:	699b      	ldr	r3, [r3, #24]
 80198ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80198f0:	693b      	ldr	r3, [r7, #16]
 80198f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80198f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	011b      	lsls	r3, r3, #4
 80198fc:	693a      	ldr	r2, [r7, #16]
 80198fe:	4313      	orrs	r3, r2
 8019900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8019902:	697b      	ldr	r3, [r7, #20]
 8019904:	f023 030a 	bic.w	r3, r3, #10
 8019908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801990a:	697a      	ldr	r2, [r7, #20]
 801990c:	68bb      	ldr	r3, [r7, #8]
 801990e:	4313      	orrs	r3, r2
 8019910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019912:	68fb      	ldr	r3, [r7, #12]
 8019914:	693a      	ldr	r2, [r7, #16]
 8019916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019918:	68fb      	ldr	r3, [r7, #12]
 801991a:	697a      	ldr	r2, [r7, #20]
 801991c:	621a      	str	r2, [r3, #32]
}
 801991e:	bf00      	nop
 8019920:	371c      	adds	r7, #28
 8019922:	46bd      	mov	sp, r7
 8019924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019928:	4770      	bx	lr

0801992a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801992a:	b480      	push	{r7}
 801992c:	b087      	sub	sp, #28
 801992e:	af00      	add	r7, sp, #0
 8019930:	60f8      	str	r0, [r7, #12]
 8019932:	60b9      	str	r1, [r7, #8]
 8019934:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8019936:	68fb      	ldr	r3, [r7, #12]
 8019938:	6a1b      	ldr	r3, [r3, #32]
 801993a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801993c:	68fb      	ldr	r3, [r7, #12]
 801993e:	6a1b      	ldr	r3, [r3, #32]
 8019940:	f023 0210 	bic.w	r2, r3, #16
 8019944:	68fb      	ldr	r3, [r7, #12]
 8019946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019948:	68fb      	ldr	r3, [r7, #12]
 801994a:	699b      	ldr	r3, [r3, #24]
 801994c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801994e:	693b      	ldr	r3, [r7, #16]
 8019950:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8019954:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	031b      	lsls	r3, r3, #12
 801995a:	693a      	ldr	r2, [r7, #16]
 801995c:	4313      	orrs	r3, r2
 801995e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8019960:	697b      	ldr	r3, [r7, #20]
 8019962:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8019966:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019968:	68bb      	ldr	r3, [r7, #8]
 801996a:	011b      	lsls	r3, r3, #4
 801996c:	697a      	ldr	r2, [r7, #20]
 801996e:	4313      	orrs	r3, r2
 8019970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8019972:	68fb      	ldr	r3, [r7, #12]
 8019974:	693a      	ldr	r2, [r7, #16]
 8019976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019978:	68fb      	ldr	r3, [r7, #12]
 801997a:	697a      	ldr	r2, [r7, #20]
 801997c:	621a      	str	r2, [r3, #32]
}
 801997e:	bf00      	nop
 8019980:	371c      	adds	r7, #28
 8019982:	46bd      	mov	sp, r7
 8019984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019988:	4770      	bx	lr
	...

0801998c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801998c:	b480      	push	{r7}
 801998e:	b085      	sub	sp, #20
 8019990:	af00      	add	r7, sp, #0
 8019992:	6078      	str	r0, [r7, #4]
 8019994:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8019996:	687b      	ldr	r3, [r7, #4]
 8019998:	689b      	ldr	r3, [r3, #8]
 801999a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801999c:	68fa      	ldr	r2, [r7, #12]
 801999e:	4b09      	ldr	r3, [pc, #36]	@ (80199c4 <TIM_ITRx_SetConfig+0x38>)
 80199a0:	4013      	ands	r3, r2
 80199a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80199a4:	683a      	ldr	r2, [r7, #0]
 80199a6:	68fb      	ldr	r3, [r7, #12]
 80199a8:	4313      	orrs	r3, r2
 80199aa:	f043 0307 	orr.w	r3, r3, #7
 80199ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	68fa      	ldr	r2, [r7, #12]
 80199b4:	609a      	str	r2, [r3, #8]
}
 80199b6:	bf00      	nop
 80199b8:	3714      	adds	r7, #20
 80199ba:	46bd      	mov	sp, r7
 80199bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199c0:	4770      	bx	lr
 80199c2:	bf00      	nop
 80199c4:	ffcfff8f 	.word	0xffcfff8f

080199c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80199c8:	b480      	push	{r7}
 80199ca:	b087      	sub	sp, #28
 80199cc:	af00      	add	r7, sp, #0
 80199ce:	60f8      	str	r0, [r7, #12]
 80199d0:	60b9      	str	r1, [r7, #8]
 80199d2:	607a      	str	r2, [r7, #4]
 80199d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	689b      	ldr	r3, [r3, #8]
 80199da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80199dc:	697b      	ldr	r3, [r7, #20]
 80199de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80199e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80199e4:	683b      	ldr	r3, [r7, #0]
 80199e6:	021a      	lsls	r2, r3, #8
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	431a      	orrs	r2, r3
 80199ec:	68bb      	ldr	r3, [r7, #8]
 80199ee:	4313      	orrs	r3, r2
 80199f0:	697a      	ldr	r2, [r7, #20]
 80199f2:	4313      	orrs	r3, r2
 80199f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80199f6:	68fb      	ldr	r3, [r7, #12]
 80199f8:	697a      	ldr	r2, [r7, #20]
 80199fa:	609a      	str	r2, [r3, #8]
}
 80199fc:	bf00      	nop
 80199fe:	371c      	adds	r7, #28
 8019a00:	46bd      	mov	sp, r7
 8019a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a06:	4770      	bx	lr

08019a08 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8019a08:	b580      	push	{r7, lr}
 8019a0a:	b084      	sub	sp, #16
 8019a0c:	af00      	add	r7, sp, #0
 8019a0e:	6078      	str	r0, [r7, #4]
 8019a10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8019a12:	683b      	ldr	r3, [r7, #0]
 8019a14:	2b00      	cmp	r3, #0
 8019a16:	d109      	bne.n	8019a2c <HAL_TIMEx_PWMN_Start+0x24>
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8019a1e:	b2db      	uxtb	r3, r3
 8019a20:	2b01      	cmp	r3, #1
 8019a22:	bf14      	ite	ne
 8019a24:	2301      	movne	r3, #1
 8019a26:	2300      	moveq	r3, #0
 8019a28:	b2db      	uxtb	r3, r3
 8019a2a:	e022      	b.n	8019a72 <HAL_TIMEx_PWMN_Start+0x6a>
 8019a2c:	683b      	ldr	r3, [r7, #0]
 8019a2e:	2b04      	cmp	r3, #4
 8019a30:	d109      	bne.n	8019a46 <HAL_TIMEx_PWMN_Start+0x3e>
 8019a32:	687b      	ldr	r3, [r7, #4]
 8019a34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8019a38:	b2db      	uxtb	r3, r3
 8019a3a:	2b01      	cmp	r3, #1
 8019a3c:	bf14      	ite	ne
 8019a3e:	2301      	movne	r3, #1
 8019a40:	2300      	moveq	r3, #0
 8019a42:	b2db      	uxtb	r3, r3
 8019a44:	e015      	b.n	8019a72 <HAL_TIMEx_PWMN_Start+0x6a>
 8019a46:	683b      	ldr	r3, [r7, #0]
 8019a48:	2b08      	cmp	r3, #8
 8019a4a:	d109      	bne.n	8019a60 <HAL_TIMEx_PWMN_Start+0x58>
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8019a52:	b2db      	uxtb	r3, r3
 8019a54:	2b01      	cmp	r3, #1
 8019a56:	bf14      	ite	ne
 8019a58:	2301      	movne	r3, #1
 8019a5a:	2300      	moveq	r3, #0
 8019a5c:	b2db      	uxtb	r3, r3
 8019a5e:	e008      	b.n	8019a72 <HAL_TIMEx_PWMN_Start+0x6a>
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8019a66:	b2db      	uxtb	r3, r3
 8019a68:	2b01      	cmp	r3, #1
 8019a6a:	bf14      	ite	ne
 8019a6c:	2301      	movne	r3, #1
 8019a6e:	2300      	moveq	r3, #0
 8019a70:	b2db      	uxtb	r3, r3
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	d001      	beq.n	8019a7a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8019a76:	2301      	movs	r3, #1
 8019a78:	e073      	b.n	8019b62 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8019a7a:	683b      	ldr	r3, [r7, #0]
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d104      	bne.n	8019a8a <HAL_TIMEx_PWMN_Start+0x82>
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	2202      	movs	r2, #2
 8019a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8019a88:	e013      	b.n	8019ab2 <HAL_TIMEx_PWMN_Start+0xaa>
 8019a8a:	683b      	ldr	r3, [r7, #0]
 8019a8c:	2b04      	cmp	r3, #4
 8019a8e:	d104      	bne.n	8019a9a <HAL_TIMEx_PWMN_Start+0x92>
 8019a90:	687b      	ldr	r3, [r7, #4]
 8019a92:	2202      	movs	r2, #2
 8019a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8019a98:	e00b      	b.n	8019ab2 <HAL_TIMEx_PWMN_Start+0xaa>
 8019a9a:	683b      	ldr	r3, [r7, #0]
 8019a9c:	2b08      	cmp	r3, #8
 8019a9e:	d104      	bne.n	8019aaa <HAL_TIMEx_PWMN_Start+0xa2>
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	2202      	movs	r2, #2
 8019aa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8019aa8:	e003      	b.n	8019ab2 <HAL_TIMEx_PWMN_Start+0xaa>
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	2202      	movs	r2, #2
 8019aae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	681b      	ldr	r3, [r3, #0]
 8019ab6:	2204      	movs	r2, #4
 8019ab8:	6839      	ldr	r1, [r7, #0]
 8019aba:	4618      	mov	r0, r3
 8019abc:	f000 f990 	bl	8019de0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	681b      	ldr	r3, [r3, #0]
 8019ac4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	681b      	ldr	r3, [r3, #0]
 8019aca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8019ace:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	681b      	ldr	r3, [r3, #0]
 8019ad4:	4a25      	ldr	r2, [pc, #148]	@ (8019b6c <HAL_TIMEx_PWMN_Start+0x164>)
 8019ad6:	4293      	cmp	r3, r2
 8019ad8:	d022      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	681b      	ldr	r3, [r3, #0]
 8019ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019ae2:	d01d      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	681b      	ldr	r3, [r3, #0]
 8019ae8:	4a21      	ldr	r2, [pc, #132]	@ (8019b70 <HAL_TIMEx_PWMN_Start+0x168>)
 8019aea:	4293      	cmp	r3, r2
 8019aec:	d018      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	681b      	ldr	r3, [r3, #0]
 8019af2:	4a20      	ldr	r2, [pc, #128]	@ (8019b74 <HAL_TIMEx_PWMN_Start+0x16c>)
 8019af4:	4293      	cmp	r3, r2
 8019af6:	d013      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019af8:	687b      	ldr	r3, [r7, #4]
 8019afa:	681b      	ldr	r3, [r3, #0]
 8019afc:	4a1e      	ldr	r2, [pc, #120]	@ (8019b78 <HAL_TIMEx_PWMN_Start+0x170>)
 8019afe:	4293      	cmp	r3, r2
 8019b00:	d00e      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019b02:	687b      	ldr	r3, [r7, #4]
 8019b04:	681b      	ldr	r3, [r3, #0]
 8019b06:	4a1d      	ldr	r2, [pc, #116]	@ (8019b7c <HAL_TIMEx_PWMN_Start+0x174>)
 8019b08:	4293      	cmp	r3, r2
 8019b0a:	d009      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	681b      	ldr	r3, [r3, #0]
 8019b10:	4a1b      	ldr	r2, [pc, #108]	@ (8019b80 <HAL_TIMEx_PWMN_Start+0x178>)
 8019b12:	4293      	cmp	r3, r2
 8019b14:	d004      	beq.n	8019b20 <HAL_TIMEx_PWMN_Start+0x118>
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	681b      	ldr	r3, [r3, #0]
 8019b1a:	4a1a      	ldr	r2, [pc, #104]	@ (8019b84 <HAL_TIMEx_PWMN_Start+0x17c>)
 8019b1c:	4293      	cmp	r3, r2
 8019b1e:	d115      	bne.n	8019b4c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	681b      	ldr	r3, [r3, #0]
 8019b24:	689a      	ldr	r2, [r3, #8]
 8019b26:	4b18      	ldr	r3, [pc, #96]	@ (8019b88 <HAL_TIMEx_PWMN_Start+0x180>)
 8019b28:	4013      	ands	r3, r2
 8019b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8019b2c:	68fb      	ldr	r3, [r7, #12]
 8019b2e:	2b06      	cmp	r3, #6
 8019b30:	d015      	beq.n	8019b5e <HAL_TIMEx_PWMN_Start+0x156>
 8019b32:	68fb      	ldr	r3, [r7, #12]
 8019b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019b38:	d011      	beq.n	8019b5e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8019b3a:	687b      	ldr	r3, [r7, #4]
 8019b3c:	681b      	ldr	r3, [r3, #0]
 8019b3e:	681a      	ldr	r2, [r3, #0]
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	681b      	ldr	r3, [r3, #0]
 8019b44:	f042 0201 	orr.w	r2, r2, #1
 8019b48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8019b4a:	e008      	b.n	8019b5e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	681b      	ldr	r3, [r3, #0]
 8019b50:	681a      	ldr	r2, [r3, #0]
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	681b      	ldr	r3, [r3, #0]
 8019b56:	f042 0201 	orr.w	r2, r2, #1
 8019b5a:	601a      	str	r2, [r3, #0]
 8019b5c:	e000      	b.n	8019b60 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8019b5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8019b60:	2300      	movs	r3, #0
}
 8019b62:	4618      	mov	r0, r3
 8019b64:	3710      	adds	r7, #16
 8019b66:	46bd      	mov	sp, r7
 8019b68:	bd80      	pop	{r7, pc}
 8019b6a:	bf00      	nop
 8019b6c:	40010000 	.word	0x40010000
 8019b70:	40000400 	.word	0x40000400
 8019b74:	40000800 	.word	0x40000800
 8019b78:	40000c00 	.word	0x40000c00
 8019b7c:	40010400 	.word	0x40010400
 8019b80:	40001800 	.word	0x40001800
 8019b84:	40014000 	.word	0x40014000
 8019b88:	00010007 	.word	0x00010007

08019b8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8019b8c:	b480      	push	{r7}
 8019b8e:	b085      	sub	sp, #20
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	6078      	str	r0, [r7, #4]
 8019b94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019b96:	687b      	ldr	r3, [r7, #4]
 8019b98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8019b9c:	2b01      	cmp	r3, #1
 8019b9e:	d101      	bne.n	8019ba4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8019ba0:	2302      	movs	r3, #2
 8019ba2:	e06d      	b.n	8019c80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	2201      	movs	r2, #1
 8019ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019bac:	687b      	ldr	r3, [r7, #4]
 8019bae:	2202      	movs	r2, #2
 8019bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019bb4:	687b      	ldr	r3, [r7, #4]
 8019bb6:	681b      	ldr	r3, [r3, #0]
 8019bb8:	685b      	ldr	r3, [r3, #4]
 8019bba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019bbc:	687b      	ldr	r3, [r7, #4]
 8019bbe:	681b      	ldr	r3, [r3, #0]
 8019bc0:	689b      	ldr	r3, [r3, #8]
 8019bc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8019bc4:	687b      	ldr	r3, [r7, #4]
 8019bc6:	681b      	ldr	r3, [r3, #0]
 8019bc8:	4a30      	ldr	r2, [pc, #192]	@ (8019c8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8019bca:	4293      	cmp	r3, r2
 8019bcc:	d004      	beq.n	8019bd8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	681b      	ldr	r3, [r3, #0]
 8019bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8019c90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8019bd4:	4293      	cmp	r3, r2
 8019bd6:	d108      	bne.n	8019bea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8019bd8:	68fb      	ldr	r3, [r7, #12]
 8019bda:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8019bde:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8019be0:	683b      	ldr	r3, [r7, #0]
 8019be2:	685b      	ldr	r3, [r3, #4]
 8019be4:	68fa      	ldr	r2, [r7, #12]
 8019be6:	4313      	orrs	r3, r2
 8019be8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8019bea:	68fb      	ldr	r3, [r7, #12]
 8019bec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8019bf0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8019bf2:	683b      	ldr	r3, [r7, #0]
 8019bf4:	681b      	ldr	r3, [r3, #0]
 8019bf6:	68fa      	ldr	r2, [r7, #12]
 8019bf8:	4313      	orrs	r3, r2
 8019bfa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	681b      	ldr	r3, [r3, #0]
 8019c00:	68fa      	ldr	r2, [r7, #12]
 8019c02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	681b      	ldr	r3, [r3, #0]
 8019c08:	4a20      	ldr	r2, [pc, #128]	@ (8019c8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8019c0a:	4293      	cmp	r3, r2
 8019c0c:	d022      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c0e:	687b      	ldr	r3, [r7, #4]
 8019c10:	681b      	ldr	r3, [r3, #0]
 8019c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019c16:	d01d      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	681b      	ldr	r3, [r3, #0]
 8019c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8019c94 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8019c1e:	4293      	cmp	r3, r2
 8019c20:	d018      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	681b      	ldr	r3, [r3, #0]
 8019c26:	4a1c      	ldr	r2, [pc, #112]	@ (8019c98 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8019c28:	4293      	cmp	r3, r2
 8019c2a:	d013      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	681b      	ldr	r3, [r3, #0]
 8019c30:	4a1a      	ldr	r2, [pc, #104]	@ (8019c9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8019c32:	4293      	cmp	r3, r2
 8019c34:	d00e      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	681b      	ldr	r3, [r3, #0]
 8019c3a:	4a15      	ldr	r2, [pc, #84]	@ (8019c90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8019c3c:	4293      	cmp	r3, r2
 8019c3e:	d009      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c40:	687b      	ldr	r3, [r7, #4]
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	4a16      	ldr	r2, [pc, #88]	@ (8019ca0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8019c46:	4293      	cmp	r3, r2
 8019c48:	d004      	beq.n	8019c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	4a15      	ldr	r2, [pc, #84]	@ (8019ca4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8019c50:	4293      	cmp	r3, r2
 8019c52:	d10c      	bne.n	8019c6e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019c54:	68bb      	ldr	r3, [r7, #8]
 8019c56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019c5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019c5c:	683b      	ldr	r3, [r7, #0]
 8019c5e:	689b      	ldr	r3, [r3, #8]
 8019c60:	68ba      	ldr	r2, [r7, #8]
 8019c62:	4313      	orrs	r3, r2
 8019c64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8019c66:	687b      	ldr	r3, [r7, #4]
 8019c68:	681b      	ldr	r3, [r3, #0]
 8019c6a:	68ba      	ldr	r2, [r7, #8]
 8019c6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	2201      	movs	r2, #1
 8019c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8019c76:	687b      	ldr	r3, [r7, #4]
 8019c78:	2200      	movs	r2, #0
 8019c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8019c7e:	2300      	movs	r3, #0
}
 8019c80:	4618      	mov	r0, r3
 8019c82:	3714      	adds	r7, #20
 8019c84:	46bd      	mov	sp, r7
 8019c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c8a:	4770      	bx	lr
 8019c8c:	40010000 	.word	0x40010000
 8019c90:	40010400 	.word	0x40010400
 8019c94:	40000400 	.word	0x40000400
 8019c98:	40000800 	.word	0x40000800
 8019c9c:	40000c00 	.word	0x40000c00
 8019ca0:	40001800 	.word	0x40001800
 8019ca4:	40014000 	.word	0x40014000

08019ca8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8019ca8:	b480      	push	{r7}
 8019caa:	b085      	sub	sp, #20
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	6078      	str	r0, [r7, #4]
 8019cb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8019cb2:	2300      	movs	r3, #0
 8019cb4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8019cb6:	687b      	ldr	r3, [r7, #4]
 8019cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8019cbc:	2b01      	cmp	r3, #1
 8019cbe:	d101      	bne.n	8019cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8019cc0:	2302      	movs	r3, #2
 8019cc2:	e065      	b.n	8019d90 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8019cc4:	687b      	ldr	r3, [r7, #4]
 8019cc6:	2201      	movs	r2, #1
 8019cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8019ccc:	68fb      	ldr	r3, [r7, #12]
 8019cce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8019cd2:	683b      	ldr	r3, [r7, #0]
 8019cd4:	68db      	ldr	r3, [r3, #12]
 8019cd6:	4313      	orrs	r3, r2
 8019cd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8019ce0:	683b      	ldr	r3, [r7, #0]
 8019ce2:	689b      	ldr	r3, [r3, #8]
 8019ce4:	4313      	orrs	r3, r2
 8019ce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8019ce8:	68fb      	ldr	r3, [r7, #12]
 8019cea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8019cee:	683b      	ldr	r3, [r7, #0]
 8019cf0:	685b      	ldr	r3, [r3, #4]
 8019cf2:	4313      	orrs	r3, r2
 8019cf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8019cf6:	68fb      	ldr	r3, [r7, #12]
 8019cf8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8019cfc:	683b      	ldr	r3, [r7, #0]
 8019cfe:	681b      	ldr	r3, [r3, #0]
 8019d00:	4313      	orrs	r3, r2
 8019d02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8019d04:	68fb      	ldr	r3, [r7, #12]
 8019d06:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8019d0a:	683b      	ldr	r3, [r7, #0]
 8019d0c:	691b      	ldr	r3, [r3, #16]
 8019d0e:	4313      	orrs	r3, r2
 8019d10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8019d12:	68fb      	ldr	r3, [r7, #12]
 8019d14:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8019d18:	683b      	ldr	r3, [r7, #0]
 8019d1a:	695b      	ldr	r3, [r3, #20]
 8019d1c:	4313      	orrs	r3, r2
 8019d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8019d20:	68fb      	ldr	r3, [r7, #12]
 8019d22:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8019d26:	683b      	ldr	r3, [r7, #0]
 8019d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019d2a:	4313      	orrs	r3, r2
 8019d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8019d2e:	68fb      	ldr	r3, [r7, #12]
 8019d30:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8019d34:	683b      	ldr	r3, [r7, #0]
 8019d36:	699b      	ldr	r3, [r3, #24]
 8019d38:	041b      	lsls	r3, r3, #16
 8019d3a:	4313      	orrs	r3, r2
 8019d3c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	681b      	ldr	r3, [r3, #0]
 8019d42:	4a16      	ldr	r2, [pc, #88]	@ (8019d9c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8019d44:	4293      	cmp	r3, r2
 8019d46:	d004      	beq.n	8019d52 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8019d48:	687b      	ldr	r3, [r7, #4]
 8019d4a:	681b      	ldr	r3, [r3, #0]
 8019d4c:	4a14      	ldr	r2, [pc, #80]	@ (8019da0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8019d4e:	4293      	cmp	r3, r2
 8019d50:	d115      	bne.n	8019d7e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8019d52:	68fb      	ldr	r3, [r7, #12]
 8019d54:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8019d58:	683b      	ldr	r3, [r7, #0]
 8019d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019d5c:	051b      	lsls	r3, r3, #20
 8019d5e:	4313      	orrs	r3, r2
 8019d60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8019d62:	68fb      	ldr	r3, [r7, #12]
 8019d64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8019d68:	683b      	ldr	r3, [r7, #0]
 8019d6a:	69db      	ldr	r3, [r3, #28]
 8019d6c:	4313      	orrs	r3, r2
 8019d6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8019d70:	68fb      	ldr	r3, [r7, #12]
 8019d72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8019d76:	683b      	ldr	r3, [r7, #0]
 8019d78:	6a1b      	ldr	r3, [r3, #32]
 8019d7a:	4313      	orrs	r3, r2
 8019d7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	681b      	ldr	r3, [r3, #0]
 8019d82:	68fa      	ldr	r2, [r7, #12]
 8019d84:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	2200      	movs	r2, #0
 8019d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8019d8e:	2300      	movs	r3, #0
}
 8019d90:	4618      	mov	r0, r3
 8019d92:	3714      	adds	r7, #20
 8019d94:	46bd      	mov	sp, r7
 8019d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d9a:	4770      	bx	lr
 8019d9c:	40010000 	.word	0x40010000
 8019da0:	40010400 	.word	0x40010400

08019da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8019da4:	b480      	push	{r7}
 8019da6:	b083      	sub	sp, #12
 8019da8:	af00      	add	r7, sp, #0
 8019daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8019dac:	bf00      	nop
 8019dae:	370c      	adds	r7, #12
 8019db0:	46bd      	mov	sp, r7
 8019db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019db6:	4770      	bx	lr

08019db8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8019db8:	b480      	push	{r7}
 8019dba:	b083      	sub	sp, #12
 8019dbc:	af00      	add	r7, sp, #0
 8019dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8019dc0:	bf00      	nop
 8019dc2:	370c      	adds	r7, #12
 8019dc4:	46bd      	mov	sp, r7
 8019dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dca:	4770      	bx	lr

08019dcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8019dcc:	b480      	push	{r7}
 8019dce:	b083      	sub	sp, #12
 8019dd0:	af00      	add	r7, sp, #0
 8019dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8019dd4:	bf00      	nop
 8019dd6:	370c      	adds	r7, #12
 8019dd8:	46bd      	mov	sp, r7
 8019dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dde:	4770      	bx	lr

08019de0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8019de0:	b480      	push	{r7}
 8019de2:	b087      	sub	sp, #28
 8019de4:	af00      	add	r7, sp, #0
 8019de6:	60f8      	str	r0, [r7, #12]
 8019de8:	60b9      	str	r1, [r7, #8]
 8019dea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8019dec:	68bb      	ldr	r3, [r7, #8]
 8019dee:	f003 030f 	and.w	r3, r3, #15
 8019df2:	2204      	movs	r2, #4
 8019df4:	fa02 f303 	lsl.w	r3, r2, r3
 8019df8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	6a1a      	ldr	r2, [r3, #32]
 8019dfe:	697b      	ldr	r3, [r7, #20]
 8019e00:	43db      	mvns	r3, r3
 8019e02:	401a      	ands	r2, r3
 8019e04:	68fb      	ldr	r3, [r7, #12]
 8019e06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8019e08:	68fb      	ldr	r3, [r7, #12]
 8019e0a:	6a1a      	ldr	r2, [r3, #32]
 8019e0c:	68bb      	ldr	r3, [r7, #8]
 8019e0e:	f003 030f 	and.w	r3, r3, #15
 8019e12:	6879      	ldr	r1, [r7, #4]
 8019e14:	fa01 f303 	lsl.w	r3, r1, r3
 8019e18:	431a      	orrs	r2, r3
 8019e1a:	68fb      	ldr	r3, [r7, #12]
 8019e1c:	621a      	str	r2, [r3, #32]
}
 8019e1e:	bf00      	nop
 8019e20:	371c      	adds	r7, #28
 8019e22:	46bd      	mov	sp, r7
 8019e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e28:	4770      	bx	lr

08019e2a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8019e2a:	b580      	push	{r7, lr}
 8019e2c:	b082      	sub	sp, #8
 8019e2e:	af00      	add	r7, sp, #0
 8019e30:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019e32:	687b      	ldr	r3, [r7, #4]
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	d101      	bne.n	8019e3c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8019e38:	2301      	movs	r3, #1
 8019e3a:	e042      	b.n	8019ec2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	d106      	bne.n	8019e54 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019e46:	687b      	ldr	r3, [r7, #4]
 8019e48:	2200      	movs	r2, #0
 8019e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8019e4e:	6878      	ldr	r0, [r7, #4]
 8019e50:	f004 f892 	bl	801df78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8019e54:	687b      	ldr	r3, [r7, #4]
 8019e56:	2224      	movs	r2, #36	@ 0x24
 8019e58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	681b      	ldr	r3, [r3, #0]
 8019e60:	681a      	ldr	r2, [r3, #0]
 8019e62:	687b      	ldr	r3, [r7, #4]
 8019e64:	681b      	ldr	r3, [r3, #0]
 8019e66:	f022 0201 	bic.w	r2, r2, #1
 8019e6a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019e70:	2b00      	cmp	r3, #0
 8019e72:	d002      	beq.n	8019e7a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8019e74:	6878      	ldr	r0, [r7, #4]
 8019e76:	f000 fd91 	bl	801a99c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8019e7a:	6878      	ldr	r0, [r7, #4]
 8019e7c:	f000 f826 	bl	8019ecc <UART_SetConfig>
 8019e80:	4603      	mov	r3, r0
 8019e82:	2b01      	cmp	r3, #1
 8019e84:	d101      	bne.n	8019e8a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8019e86:	2301      	movs	r3, #1
 8019e88:	e01b      	b.n	8019ec2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8019e8a:	687b      	ldr	r3, [r7, #4]
 8019e8c:	681b      	ldr	r3, [r3, #0]
 8019e8e:	685a      	ldr	r2, [r3, #4]
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	681b      	ldr	r3, [r3, #0]
 8019e94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8019e98:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8019e9a:	687b      	ldr	r3, [r7, #4]
 8019e9c:	681b      	ldr	r3, [r3, #0]
 8019e9e:	689a      	ldr	r2, [r3, #8]
 8019ea0:	687b      	ldr	r3, [r7, #4]
 8019ea2:	681b      	ldr	r3, [r3, #0]
 8019ea4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8019ea8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	681a      	ldr	r2, [r3, #0]
 8019eb0:	687b      	ldr	r3, [r7, #4]
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	f042 0201 	orr.w	r2, r2, #1
 8019eb8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8019eba:	6878      	ldr	r0, [r7, #4]
 8019ebc:	f000 fe10 	bl	801aae0 <UART_CheckIdleState>
 8019ec0:	4603      	mov	r3, r0
}
 8019ec2:	4618      	mov	r0, r3
 8019ec4:	3708      	adds	r7, #8
 8019ec6:	46bd      	mov	sp, r7
 8019ec8:	bd80      	pop	{r7, pc}
	...

08019ecc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8019ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8019ed0:	b092      	sub	sp, #72	@ 0x48
 8019ed2:	af00      	add	r7, sp, #0
 8019ed4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8019ed6:	2300      	movs	r3, #0
 8019ed8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019edc:	697b      	ldr	r3, [r7, #20]
 8019ede:	689a      	ldr	r2, [r3, #8]
 8019ee0:	697b      	ldr	r3, [r7, #20]
 8019ee2:	691b      	ldr	r3, [r3, #16]
 8019ee4:	431a      	orrs	r2, r3
 8019ee6:	697b      	ldr	r3, [r7, #20]
 8019ee8:	695b      	ldr	r3, [r3, #20]
 8019eea:	431a      	orrs	r2, r3
 8019eec:	697b      	ldr	r3, [r7, #20]
 8019eee:	69db      	ldr	r3, [r3, #28]
 8019ef0:	4313      	orrs	r3, r2
 8019ef2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019ef4:	697b      	ldr	r3, [r7, #20]
 8019ef6:	681b      	ldr	r3, [r3, #0]
 8019ef8:	681a      	ldr	r2, [r3, #0]
 8019efa:	4bbe      	ldr	r3, [pc, #760]	@ (801a1f4 <UART_SetConfig+0x328>)
 8019efc:	4013      	ands	r3, r2
 8019efe:	697a      	ldr	r2, [r7, #20]
 8019f00:	6812      	ldr	r2, [r2, #0]
 8019f02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8019f04:	430b      	orrs	r3, r1
 8019f06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019f08:	697b      	ldr	r3, [r7, #20]
 8019f0a:	681b      	ldr	r3, [r3, #0]
 8019f0c:	685b      	ldr	r3, [r3, #4]
 8019f0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8019f12:	697b      	ldr	r3, [r7, #20]
 8019f14:	68da      	ldr	r2, [r3, #12]
 8019f16:	697b      	ldr	r3, [r7, #20]
 8019f18:	681b      	ldr	r3, [r3, #0]
 8019f1a:	430a      	orrs	r2, r1
 8019f1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8019f1e:	697b      	ldr	r3, [r7, #20]
 8019f20:	699b      	ldr	r3, [r3, #24]
 8019f22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8019f24:	697b      	ldr	r3, [r7, #20]
 8019f26:	681b      	ldr	r3, [r3, #0]
 8019f28:	4ab3      	ldr	r2, [pc, #716]	@ (801a1f8 <UART_SetConfig+0x32c>)
 8019f2a:	4293      	cmp	r3, r2
 8019f2c:	d004      	beq.n	8019f38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8019f2e:	697b      	ldr	r3, [r7, #20]
 8019f30:	6a1b      	ldr	r3, [r3, #32]
 8019f32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019f34:	4313      	orrs	r3, r2
 8019f36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019f38:	697b      	ldr	r3, [r7, #20]
 8019f3a:	681b      	ldr	r3, [r3, #0]
 8019f3c:	689a      	ldr	r2, [r3, #8]
 8019f3e:	4baf      	ldr	r3, [pc, #700]	@ (801a1fc <UART_SetConfig+0x330>)
 8019f40:	4013      	ands	r3, r2
 8019f42:	697a      	ldr	r2, [r7, #20]
 8019f44:	6812      	ldr	r2, [r2, #0]
 8019f46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8019f48:	430b      	orrs	r3, r1
 8019f4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8019f4c:	697b      	ldr	r3, [r7, #20]
 8019f4e:	681b      	ldr	r3, [r3, #0]
 8019f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f52:	f023 010f 	bic.w	r1, r3, #15
 8019f56:	697b      	ldr	r3, [r7, #20]
 8019f58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019f5a:	697b      	ldr	r3, [r7, #20]
 8019f5c:	681b      	ldr	r3, [r3, #0]
 8019f5e:	430a      	orrs	r2, r1
 8019f60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8019f62:	697b      	ldr	r3, [r7, #20]
 8019f64:	681b      	ldr	r3, [r3, #0]
 8019f66:	4aa6      	ldr	r2, [pc, #664]	@ (801a200 <UART_SetConfig+0x334>)
 8019f68:	4293      	cmp	r3, r2
 8019f6a:	d177      	bne.n	801a05c <UART_SetConfig+0x190>
 8019f6c:	4ba5      	ldr	r3, [pc, #660]	@ (801a204 <UART_SetConfig+0x338>)
 8019f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019f70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8019f74:	2b28      	cmp	r3, #40	@ 0x28
 8019f76:	d86d      	bhi.n	801a054 <UART_SetConfig+0x188>
 8019f78:	a201      	add	r2, pc, #4	@ (adr r2, 8019f80 <UART_SetConfig+0xb4>)
 8019f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019f7e:	bf00      	nop
 8019f80:	0801a025 	.word	0x0801a025
 8019f84:	0801a055 	.word	0x0801a055
 8019f88:	0801a055 	.word	0x0801a055
 8019f8c:	0801a055 	.word	0x0801a055
 8019f90:	0801a055 	.word	0x0801a055
 8019f94:	0801a055 	.word	0x0801a055
 8019f98:	0801a055 	.word	0x0801a055
 8019f9c:	0801a055 	.word	0x0801a055
 8019fa0:	0801a02d 	.word	0x0801a02d
 8019fa4:	0801a055 	.word	0x0801a055
 8019fa8:	0801a055 	.word	0x0801a055
 8019fac:	0801a055 	.word	0x0801a055
 8019fb0:	0801a055 	.word	0x0801a055
 8019fb4:	0801a055 	.word	0x0801a055
 8019fb8:	0801a055 	.word	0x0801a055
 8019fbc:	0801a055 	.word	0x0801a055
 8019fc0:	0801a035 	.word	0x0801a035
 8019fc4:	0801a055 	.word	0x0801a055
 8019fc8:	0801a055 	.word	0x0801a055
 8019fcc:	0801a055 	.word	0x0801a055
 8019fd0:	0801a055 	.word	0x0801a055
 8019fd4:	0801a055 	.word	0x0801a055
 8019fd8:	0801a055 	.word	0x0801a055
 8019fdc:	0801a055 	.word	0x0801a055
 8019fe0:	0801a03d 	.word	0x0801a03d
 8019fe4:	0801a055 	.word	0x0801a055
 8019fe8:	0801a055 	.word	0x0801a055
 8019fec:	0801a055 	.word	0x0801a055
 8019ff0:	0801a055 	.word	0x0801a055
 8019ff4:	0801a055 	.word	0x0801a055
 8019ff8:	0801a055 	.word	0x0801a055
 8019ffc:	0801a055 	.word	0x0801a055
 801a000:	0801a045 	.word	0x0801a045
 801a004:	0801a055 	.word	0x0801a055
 801a008:	0801a055 	.word	0x0801a055
 801a00c:	0801a055 	.word	0x0801a055
 801a010:	0801a055 	.word	0x0801a055
 801a014:	0801a055 	.word	0x0801a055
 801a018:	0801a055 	.word	0x0801a055
 801a01c:	0801a055 	.word	0x0801a055
 801a020:	0801a04d 	.word	0x0801a04d
 801a024:	2301      	movs	r3, #1
 801a026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a02a:	e222      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a02c:	2304      	movs	r3, #4
 801a02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a032:	e21e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a034:	2308      	movs	r3, #8
 801a036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a03a:	e21a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a03c:	2310      	movs	r3, #16
 801a03e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a042:	e216      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a044:	2320      	movs	r3, #32
 801a046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a04a:	e212      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a04c:	2340      	movs	r3, #64	@ 0x40
 801a04e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a052:	e20e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a054:	2380      	movs	r3, #128	@ 0x80
 801a056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a05a:	e20a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a05c:	697b      	ldr	r3, [r7, #20]
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	4a69      	ldr	r2, [pc, #420]	@ (801a208 <UART_SetConfig+0x33c>)
 801a062:	4293      	cmp	r3, r2
 801a064:	d130      	bne.n	801a0c8 <UART_SetConfig+0x1fc>
 801a066:	4b67      	ldr	r3, [pc, #412]	@ (801a204 <UART_SetConfig+0x338>)
 801a068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a06a:	f003 0307 	and.w	r3, r3, #7
 801a06e:	2b05      	cmp	r3, #5
 801a070:	d826      	bhi.n	801a0c0 <UART_SetConfig+0x1f4>
 801a072:	a201      	add	r2, pc, #4	@ (adr r2, 801a078 <UART_SetConfig+0x1ac>)
 801a074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a078:	0801a091 	.word	0x0801a091
 801a07c:	0801a099 	.word	0x0801a099
 801a080:	0801a0a1 	.word	0x0801a0a1
 801a084:	0801a0a9 	.word	0x0801a0a9
 801a088:	0801a0b1 	.word	0x0801a0b1
 801a08c:	0801a0b9 	.word	0x0801a0b9
 801a090:	2300      	movs	r3, #0
 801a092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a096:	e1ec      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a098:	2304      	movs	r3, #4
 801a09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a09e:	e1e8      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0a0:	2308      	movs	r3, #8
 801a0a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a0a6:	e1e4      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0a8:	2310      	movs	r3, #16
 801a0aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a0ae:	e1e0      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0b0:	2320      	movs	r3, #32
 801a0b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a0b6:	e1dc      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0b8:	2340      	movs	r3, #64	@ 0x40
 801a0ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a0be:	e1d8      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0c0:	2380      	movs	r3, #128	@ 0x80
 801a0c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a0c6:	e1d4      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a0c8:	697b      	ldr	r3, [r7, #20]
 801a0ca:	681b      	ldr	r3, [r3, #0]
 801a0cc:	4a4f      	ldr	r2, [pc, #316]	@ (801a20c <UART_SetConfig+0x340>)
 801a0ce:	4293      	cmp	r3, r2
 801a0d0:	d130      	bne.n	801a134 <UART_SetConfig+0x268>
 801a0d2:	4b4c      	ldr	r3, [pc, #304]	@ (801a204 <UART_SetConfig+0x338>)
 801a0d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a0d6:	f003 0307 	and.w	r3, r3, #7
 801a0da:	2b05      	cmp	r3, #5
 801a0dc:	d826      	bhi.n	801a12c <UART_SetConfig+0x260>
 801a0de:	a201      	add	r2, pc, #4	@ (adr r2, 801a0e4 <UART_SetConfig+0x218>)
 801a0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0e4:	0801a0fd 	.word	0x0801a0fd
 801a0e8:	0801a105 	.word	0x0801a105
 801a0ec:	0801a10d 	.word	0x0801a10d
 801a0f0:	0801a115 	.word	0x0801a115
 801a0f4:	0801a11d 	.word	0x0801a11d
 801a0f8:	0801a125 	.word	0x0801a125
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a102:	e1b6      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a104:	2304      	movs	r3, #4
 801a106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a10a:	e1b2      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a10c:	2308      	movs	r3, #8
 801a10e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a112:	e1ae      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a114:	2310      	movs	r3, #16
 801a116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a11a:	e1aa      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a11c:	2320      	movs	r3, #32
 801a11e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a122:	e1a6      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a124:	2340      	movs	r3, #64	@ 0x40
 801a126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a12a:	e1a2      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a12c:	2380      	movs	r3, #128	@ 0x80
 801a12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a132:	e19e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a134:	697b      	ldr	r3, [r7, #20]
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	4a35      	ldr	r2, [pc, #212]	@ (801a210 <UART_SetConfig+0x344>)
 801a13a:	4293      	cmp	r3, r2
 801a13c:	d130      	bne.n	801a1a0 <UART_SetConfig+0x2d4>
 801a13e:	4b31      	ldr	r3, [pc, #196]	@ (801a204 <UART_SetConfig+0x338>)
 801a140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a142:	f003 0307 	and.w	r3, r3, #7
 801a146:	2b05      	cmp	r3, #5
 801a148:	d826      	bhi.n	801a198 <UART_SetConfig+0x2cc>
 801a14a:	a201      	add	r2, pc, #4	@ (adr r2, 801a150 <UART_SetConfig+0x284>)
 801a14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a150:	0801a169 	.word	0x0801a169
 801a154:	0801a171 	.word	0x0801a171
 801a158:	0801a179 	.word	0x0801a179
 801a15c:	0801a181 	.word	0x0801a181
 801a160:	0801a189 	.word	0x0801a189
 801a164:	0801a191 	.word	0x0801a191
 801a168:	2300      	movs	r3, #0
 801a16a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a16e:	e180      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a170:	2304      	movs	r3, #4
 801a172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a176:	e17c      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a178:	2308      	movs	r3, #8
 801a17a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a17e:	e178      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a180:	2310      	movs	r3, #16
 801a182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a186:	e174      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a188:	2320      	movs	r3, #32
 801a18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a18e:	e170      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a190:	2340      	movs	r3, #64	@ 0x40
 801a192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a196:	e16c      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a198:	2380      	movs	r3, #128	@ 0x80
 801a19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a19e:	e168      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a1a0:	697b      	ldr	r3, [r7, #20]
 801a1a2:	681b      	ldr	r3, [r3, #0]
 801a1a4:	4a1b      	ldr	r2, [pc, #108]	@ (801a214 <UART_SetConfig+0x348>)
 801a1a6:	4293      	cmp	r3, r2
 801a1a8:	d142      	bne.n	801a230 <UART_SetConfig+0x364>
 801a1aa:	4b16      	ldr	r3, [pc, #88]	@ (801a204 <UART_SetConfig+0x338>)
 801a1ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a1ae:	f003 0307 	and.w	r3, r3, #7
 801a1b2:	2b05      	cmp	r3, #5
 801a1b4:	d838      	bhi.n	801a228 <UART_SetConfig+0x35c>
 801a1b6:	a201      	add	r2, pc, #4	@ (adr r2, 801a1bc <UART_SetConfig+0x2f0>)
 801a1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a1bc:	0801a1d5 	.word	0x0801a1d5
 801a1c0:	0801a1dd 	.word	0x0801a1dd
 801a1c4:	0801a1e5 	.word	0x0801a1e5
 801a1c8:	0801a1ed 	.word	0x0801a1ed
 801a1cc:	0801a219 	.word	0x0801a219
 801a1d0:	0801a221 	.word	0x0801a221
 801a1d4:	2300      	movs	r3, #0
 801a1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a1da:	e14a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a1dc:	2304      	movs	r3, #4
 801a1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a1e2:	e146      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a1e4:	2308      	movs	r3, #8
 801a1e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a1ea:	e142      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a1ec:	2310      	movs	r3, #16
 801a1ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a1f2:	e13e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a1f4:	cfff69f3 	.word	0xcfff69f3
 801a1f8:	58000c00 	.word	0x58000c00
 801a1fc:	11fff4ff 	.word	0x11fff4ff
 801a200:	40011000 	.word	0x40011000
 801a204:	58024400 	.word	0x58024400
 801a208:	40004400 	.word	0x40004400
 801a20c:	40004800 	.word	0x40004800
 801a210:	40004c00 	.word	0x40004c00
 801a214:	40005000 	.word	0x40005000
 801a218:	2320      	movs	r3, #32
 801a21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a21e:	e128      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a220:	2340      	movs	r3, #64	@ 0x40
 801a222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a226:	e124      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a228:	2380      	movs	r3, #128	@ 0x80
 801a22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a22e:	e120      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a230:	697b      	ldr	r3, [r7, #20]
 801a232:	681b      	ldr	r3, [r3, #0]
 801a234:	4acb      	ldr	r2, [pc, #812]	@ (801a564 <UART_SetConfig+0x698>)
 801a236:	4293      	cmp	r3, r2
 801a238:	d176      	bne.n	801a328 <UART_SetConfig+0x45c>
 801a23a:	4bcb      	ldr	r3, [pc, #812]	@ (801a568 <UART_SetConfig+0x69c>)
 801a23c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a23e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801a242:	2b28      	cmp	r3, #40	@ 0x28
 801a244:	d86c      	bhi.n	801a320 <UART_SetConfig+0x454>
 801a246:	a201      	add	r2, pc, #4	@ (adr r2, 801a24c <UART_SetConfig+0x380>)
 801a248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a24c:	0801a2f1 	.word	0x0801a2f1
 801a250:	0801a321 	.word	0x0801a321
 801a254:	0801a321 	.word	0x0801a321
 801a258:	0801a321 	.word	0x0801a321
 801a25c:	0801a321 	.word	0x0801a321
 801a260:	0801a321 	.word	0x0801a321
 801a264:	0801a321 	.word	0x0801a321
 801a268:	0801a321 	.word	0x0801a321
 801a26c:	0801a2f9 	.word	0x0801a2f9
 801a270:	0801a321 	.word	0x0801a321
 801a274:	0801a321 	.word	0x0801a321
 801a278:	0801a321 	.word	0x0801a321
 801a27c:	0801a321 	.word	0x0801a321
 801a280:	0801a321 	.word	0x0801a321
 801a284:	0801a321 	.word	0x0801a321
 801a288:	0801a321 	.word	0x0801a321
 801a28c:	0801a301 	.word	0x0801a301
 801a290:	0801a321 	.word	0x0801a321
 801a294:	0801a321 	.word	0x0801a321
 801a298:	0801a321 	.word	0x0801a321
 801a29c:	0801a321 	.word	0x0801a321
 801a2a0:	0801a321 	.word	0x0801a321
 801a2a4:	0801a321 	.word	0x0801a321
 801a2a8:	0801a321 	.word	0x0801a321
 801a2ac:	0801a309 	.word	0x0801a309
 801a2b0:	0801a321 	.word	0x0801a321
 801a2b4:	0801a321 	.word	0x0801a321
 801a2b8:	0801a321 	.word	0x0801a321
 801a2bc:	0801a321 	.word	0x0801a321
 801a2c0:	0801a321 	.word	0x0801a321
 801a2c4:	0801a321 	.word	0x0801a321
 801a2c8:	0801a321 	.word	0x0801a321
 801a2cc:	0801a311 	.word	0x0801a311
 801a2d0:	0801a321 	.word	0x0801a321
 801a2d4:	0801a321 	.word	0x0801a321
 801a2d8:	0801a321 	.word	0x0801a321
 801a2dc:	0801a321 	.word	0x0801a321
 801a2e0:	0801a321 	.word	0x0801a321
 801a2e4:	0801a321 	.word	0x0801a321
 801a2e8:	0801a321 	.word	0x0801a321
 801a2ec:	0801a319 	.word	0x0801a319
 801a2f0:	2301      	movs	r3, #1
 801a2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a2f6:	e0bc      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a2f8:	2304      	movs	r3, #4
 801a2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a2fe:	e0b8      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a300:	2308      	movs	r3, #8
 801a302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a306:	e0b4      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a308:	2310      	movs	r3, #16
 801a30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a30e:	e0b0      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a310:	2320      	movs	r3, #32
 801a312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a316:	e0ac      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a318:	2340      	movs	r3, #64	@ 0x40
 801a31a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a31e:	e0a8      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a320:	2380      	movs	r3, #128	@ 0x80
 801a322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a326:	e0a4      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a328:	697b      	ldr	r3, [r7, #20]
 801a32a:	681b      	ldr	r3, [r3, #0]
 801a32c:	4a8f      	ldr	r2, [pc, #572]	@ (801a56c <UART_SetConfig+0x6a0>)
 801a32e:	4293      	cmp	r3, r2
 801a330:	d130      	bne.n	801a394 <UART_SetConfig+0x4c8>
 801a332:	4b8d      	ldr	r3, [pc, #564]	@ (801a568 <UART_SetConfig+0x69c>)
 801a334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a336:	f003 0307 	and.w	r3, r3, #7
 801a33a:	2b05      	cmp	r3, #5
 801a33c:	d826      	bhi.n	801a38c <UART_SetConfig+0x4c0>
 801a33e:	a201      	add	r2, pc, #4	@ (adr r2, 801a344 <UART_SetConfig+0x478>)
 801a340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a344:	0801a35d 	.word	0x0801a35d
 801a348:	0801a365 	.word	0x0801a365
 801a34c:	0801a36d 	.word	0x0801a36d
 801a350:	0801a375 	.word	0x0801a375
 801a354:	0801a37d 	.word	0x0801a37d
 801a358:	0801a385 	.word	0x0801a385
 801a35c:	2300      	movs	r3, #0
 801a35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a362:	e086      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a364:	2304      	movs	r3, #4
 801a366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a36a:	e082      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a36c:	2308      	movs	r3, #8
 801a36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a372:	e07e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a374:	2310      	movs	r3, #16
 801a376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a37a:	e07a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a37c:	2320      	movs	r3, #32
 801a37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a382:	e076      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a384:	2340      	movs	r3, #64	@ 0x40
 801a386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a38a:	e072      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a38c:	2380      	movs	r3, #128	@ 0x80
 801a38e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a392:	e06e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a394:	697b      	ldr	r3, [r7, #20]
 801a396:	681b      	ldr	r3, [r3, #0]
 801a398:	4a75      	ldr	r2, [pc, #468]	@ (801a570 <UART_SetConfig+0x6a4>)
 801a39a:	4293      	cmp	r3, r2
 801a39c:	d130      	bne.n	801a400 <UART_SetConfig+0x534>
 801a39e:	4b72      	ldr	r3, [pc, #456]	@ (801a568 <UART_SetConfig+0x69c>)
 801a3a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a3a2:	f003 0307 	and.w	r3, r3, #7
 801a3a6:	2b05      	cmp	r3, #5
 801a3a8:	d826      	bhi.n	801a3f8 <UART_SetConfig+0x52c>
 801a3aa:	a201      	add	r2, pc, #4	@ (adr r2, 801a3b0 <UART_SetConfig+0x4e4>)
 801a3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a3b0:	0801a3c9 	.word	0x0801a3c9
 801a3b4:	0801a3d1 	.word	0x0801a3d1
 801a3b8:	0801a3d9 	.word	0x0801a3d9
 801a3bc:	0801a3e1 	.word	0x0801a3e1
 801a3c0:	0801a3e9 	.word	0x0801a3e9
 801a3c4:	0801a3f1 	.word	0x0801a3f1
 801a3c8:	2300      	movs	r3, #0
 801a3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3ce:	e050      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3d0:	2304      	movs	r3, #4
 801a3d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3d6:	e04c      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3d8:	2308      	movs	r3, #8
 801a3da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3de:	e048      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3e0:	2310      	movs	r3, #16
 801a3e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3e6:	e044      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3e8:	2320      	movs	r3, #32
 801a3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3ee:	e040      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3f0:	2340      	movs	r3, #64	@ 0x40
 801a3f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3f6:	e03c      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a3f8:	2380      	movs	r3, #128	@ 0x80
 801a3fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a3fe:	e038      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a400:	697b      	ldr	r3, [r7, #20]
 801a402:	681b      	ldr	r3, [r3, #0]
 801a404:	4a5b      	ldr	r2, [pc, #364]	@ (801a574 <UART_SetConfig+0x6a8>)
 801a406:	4293      	cmp	r3, r2
 801a408:	d130      	bne.n	801a46c <UART_SetConfig+0x5a0>
 801a40a:	4b57      	ldr	r3, [pc, #348]	@ (801a568 <UART_SetConfig+0x69c>)
 801a40c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a40e:	f003 0307 	and.w	r3, r3, #7
 801a412:	2b05      	cmp	r3, #5
 801a414:	d826      	bhi.n	801a464 <UART_SetConfig+0x598>
 801a416:	a201      	add	r2, pc, #4	@ (adr r2, 801a41c <UART_SetConfig+0x550>)
 801a418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a41c:	0801a435 	.word	0x0801a435
 801a420:	0801a43d 	.word	0x0801a43d
 801a424:	0801a445 	.word	0x0801a445
 801a428:	0801a44d 	.word	0x0801a44d
 801a42c:	0801a455 	.word	0x0801a455
 801a430:	0801a45d 	.word	0x0801a45d
 801a434:	2302      	movs	r3, #2
 801a436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a43a:	e01a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a43c:	2304      	movs	r3, #4
 801a43e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a442:	e016      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a444:	2308      	movs	r3, #8
 801a446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a44a:	e012      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a44c:	2310      	movs	r3, #16
 801a44e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a452:	e00e      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a454:	2320      	movs	r3, #32
 801a456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a45a:	e00a      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a45c:	2340      	movs	r3, #64	@ 0x40
 801a45e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a462:	e006      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a464:	2380      	movs	r3, #128	@ 0x80
 801a466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801a46a:	e002      	b.n	801a472 <UART_SetConfig+0x5a6>
 801a46c:	2380      	movs	r3, #128	@ 0x80
 801a46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801a472:	697b      	ldr	r3, [r7, #20]
 801a474:	681b      	ldr	r3, [r3, #0]
 801a476:	4a3f      	ldr	r2, [pc, #252]	@ (801a574 <UART_SetConfig+0x6a8>)
 801a478:	4293      	cmp	r3, r2
 801a47a:	f040 80f8 	bne.w	801a66e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801a47e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a482:	2b20      	cmp	r3, #32
 801a484:	dc46      	bgt.n	801a514 <UART_SetConfig+0x648>
 801a486:	2b02      	cmp	r3, #2
 801a488:	f2c0 8082 	blt.w	801a590 <UART_SetConfig+0x6c4>
 801a48c:	3b02      	subs	r3, #2
 801a48e:	2b1e      	cmp	r3, #30
 801a490:	d87e      	bhi.n	801a590 <UART_SetConfig+0x6c4>
 801a492:	a201      	add	r2, pc, #4	@ (adr r2, 801a498 <UART_SetConfig+0x5cc>)
 801a494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a498:	0801a51b 	.word	0x0801a51b
 801a49c:	0801a591 	.word	0x0801a591
 801a4a0:	0801a523 	.word	0x0801a523
 801a4a4:	0801a591 	.word	0x0801a591
 801a4a8:	0801a591 	.word	0x0801a591
 801a4ac:	0801a591 	.word	0x0801a591
 801a4b0:	0801a533 	.word	0x0801a533
 801a4b4:	0801a591 	.word	0x0801a591
 801a4b8:	0801a591 	.word	0x0801a591
 801a4bc:	0801a591 	.word	0x0801a591
 801a4c0:	0801a591 	.word	0x0801a591
 801a4c4:	0801a591 	.word	0x0801a591
 801a4c8:	0801a591 	.word	0x0801a591
 801a4cc:	0801a591 	.word	0x0801a591
 801a4d0:	0801a543 	.word	0x0801a543
 801a4d4:	0801a591 	.word	0x0801a591
 801a4d8:	0801a591 	.word	0x0801a591
 801a4dc:	0801a591 	.word	0x0801a591
 801a4e0:	0801a591 	.word	0x0801a591
 801a4e4:	0801a591 	.word	0x0801a591
 801a4e8:	0801a591 	.word	0x0801a591
 801a4ec:	0801a591 	.word	0x0801a591
 801a4f0:	0801a591 	.word	0x0801a591
 801a4f4:	0801a591 	.word	0x0801a591
 801a4f8:	0801a591 	.word	0x0801a591
 801a4fc:	0801a591 	.word	0x0801a591
 801a500:	0801a591 	.word	0x0801a591
 801a504:	0801a591 	.word	0x0801a591
 801a508:	0801a591 	.word	0x0801a591
 801a50c:	0801a591 	.word	0x0801a591
 801a510:	0801a583 	.word	0x0801a583
 801a514:	2b40      	cmp	r3, #64	@ 0x40
 801a516:	d037      	beq.n	801a588 <UART_SetConfig+0x6bc>
 801a518:	e03a      	b.n	801a590 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801a51a:	f7fc fe73 	bl	8017204 <HAL_RCCEx_GetD3PCLK1Freq>
 801a51e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801a520:	e03c      	b.n	801a59c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801a522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801a526:	4618      	mov	r0, r3
 801a528:	f7fc fe82 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801a52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a530:	e034      	b.n	801a59c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801a532:	f107 0318 	add.w	r3, r7, #24
 801a536:	4618      	mov	r0, r3
 801a538:	f7fc ffce 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801a53c:	69fb      	ldr	r3, [r7, #28]
 801a53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a540:	e02c      	b.n	801a59c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801a542:	4b09      	ldr	r3, [pc, #36]	@ (801a568 <UART_SetConfig+0x69c>)
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	f003 0320 	and.w	r3, r3, #32
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d016      	beq.n	801a57c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801a54e:	4b06      	ldr	r3, [pc, #24]	@ (801a568 <UART_SetConfig+0x69c>)
 801a550:	681b      	ldr	r3, [r3, #0]
 801a552:	08db      	lsrs	r3, r3, #3
 801a554:	f003 0303 	and.w	r3, r3, #3
 801a558:	4a07      	ldr	r2, [pc, #28]	@ (801a578 <UART_SetConfig+0x6ac>)
 801a55a:	fa22 f303 	lsr.w	r3, r2, r3
 801a55e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801a560:	e01c      	b.n	801a59c <UART_SetConfig+0x6d0>
 801a562:	bf00      	nop
 801a564:	40011400 	.word	0x40011400
 801a568:	58024400 	.word	0x58024400
 801a56c:	40007800 	.word	0x40007800
 801a570:	40007c00 	.word	0x40007c00
 801a574:	58000c00 	.word	0x58000c00
 801a578:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801a57c:	4b9d      	ldr	r3, [pc, #628]	@ (801a7f4 <UART_SetConfig+0x928>)
 801a57e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a580:	e00c      	b.n	801a59c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801a582:	4b9d      	ldr	r3, [pc, #628]	@ (801a7f8 <UART_SetConfig+0x92c>)
 801a584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a586:	e009      	b.n	801a59c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a588:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a58e:	e005      	b.n	801a59c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801a590:	2300      	movs	r3, #0
 801a592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801a594:	2301      	movs	r3, #1
 801a596:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801a59a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801a59c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a59e:	2b00      	cmp	r3, #0
 801a5a0:	f000 81de 	beq.w	801a960 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801a5a4:	697b      	ldr	r3, [r7, #20]
 801a5a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a5a8:	4a94      	ldr	r2, [pc, #592]	@ (801a7fc <UART_SetConfig+0x930>)
 801a5aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a5ae:	461a      	mov	r2, r3
 801a5b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5b2:	fbb3 f3f2 	udiv	r3, r3, r2
 801a5b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801a5b8:	697b      	ldr	r3, [r7, #20]
 801a5ba:	685a      	ldr	r2, [r3, #4]
 801a5bc:	4613      	mov	r3, r2
 801a5be:	005b      	lsls	r3, r3, #1
 801a5c0:	4413      	add	r3, r2
 801a5c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a5c4:	429a      	cmp	r2, r3
 801a5c6:	d305      	bcc.n	801a5d4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801a5c8:	697b      	ldr	r3, [r7, #20]
 801a5ca:	685b      	ldr	r3, [r3, #4]
 801a5cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801a5ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a5d0:	429a      	cmp	r2, r3
 801a5d2:	d903      	bls.n	801a5dc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801a5d4:	2301      	movs	r3, #1
 801a5d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801a5da:	e1c1      	b.n	801a960 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a5dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5de:	2200      	movs	r2, #0
 801a5e0:	60bb      	str	r3, [r7, #8]
 801a5e2:	60fa      	str	r2, [r7, #12]
 801a5e4:	697b      	ldr	r3, [r7, #20]
 801a5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a5e8:	4a84      	ldr	r2, [pc, #528]	@ (801a7fc <UART_SetConfig+0x930>)
 801a5ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a5ee:	b29b      	uxth	r3, r3
 801a5f0:	2200      	movs	r2, #0
 801a5f2:	603b      	str	r3, [r7, #0]
 801a5f4:	607a      	str	r2, [r7, #4]
 801a5f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a5fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801a5fe:	f7e5 ff17 	bl	8000430 <__aeabi_uldivmod>
 801a602:	4602      	mov	r2, r0
 801a604:	460b      	mov	r3, r1
 801a606:	4610      	mov	r0, r2
 801a608:	4619      	mov	r1, r3
 801a60a:	f04f 0200 	mov.w	r2, #0
 801a60e:	f04f 0300 	mov.w	r3, #0
 801a612:	020b      	lsls	r3, r1, #8
 801a614:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801a618:	0202      	lsls	r2, r0, #8
 801a61a:	6979      	ldr	r1, [r7, #20]
 801a61c:	6849      	ldr	r1, [r1, #4]
 801a61e:	0849      	lsrs	r1, r1, #1
 801a620:	2000      	movs	r0, #0
 801a622:	460c      	mov	r4, r1
 801a624:	4605      	mov	r5, r0
 801a626:	eb12 0804 	adds.w	r8, r2, r4
 801a62a:	eb43 0905 	adc.w	r9, r3, r5
 801a62e:	697b      	ldr	r3, [r7, #20]
 801a630:	685b      	ldr	r3, [r3, #4]
 801a632:	2200      	movs	r2, #0
 801a634:	469a      	mov	sl, r3
 801a636:	4693      	mov	fp, r2
 801a638:	4652      	mov	r2, sl
 801a63a:	465b      	mov	r3, fp
 801a63c:	4640      	mov	r0, r8
 801a63e:	4649      	mov	r1, r9
 801a640:	f7e5 fef6 	bl	8000430 <__aeabi_uldivmod>
 801a644:	4602      	mov	r2, r0
 801a646:	460b      	mov	r3, r1
 801a648:	4613      	mov	r3, r2
 801a64a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801a64c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a64e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801a652:	d308      	bcc.n	801a666 <UART_SetConfig+0x79a>
 801a654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a65a:	d204      	bcs.n	801a666 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801a65c:	697b      	ldr	r3, [r7, #20]
 801a65e:	681b      	ldr	r3, [r3, #0]
 801a660:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a662:	60da      	str	r2, [r3, #12]
 801a664:	e17c      	b.n	801a960 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801a666:	2301      	movs	r3, #1
 801a668:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801a66c:	e178      	b.n	801a960 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801a66e:	697b      	ldr	r3, [r7, #20]
 801a670:	69db      	ldr	r3, [r3, #28]
 801a672:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801a676:	f040 80c5 	bne.w	801a804 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801a67a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a67e:	2b20      	cmp	r3, #32
 801a680:	dc48      	bgt.n	801a714 <UART_SetConfig+0x848>
 801a682:	2b00      	cmp	r3, #0
 801a684:	db7b      	blt.n	801a77e <UART_SetConfig+0x8b2>
 801a686:	2b20      	cmp	r3, #32
 801a688:	d879      	bhi.n	801a77e <UART_SetConfig+0x8b2>
 801a68a:	a201      	add	r2, pc, #4	@ (adr r2, 801a690 <UART_SetConfig+0x7c4>)
 801a68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a690:	0801a71b 	.word	0x0801a71b
 801a694:	0801a723 	.word	0x0801a723
 801a698:	0801a77f 	.word	0x0801a77f
 801a69c:	0801a77f 	.word	0x0801a77f
 801a6a0:	0801a72b 	.word	0x0801a72b
 801a6a4:	0801a77f 	.word	0x0801a77f
 801a6a8:	0801a77f 	.word	0x0801a77f
 801a6ac:	0801a77f 	.word	0x0801a77f
 801a6b0:	0801a73b 	.word	0x0801a73b
 801a6b4:	0801a77f 	.word	0x0801a77f
 801a6b8:	0801a77f 	.word	0x0801a77f
 801a6bc:	0801a77f 	.word	0x0801a77f
 801a6c0:	0801a77f 	.word	0x0801a77f
 801a6c4:	0801a77f 	.word	0x0801a77f
 801a6c8:	0801a77f 	.word	0x0801a77f
 801a6cc:	0801a77f 	.word	0x0801a77f
 801a6d0:	0801a74b 	.word	0x0801a74b
 801a6d4:	0801a77f 	.word	0x0801a77f
 801a6d8:	0801a77f 	.word	0x0801a77f
 801a6dc:	0801a77f 	.word	0x0801a77f
 801a6e0:	0801a77f 	.word	0x0801a77f
 801a6e4:	0801a77f 	.word	0x0801a77f
 801a6e8:	0801a77f 	.word	0x0801a77f
 801a6ec:	0801a77f 	.word	0x0801a77f
 801a6f0:	0801a77f 	.word	0x0801a77f
 801a6f4:	0801a77f 	.word	0x0801a77f
 801a6f8:	0801a77f 	.word	0x0801a77f
 801a6fc:	0801a77f 	.word	0x0801a77f
 801a700:	0801a77f 	.word	0x0801a77f
 801a704:	0801a77f 	.word	0x0801a77f
 801a708:	0801a77f 	.word	0x0801a77f
 801a70c:	0801a77f 	.word	0x0801a77f
 801a710:	0801a771 	.word	0x0801a771
 801a714:	2b40      	cmp	r3, #64	@ 0x40
 801a716:	d02e      	beq.n	801a776 <UART_SetConfig+0x8aa>
 801a718:	e031      	b.n	801a77e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801a71a:	f7fa fdbd 	bl	8015298 <HAL_RCC_GetPCLK1Freq>
 801a71e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801a720:	e033      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801a722:	f7fa fdcf 	bl	80152c4 <HAL_RCC_GetPCLK2Freq>
 801a726:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801a728:	e02f      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801a72a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801a72e:	4618      	mov	r0, r3
 801a730:	f7fc fd7e 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801a734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a738:	e027      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801a73a:	f107 0318 	add.w	r3, r7, #24
 801a73e:	4618      	mov	r0, r3
 801a740:	f7fc feca 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801a744:	69fb      	ldr	r3, [r7, #28]
 801a746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a748:	e01f      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801a74a:	4b2d      	ldr	r3, [pc, #180]	@ (801a800 <UART_SetConfig+0x934>)
 801a74c:	681b      	ldr	r3, [r3, #0]
 801a74e:	f003 0320 	and.w	r3, r3, #32
 801a752:	2b00      	cmp	r3, #0
 801a754:	d009      	beq.n	801a76a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801a756:	4b2a      	ldr	r3, [pc, #168]	@ (801a800 <UART_SetConfig+0x934>)
 801a758:	681b      	ldr	r3, [r3, #0]
 801a75a:	08db      	lsrs	r3, r3, #3
 801a75c:	f003 0303 	and.w	r3, r3, #3
 801a760:	4a24      	ldr	r2, [pc, #144]	@ (801a7f4 <UART_SetConfig+0x928>)
 801a762:	fa22 f303 	lsr.w	r3, r2, r3
 801a766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801a768:	e00f      	b.n	801a78a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801a76a:	4b22      	ldr	r3, [pc, #136]	@ (801a7f4 <UART_SetConfig+0x928>)
 801a76c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a76e:	e00c      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801a770:	4b21      	ldr	r3, [pc, #132]	@ (801a7f8 <UART_SetConfig+0x92c>)
 801a772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a774:	e009      	b.n	801a78a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a776:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a77a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a77c:	e005      	b.n	801a78a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801a77e:	2300      	movs	r3, #0
 801a780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801a782:	2301      	movs	r3, #1
 801a784:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801a788:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801a78a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a78c:	2b00      	cmp	r3, #0
 801a78e:	f000 80e7 	beq.w	801a960 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a792:	697b      	ldr	r3, [r7, #20]
 801a794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a796:	4a19      	ldr	r2, [pc, #100]	@ (801a7fc <UART_SetConfig+0x930>)
 801a798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a79c:	461a      	mov	r2, r3
 801a79e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a7a0:	fbb3 f3f2 	udiv	r3, r3, r2
 801a7a4:	005a      	lsls	r2, r3, #1
 801a7a6:	697b      	ldr	r3, [r7, #20]
 801a7a8:	685b      	ldr	r3, [r3, #4]
 801a7aa:	085b      	lsrs	r3, r3, #1
 801a7ac:	441a      	add	r2, r3
 801a7ae:	697b      	ldr	r3, [r7, #20]
 801a7b0:	685b      	ldr	r3, [r3, #4]
 801a7b2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a7b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7ba:	2b0f      	cmp	r3, #15
 801a7bc:	d916      	bls.n	801a7ec <UART_SetConfig+0x920>
 801a7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a7c4:	d212      	bcs.n	801a7ec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801a7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7c8:	b29b      	uxth	r3, r3
 801a7ca:	f023 030f 	bic.w	r3, r3, #15
 801a7ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801a7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7d2:	085b      	lsrs	r3, r3, #1
 801a7d4:	b29b      	uxth	r3, r3
 801a7d6:	f003 0307 	and.w	r3, r3, #7
 801a7da:	b29a      	uxth	r2, r3
 801a7dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a7de:	4313      	orrs	r3, r2
 801a7e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801a7e2:	697b      	ldr	r3, [r7, #20]
 801a7e4:	681b      	ldr	r3, [r3, #0]
 801a7e6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801a7e8:	60da      	str	r2, [r3, #12]
 801a7ea:	e0b9      	b.n	801a960 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801a7ec:	2301      	movs	r3, #1
 801a7ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801a7f2:	e0b5      	b.n	801a960 <UART_SetConfig+0xa94>
 801a7f4:	03d09000 	.word	0x03d09000
 801a7f8:	003d0900 	.word	0x003d0900
 801a7fc:	08021630 	.word	0x08021630
 801a800:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 801a804:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a808:	2b20      	cmp	r3, #32
 801a80a:	dc49      	bgt.n	801a8a0 <UART_SetConfig+0x9d4>
 801a80c:	2b00      	cmp	r3, #0
 801a80e:	db7c      	blt.n	801a90a <UART_SetConfig+0xa3e>
 801a810:	2b20      	cmp	r3, #32
 801a812:	d87a      	bhi.n	801a90a <UART_SetConfig+0xa3e>
 801a814:	a201      	add	r2, pc, #4	@ (adr r2, 801a81c <UART_SetConfig+0x950>)
 801a816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a81a:	bf00      	nop
 801a81c:	0801a8a7 	.word	0x0801a8a7
 801a820:	0801a8af 	.word	0x0801a8af
 801a824:	0801a90b 	.word	0x0801a90b
 801a828:	0801a90b 	.word	0x0801a90b
 801a82c:	0801a8b7 	.word	0x0801a8b7
 801a830:	0801a90b 	.word	0x0801a90b
 801a834:	0801a90b 	.word	0x0801a90b
 801a838:	0801a90b 	.word	0x0801a90b
 801a83c:	0801a8c7 	.word	0x0801a8c7
 801a840:	0801a90b 	.word	0x0801a90b
 801a844:	0801a90b 	.word	0x0801a90b
 801a848:	0801a90b 	.word	0x0801a90b
 801a84c:	0801a90b 	.word	0x0801a90b
 801a850:	0801a90b 	.word	0x0801a90b
 801a854:	0801a90b 	.word	0x0801a90b
 801a858:	0801a90b 	.word	0x0801a90b
 801a85c:	0801a8d7 	.word	0x0801a8d7
 801a860:	0801a90b 	.word	0x0801a90b
 801a864:	0801a90b 	.word	0x0801a90b
 801a868:	0801a90b 	.word	0x0801a90b
 801a86c:	0801a90b 	.word	0x0801a90b
 801a870:	0801a90b 	.word	0x0801a90b
 801a874:	0801a90b 	.word	0x0801a90b
 801a878:	0801a90b 	.word	0x0801a90b
 801a87c:	0801a90b 	.word	0x0801a90b
 801a880:	0801a90b 	.word	0x0801a90b
 801a884:	0801a90b 	.word	0x0801a90b
 801a888:	0801a90b 	.word	0x0801a90b
 801a88c:	0801a90b 	.word	0x0801a90b
 801a890:	0801a90b 	.word	0x0801a90b
 801a894:	0801a90b 	.word	0x0801a90b
 801a898:	0801a90b 	.word	0x0801a90b
 801a89c:	0801a8fd 	.word	0x0801a8fd
 801a8a0:	2b40      	cmp	r3, #64	@ 0x40
 801a8a2:	d02e      	beq.n	801a902 <UART_SetConfig+0xa36>
 801a8a4:	e031      	b.n	801a90a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801a8a6:	f7fa fcf7 	bl	8015298 <HAL_RCC_GetPCLK1Freq>
 801a8aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801a8ac:	e033      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801a8ae:	f7fa fd09 	bl	80152c4 <HAL_RCC_GetPCLK2Freq>
 801a8b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801a8b4:	e02f      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801a8b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801a8ba:	4618      	mov	r0, r3
 801a8bc:	f7fc fcb8 	bl	8017230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801a8c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a8c4:	e027      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801a8c6:	f107 0318 	add.w	r3, r7, #24
 801a8ca:	4618      	mov	r0, r3
 801a8cc:	f7fc fe04 	bl	80174d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801a8d0:	69fb      	ldr	r3, [r7, #28]
 801a8d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a8d4:	e01f      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801a8d6:	4b2d      	ldr	r3, [pc, #180]	@ (801a98c <UART_SetConfig+0xac0>)
 801a8d8:	681b      	ldr	r3, [r3, #0]
 801a8da:	f003 0320 	and.w	r3, r3, #32
 801a8de:	2b00      	cmp	r3, #0
 801a8e0:	d009      	beq.n	801a8f6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801a8e2:	4b2a      	ldr	r3, [pc, #168]	@ (801a98c <UART_SetConfig+0xac0>)
 801a8e4:	681b      	ldr	r3, [r3, #0]
 801a8e6:	08db      	lsrs	r3, r3, #3
 801a8e8:	f003 0303 	and.w	r3, r3, #3
 801a8ec:	4a28      	ldr	r2, [pc, #160]	@ (801a990 <UART_SetConfig+0xac4>)
 801a8ee:	fa22 f303 	lsr.w	r3, r2, r3
 801a8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801a8f4:	e00f      	b.n	801a916 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801a8f6:	4b26      	ldr	r3, [pc, #152]	@ (801a990 <UART_SetConfig+0xac4>)
 801a8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a8fa:	e00c      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801a8fc:	4b25      	ldr	r3, [pc, #148]	@ (801a994 <UART_SetConfig+0xac8>)
 801a8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a900:	e009      	b.n	801a916 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a902:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801a908:	e005      	b.n	801a916 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801a90a:	2300      	movs	r3, #0
 801a90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801a90e:	2301      	movs	r3, #1
 801a910:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801a914:	bf00      	nop
    }

    if (pclk != 0U)
 801a916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a918:	2b00      	cmp	r3, #0
 801a91a:	d021      	beq.n	801a960 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a91c:	697b      	ldr	r3, [r7, #20]
 801a91e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a920:	4a1d      	ldr	r2, [pc, #116]	@ (801a998 <UART_SetConfig+0xacc>)
 801a922:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a926:	461a      	mov	r2, r3
 801a928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a92a:	fbb3 f2f2 	udiv	r2, r3, r2
 801a92e:	697b      	ldr	r3, [r7, #20]
 801a930:	685b      	ldr	r3, [r3, #4]
 801a932:	085b      	lsrs	r3, r3, #1
 801a934:	441a      	add	r2, r3
 801a936:	697b      	ldr	r3, [r7, #20]
 801a938:	685b      	ldr	r3, [r3, #4]
 801a93a:	fbb2 f3f3 	udiv	r3, r2, r3
 801a93e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a942:	2b0f      	cmp	r3, #15
 801a944:	d909      	bls.n	801a95a <UART_SetConfig+0xa8e>
 801a946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a94c:	d205      	bcs.n	801a95a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801a94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a950:	b29a      	uxth	r2, r3
 801a952:	697b      	ldr	r3, [r7, #20]
 801a954:	681b      	ldr	r3, [r3, #0]
 801a956:	60da      	str	r2, [r3, #12]
 801a958:	e002      	b.n	801a960 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801a95a:	2301      	movs	r3, #1
 801a95c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801a960:	697b      	ldr	r3, [r7, #20]
 801a962:	2201      	movs	r2, #1
 801a964:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801a968:	697b      	ldr	r3, [r7, #20]
 801a96a:	2201      	movs	r2, #1
 801a96c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801a970:	697b      	ldr	r3, [r7, #20]
 801a972:	2200      	movs	r2, #0
 801a974:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801a976:	697b      	ldr	r3, [r7, #20]
 801a978:	2200      	movs	r2, #0
 801a97a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801a97c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801a980:	4618      	mov	r0, r3
 801a982:	3748      	adds	r7, #72	@ 0x48
 801a984:	46bd      	mov	sp, r7
 801a986:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801a98a:	bf00      	nop
 801a98c:	58024400 	.word	0x58024400
 801a990:	03d09000 	.word	0x03d09000
 801a994:	003d0900 	.word	0x003d0900
 801a998:	08021630 	.word	0x08021630

0801a99c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801a99c:	b480      	push	{r7}
 801a99e:	b083      	sub	sp, #12
 801a9a0:	af00      	add	r7, sp, #0
 801a9a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801a9a4:	687b      	ldr	r3, [r7, #4]
 801a9a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9a8:	f003 0308 	and.w	r3, r3, #8
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d00a      	beq.n	801a9c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801a9b0:	687b      	ldr	r3, [r7, #4]
 801a9b2:	681b      	ldr	r3, [r3, #0]
 801a9b4:	685b      	ldr	r3, [r3, #4]
 801a9b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801a9ba:	687b      	ldr	r3, [r7, #4]
 801a9bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	430a      	orrs	r2, r1
 801a9c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801a9c6:	687b      	ldr	r3, [r7, #4]
 801a9c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9ca:	f003 0301 	and.w	r3, r3, #1
 801a9ce:	2b00      	cmp	r3, #0
 801a9d0:	d00a      	beq.n	801a9e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801a9d2:	687b      	ldr	r3, [r7, #4]
 801a9d4:	681b      	ldr	r3, [r3, #0]
 801a9d6:	685b      	ldr	r3, [r3, #4]
 801a9d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801a9dc:	687b      	ldr	r3, [r7, #4]
 801a9de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a9e0:	687b      	ldr	r3, [r7, #4]
 801a9e2:	681b      	ldr	r3, [r3, #0]
 801a9e4:	430a      	orrs	r2, r1
 801a9e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801a9e8:	687b      	ldr	r3, [r7, #4]
 801a9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9ec:	f003 0302 	and.w	r3, r3, #2
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d00a      	beq.n	801aa0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	681b      	ldr	r3, [r3, #0]
 801a9f8:	685b      	ldr	r3, [r3, #4]
 801a9fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801a9fe:	687b      	ldr	r3, [r7, #4]
 801aa00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801aa02:	687b      	ldr	r3, [r7, #4]
 801aa04:	681b      	ldr	r3, [r3, #0]
 801aa06:	430a      	orrs	r2, r1
 801aa08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801aa0a:	687b      	ldr	r3, [r7, #4]
 801aa0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa0e:	f003 0304 	and.w	r3, r3, #4
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	d00a      	beq.n	801aa2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801aa16:	687b      	ldr	r3, [r7, #4]
 801aa18:	681b      	ldr	r3, [r3, #0]
 801aa1a:	685b      	ldr	r3, [r3, #4]
 801aa1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801aa20:	687b      	ldr	r3, [r7, #4]
 801aa22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801aa24:	687b      	ldr	r3, [r7, #4]
 801aa26:	681b      	ldr	r3, [r3, #0]
 801aa28:	430a      	orrs	r2, r1
 801aa2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801aa2c:	687b      	ldr	r3, [r7, #4]
 801aa2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa30:	f003 0310 	and.w	r3, r3, #16
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d00a      	beq.n	801aa4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801aa38:	687b      	ldr	r3, [r7, #4]
 801aa3a:	681b      	ldr	r3, [r3, #0]
 801aa3c:	689b      	ldr	r3, [r3, #8]
 801aa3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801aa42:	687b      	ldr	r3, [r7, #4]
 801aa44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	681b      	ldr	r3, [r3, #0]
 801aa4a:	430a      	orrs	r2, r1
 801aa4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa52:	f003 0320 	and.w	r3, r3, #32
 801aa56:	2b00      	cmp	r3, #0
 801aa58:	d00a      	beq.n	801aa70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801aa5a:	687b      	ldr	r3, [r7, #4]
 801aa5c:	681b      	ldr	r3, [r3, #0]
 801aa5e:	689b      	ldr	r3, [r3, #8]
 801aa60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	681b      	ldr	r3, [r3, #0]
 801aa6c:	430a      	orrs	r2, r1
 801aa6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801aa70:	687b      	ldr	r3, [r7, #4]
 801aa72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801aa78:	2b00      	cmp	r3, #0
 801aa7a:	d01a      	beq.n	801aab2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801aa7c:	687b      	ldr	r3, [r7, #4]
 801aa7e:	681b      	ldr	r3, [r3, #0]
 801aa80:	685b      	ldr	r3, [r3, #4]
 801aa82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801aa86:	687b      	ldr	r3, [r7, #4]
 801aa88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801aa8a:	687b      	ldr	r3, [r7, #4]
 801aa8c:	681b      	ldr	r3, [r3, #0]
 801aa8e:	430a      	orrs	r2, r1
 801aa90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801aa92:	687b      	ldr	r3, [r7, #4]
 801aa94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801aa96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801aa9a:	d10a      	bne.n	801aab2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801aa9c:	687b      	ldr	r3, [r7, #4]
 801aa9e:	681b      	ldr	r3, [r3, #0]
 801aaa0:	685b      	ldr	r3, [r3, #4]
 801aaa2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801aaaa:	687b      	ldr	r3, [r7, #4]
 801aaac:	681b      	ldr	r3, [r3, #0]
 801aaae:	430a      	orrs	r2, r1
 801aab0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801aab2:	687b      	ldr	r3, [r7, #4]
 801aab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d00a      	beq.n	801aad4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801aabe:	687b      	ldr	r3, [r7, #4]
 801aac0:	681b      	ldr	r3, [r3, #0]
 801aac2:	685b      	ldr	r3, [r3, #4]
 801aac4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801aac8:	687b      	ldr	r3, [r7, #4]
 801aaca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801aacc:	687b      	ldr	r3, [r7, #4]
 801aace:	681b      	ldr	r3, [r3, #0]
 801aad0:	430a      	orrs	r2, r1
 801aad2:	605a      	str	r2, [r3, #4]
  }
}
 801aad4:	bf00      	nop
 801aad6:	370c      	adds	r7, #12
 801aad8:	46bd      	mov	sp, r7
 801aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aade:	4770      	bx	lr

0801aae0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801aae0:	b580      	push	{r7, lr}
 801aae2:	b098      	sub	sp, #96	@ 0x60
 801aae4:	af02      	add	r7, sp, #8
 801aae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	2200      	movs	r2, #0
 801aaec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801aaf0:	f7f6 fa78 	bl	8010fe4 <HAL_GetTick>
 801aaf4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801aaf6:	687b      	ldr	r3, [r7, #4]
 801aaf8:	681b      	ldr	r3, [r3, #0]
 801aafa:	681b      	ldr	r3, [r3, #0]
 801aafc:	f003 0308 	and.w	r3, r3, #8
 801ab00:	2b08      	cmp	r3, #8
 801ab02:	d12f      	bne.n	801ab64 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801ab04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801ab08:	9300      	str	r3, [sp, #0]
 801ab0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ab0c:	2200      	movs	r2, #0
 801ab0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801ab12:	6878      	ldr	r0, [r7, #4]
 801ab14:	f000 f88e 	bl	801ac34 <UART_WaitOnFlagUntilTimeout>
 801ab18:	4603      	mov	r3, r0
 801ab1a:	2b00      	cmp	r3, #0
 801ab1c:	d022      	beq.n	801ab64 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	681b      	ldr	r3, [r3, #0]
 801ab22:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab26:	e853 3f00 	ldrex	r3, [r3]
 801ab2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801ab2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ab2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801ab32:	653b      	str	r3, [r7, #80]	@ 0x50
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	681b      	ldr	r3, [r3, #0]
 801ab38:	461a      	mov	r2, r3
 801ab3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ab3c:	647b      	str	r3, [r7, #68]	@ 0x44
 801ab3e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801ab42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801ab44:	e841 2300 	strex	r3, r2, [r1]
 801ab48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801ab4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ab4c:	2b00      	cmp	r3, #0
 801ab4e:	d1e6      	bne.n	801ab1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801ab50:	687b      	ldr	r3, [r7, #4]
 801ab52:	2220      	movs	r2, #32
 801ab54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801ab58:	687b      	ldr	r3, [r7, #4]
 801ab5a:	2200      	movs	r2, #0
 801ab5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801ab60:	2303      	movs	r3, #3
 801ab62:	e063      	b.n	801ac2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801ab64:	687b      	ldr	r3, [r7, #4]
 801ab66:	681b      	ldr	r3, [r3, #0]
 801ab68:	681b      	ldr	r3, [r3, #0]
 801ab6a:	f003 0304 	and.w	r3, r3, #4
 801ab6e:	2b04      	cmp	r3, #4
 801ab70:	d149      	bne.n	801ac06 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801ab72:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801ab76:	9300      	str	r3, [sp, #0]
 801ab78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ab7a:	2200      	movs	r2, #0
 801ab7c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801ab80:	6878      	ldr	r0, [r7, #4]
 801ab82:	f000 f857 	bl	801ac34 <UART_WaitOnFlagUntilTimeout>
 801ab86:	4603      	mov	r3, r0
 801ab88:	2b00      	cmp	r3, #0
 801ab8a:	d03c      	beq.n	801ac06 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	681b      	ldr	r3, [r3, #0]
 801ab90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab94:	e853 3f00 	ldrex	r3, [r3]
 801ab98:	623b      	str	r3, [r7, #32]
   return(result);
 801ab9a:	6a3b      	ldr	r3, [r7, #32]
 801ab9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801aba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801aba2:	687b      	ldr	r3, [r7, #4]
 801aba4:	681b      	ldr	r3, [r3, #0]
 801aba6:	461a      	mov	r2, r3
 801aba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801abaa:	633b      	str	r3, [r7, #48]	@ 0x30
 801abac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801abae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801abb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801abb2:	e841 2300 	strex	r3, r2, [r1]
 801abb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801abb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abba:	2b00      	cmp	r3, #0
 801abbc:	d1e6      	bne.n	801ab8c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801abbe:	687b      	ldr	r3, [r7, #4]
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	3308      	adds	r3, #8
 801abc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801abc6:	693b      	ldr	r3, [r7, #16]
 801abc8:	e853 3f00 	ldrex	r3, [r3]
 801abcc:	60fb      	str	r3, [r7, #12]
   return(result);
 801abce:	68fb      	ldr	r3, [r7, #12]
 801abd0:	f023 0301 	bic.w	r3, r3, #1
 801abd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 801abd6:	687b      	ldr	r3, [r7, #4]
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	3308      	adds	r3, #8
 801abdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801abde:	61fa      	str	r2, [r7, #28]
 801abe0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801abe2:	69b9      	ldr	r1, [r7, #24]
 801abe4:	69fa      	ldr	r2, [r7, #28]
 801abe6:	e841 2300 	strex	r3, r2, [r1]
 801abea:	617b      	str	r3, [r7, #20]
   return(result);
 801abec:	697b      	ldr	r3, [r7, #20]
 801abee:	2b00      	cmp	r3, #0
 801abf0:	d1e5      	bne.n	801abbe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801abf2:	687b      	ldr	r3, [r7, #4]
 801abf4:	2220      	movs	r2, #32
 801abf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801abfa:	687b      	ldr	r3, [r7, #4]
 801abfc:	2200      	movs	r2, #0
 801abfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801ac02:	2303      	movs	r3, #3
 801ac04:	e012      	b.n	801ac2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801ac06:	687b      	ldr	r3, [r7, #4]
 801ac08:	2220      	movs	r2, #32
 801ac0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	2220      	movs	r2, #32
 801ac12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801ac16:	687b      	ldr	r3, [r7, #4]
 801ac18:	2200      	movs	r2, #0
 801ac1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	2200      	movs	r2, #0
 801ac20:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	2200      	movs	r2, #0
 801ac26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ac2a:	2300      	movs	r3, #0
}
 801ac2c:	4618      	mov	r0, r3
 801ac2e:	3758      	adds	r7, #88	@ 0x58
 801ac30:	46bd      	mov	sp, r7
 801ac32:	bd80      	pop	{r7, pc}

0801ac34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801ac34:	b580      	push	{r7, lr}
 801ac36:	b084      	sub	sp, #16
 801ac38:	af00      	add	r7, sp, #0
 801ac3a:	60f8      	str	r0, [r7, #12]
 801ac3c:	60b9      	str	r1, [r7, #8]
 801ac3e:	603b      	str	r3, [r7, #0]
 801ac40:	4613      	mov	r3, r2
 801ac42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801ac44:	e04f      	b.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801ac46:	69bb      	ldr	r3, [r7, #24]
 801ac48:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ac4c:	d04b      	beq.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801ac4e:	f7f6 f9c9 	bl	8010fe4 <HAL_GetTick>
 801ac52:	4602      	mov	r2, r0
 801ac54:	683b      	ldr	r3, [r7, #0]
 801ac56:	1ad3      	subs	r3, r2, r3
 801ac58:	69ba      	ldr	r2, [r7, #24]
 801ac5a:	429a      	cmp	r2, r3
 801ac5c:	d302      	bcc.n	801ac64 <UART_WaitOnFlagUntilTimeout+0x30>
 801ac5e:	69bb      	ldr	r3, [r7, #24]
 801ac60:	2b00      	cmp	r3, #0
 801ac62:	d101      	bne.n	801ac68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801ac64:	2303      	movs	r3, #3
 801ac66:	e04e      	b.n	801ad06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801ac68:	68fb      	ldr	r3, [r7, #12]
 801ac6a:	681b      	ldr	r3, [r3, #0]
 801ac6c:	681b      	ldr	r3, [r3, #0]
 801ac6e:	f003 0304 	and.w	r3, r3, #4
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d037      	beq.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801ac76:	68bb      	ldr	r3, [r7, #8]
 801ac78:	2b80      	cmp	r3, #128	@ 0x80
 801ac7a:	d034      	beq.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801ac7c:	68bb      	ldr	r3, [r7, #8]
 801ac7e:	2b40      	cmp	r3, #64	@ 0x40
 801ac80:	d031      	beq.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801ac82:	68fb      	ldr	r3, [r7, #12]
 801ac84:	681b      	ldr	r3, [r3, #0]
 801ac86:	69db      	ldr	r3, [r3, #28]
 801ac88:	f003 0308 	and.w	r3, r3, #8
 801ac8c:	2b08      	cmp	r3, #8
 801ac8e:	d110      	bne.n	801acb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801ac90:	68fb      	ldr	r3, [r7, #12]
 801ac92:	681b      	ldr	r3, [r3, #0]
 801ac94:	2208      	movs	r2, #8
 801ac96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801ac98:	68f8      	ldr	r0, [r7, #12]
 801ac9a:	f000 f839 	bl	801ad10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801ac9e:	68fb      	ldr	r3, [r7, #12]
 801aca0:	2208      	movs	r2, #8
 801aca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801aca6:	68fb      	ldr	r3, [r7, #12]
 801aca8:	2200      	movs	r2, #0
 801acaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801acae:	2301      	movs	r3, #1
 801acb0:	e029      	b.n	801ad06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801acb2:	68fb      	ldr	r3, [r7, #12]
 801acb4:	681b      	ldr	r3, [r3, #0]
 801acb6:	69db      	ldr	r3, [r3, #28]
 801acb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801acbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801acc0:	d111      	bne.n	801ace6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801acc2:	68fb      	ldr	r3, [r7, #12]
 801acc4:	681b      	ldr	r3, [r3, #0]
 801acc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801acca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801accc:	68f8      	ldr	r0, [r7, #12]
 801acce:	f000 f81f 	bl	801ad10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801acd2:	68fb      	ldr	r3, [r7, #12]
 801acd4:	2220      	movs	r2, #32
 801acd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801acda:	68fb      	ldr	r3, [r7, #12]
 801acdc:	2200      	movs	r2, #0
 801acde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801ace2:	2303      	movs	r3, #3
 801ace4:	e00f      	b.n	801ad06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801ace6:	68fb      	ldr	r3, [r7, #12]
 801ace8:	681b      	ldr	r3, [r3, #0]
 801acea:	69da      	ldr	r2, [r3, #28]
 801acec:	68bb      	ldr	r3, [r7, #8]
 801acee:	4013      	ands	r3, r2
 801acf0:	68ba      	ldr	r2, [r7, #8]
 801acf2:	429a      	cmp	r2, r3
 801acf4:	bf0c      	ite	eq
 801acf6:	2301      	moveq	r3, #1
 801acf8:	2300      	movne	r3, #0
 801acfa:	b2db      	uxtb	r3, r3
 801acfc:	461a      	mov	r2, r3
 801acfe:	79fb      	ldrb	r3, [r7, #7]
 801ad00:	429a      	cmp	r2, r3
 801ad02:	d0a0      	beq.n	801ac46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801ad04:	2300      	movs	r3, #0
}
 801ad06:	4618      	mov	r0, r3
 801ad08:	3710      	adds	r7, #16
 801ad0a:	46bd      	mov	sp, r7
 801ad0c:	bd80      	pop	{r7, pc}
	...

0801ad10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801ad10:	b480      	push	{r7}
 801ad12:	b095      	sub	sp, #84	@ 0x54
 801ad14:	af00      	add	r7, sp, #0
 801ad16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801ad18:	687b      	ldr	r3, [r7, #4]
 801ad1a:	681b      	ldr	r3, [r3, #0]
 801ad1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ad20:	e853 3f00 	ldrex	r3, [r3]
 801ad24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801ad26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801ad2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	681b      	ldr	r3, [r3, #0]
 801ad32:	461a      	mov	r2, r3
 801ad34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ad36:	643b      	str	r3, [r7, #64]	@ 0x40
 801ad38:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ad3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801ad3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ad3e:	e841 2300 	strex	r3, r2, [r1]
 801ad42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801ad44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ad46:	2b00      	cmp	r3, #0
 801ad48:	d1e6      	bne.n	801ad18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801ad4a:	687b      	ldr	r3, [r7, #4]
 801ad4c:	681b      	ldr	r3, [r3, #0]
 801ad4e:	3308      	adds	r3, #8
 801ad50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad52:	6a3b      	ldr	r3, [r7, #32]
 801ad54:	e853 3f00 	ldrex	r3, [r3]
 801ad58:	61fb      	str	r3, [r7, #28]
   return(result);
 801ad5a:	69fa      	ldr	r2, [r7, #28]
 801ad5c:	4b1e      	ldr	r3, [pc, #120]	@ (801add8 <UART_EndRxTransfer+0xc8>)
 801ad5e:	4013      	ands	r3, r2
 801ad60:	64bb      	str	r3, [r7, #72]	@ 0x48
 801ad62:	687b      	ldr	r3, [r7, #4]
 801ad64:	681b      	ldr	r3, [r3, #0]
 801ad66:	3308      	adds	r3, #8
 801ad68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801ad6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ad6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ad6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801ad70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ad72:	e841 2300 	strex	r3, r2, [r1]
 801ad76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801ad78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ad7a:	2b00      	cmp	r3, #0
 801ad7c:	d1e5      	bne.n	801ad4a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801ad7e:	687b      	ldr	r3, [r7, #4]
 801ad80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ad82:	2b01      	cmp	r3, #1
 801ad84:	d118      	bne.n	801adb8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801ad86:	687b      	ldr	r3, [r7, #4]
 801ad88:	681b      	ldr	r3, [r3, #0]
 801ad8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad8c:	68fb      	ldr	r3, [r7, #12]
 801ad8e:	e853 3f00 	ldrex	r3, [r3]
 801ad92:	60bb      	str	r3, [r7, #8]
   return(result);
 801ad94:	68bb      	ldr	r3, [r7, #8]
 801ad96:	f023 0310 	bic.w	r3, r3, #16
 801ad9a:	647b      	str	r3, [r7, #68]	@ 0x44
 801ad9c:	687b      	ldr	r3, [r7, #4]
 801ad9e:	681b      	ldr	r3, [r3, #0]
 801ada0:	461a      	mov	r2, r3
 801ada2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ada4:	61bb      	str	r3, [r7, #24]
 801ada6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ada8:	6979      	ldr	r1, [r7, #20]
 801adaa:	69ba      	ldr	r2, [r7, #24]
 801adac:	e841 2300 	strex	r3, r2, [r1]
 801adb0:	613b      	str	r3, [r7, #16]
   return(result);
 801adb2:	693b      	ldr	r3, [r7, #16]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d1e6      	bne.n	801ad86 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	2220      	movs	r2, #32
 801adbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	2200      	movs	r2, #0
 801adc4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801adc6:	687b      	ldr	r3, [r7, #4]
 801adc8:	2200      	movs	r2, #0
 801adca:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801adcc:	bf00      	nop
 801adce:	3754      	adds	r7, #84	@ 0x54
 801add0:	46bd      	mov	sp, r7
 801add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801add6:	4770      	bx	lr
 801add8:	effffffe 	.word	0xeffffffe

0801addc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801addc:	b480      	push	{r7}
 801adde:	b085      	sub	sp, #20
 801ade0:	af00      	add	r7, sp, #0
 801ade2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ade4:	687b      	ldr	r3, [r7, #4]
 801ade6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801adea:	2b01      	cmp	r3, #1
 801adec:	d101      	bne.n	801adf2 <HAL_UARTEx_DisableFifoMode+0x16>
 801adee:	2302      	movs	r3, #2
 801adf0:	e027      	b.n	801ae42 <HAL_UARTEx_DisableFifoMode+0x66>
 801adf2:	687b      	ldr	r3, [r7, #4]
 801adf4:	2201      	movs	r2, #1
 801adf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801adfa:	687b      	ldr	r3, [r7, #4]
 801adfc:	2224      	movs	r2, #36	@ 0x24
 801adfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ae02:	687b      	ldr	r3, [r7, #4]
 801ae04:	681b      	ldr	r3, [r3, #0]
 801ae06:	681b      	ldr	r3, [r3, #0]
 801ae08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ae0a:	687b      	ldr	r3, [r7, #4]
 801ae0c:	681b      	ldr	r3, [r3, #0]
 801ae0e:	681a      	ldr	r2, [r3, #0]
 801ae10:	687b      	ldr	r3, [r7, #4]
 801ae12:	681b      	ldr	r3, [r3, #0]
 801ae14:	f022 0201 	bic.w	r2, r2, #1
 801ae18:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801ae1a:	68fb      	ldr	r3, [r7, #12]
 801ae1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801ae20:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801ae22:	687b      	ldr	r3, [r7, #4]
 801ae24:	2200      	movs	r2, #0
 801ae26:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ae28:	687b      	ldr	r3, [r7, #4]
 801ae2a:	681b      	ldr	r3, [r3, #0]
 801ae2c:	68fa      	ldr	r2, [r7, #12]
 801ae2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ae30:	687b      	ldr	r3, [r7, #4]
 801ae32:	2220      	movs	r2, #32
 801ae34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ae38:	687b      	ldr	r3, [r7, #4]
 801ae3a:	2200      	movs	r2, #0
 801ae3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ae40:	2300      	movs	r3, #0
}
 801ae42:	4618      	mov	r0, r3
 801ae44:	3714      	adds	r7, #20
 801ae46:	46bd      	mov	sp, r7
 801ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae4c:	4770      	bx	lr

0801ae4e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ae4e:	b580      	push	{r7, lr}
 801ae50:	b084      	sub	sp, #16
 801ae52:	af00      	add	r7, sp, #0
 801ae54:	6078      	str	r0, [r7, #4]
 801ae56:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ae58:	687b      	ldr	r3, [r7, #4]
 801ae5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801ae5e:	2b01      	cmp	r3, #1
 801ae60:	d101      	bne.n	801ae66 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801ae62:	2302      	movs	r3, #2
 801ae64:	e02d      	b.n	801aec2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801ae66:	687b      	ldr	r3, [r7, #4]
 801ae68:	2201      	movs	r2, #1
 801ae6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801ae6e:	687b      	ldr	r3, [r7, #4]
 801ae70:	2224      	movs	r2, #36	@ 0x24
 801ae72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ae76:	687b      	ldr	r3, [r7, #4]
 801ae78:	681b      	ldr	r3, [r3, #0]
 801ae7a:	681b      	ldr	r3, [r3, #0]
 801ae7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ae7e:	687b      	ldr	r3, [r7, #4]
 801ae80:	681b      	ldr	r3, [r3, #0]
 801ae82:	681a      	ldr	r2, [r3, #0]
 801ae84:	687b      	ldr	r3, [r7, #4]
 801ae86:	681b      	ldr	r3, [r3, #0]
 801ae88:	f022 0201 	bic.w	r2, r2, #1
 801ae8c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	681b      	ldr	r3, [r3, #0]
 801ae92:	689b      	ldr	r3, [r3, #8]
 801ae94:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	681b      	ldr	r3, [r3, #0]
 801ae9c:	683a      	ldr	r2, [r7, #0]
 801ae9e:	430a      	orrs	r2, r1
 801aea0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801aea2:	6878      	ldr	r0, [r7, #4]
 801aea4:	f000 f850 	bl	801af48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801aea8:	687b      	ldr	r3, [r7, #4]
 801aeaa:	681b      	ldr	r3, [r3, #0]
 801aeac:	68fa      	ldr	r2, [r7, #12]
 801aeae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801aeb0:	687b      	ldr	r3, [r7, #4]
 801aeb2:	2220      	movs	r2, #32
 801aeb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801aeb8:	687b      	ldr	r3, [r7, #4]
 801aeba:	2200      	movs	r2, #0
 801aebc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801aec0:	2300      	movs	r3, #0
}
 801aec2:	4618      	mov	r0, r3
 801aec4:	3710      	adds	r7, #16
 801aec6:	46bd      	mov	sp, r7
 801aec8:	bd80      	pop	{r7, pc}

0801aeca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801aeca:	b580      	push	{r7, lr}
 801aecc:	b084      	sub	sp, #16
 801aece:	af00      	add	r7, sp, #0
 801aed0:	6078      	str	r0, [r7, #4]
 801aed2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801aed4:	687b      	ldr	r3, [r7, #4]
 801aed6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801aeda:	2b01      	cmp	r3, #1
 801aedc:	d101      	bne.n	801aee2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801aede:	2302      	movs	r3, #2
 801aee0:	e02d      	b.n	801af3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801aee2:	687b      	ldr	r3, [r7, #4]
 801aee4:	2201      	movs	r2, #1
 801aee6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801aeea:	687b      	ldr	r3, [r7, #4]
 801aeec:	2224      	movs	r2, #36	@ 0x24
 801aeee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801aef2:	687b      	ldr	r3, [r7, #4]
 801aef4:	681b      	ldr	r3, [r3, #0]
 801aef6:	681b      	ldr	r3, [r3, #0]
 801aef8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801aefa:	687b      	ldr	r3, [r7, #4]
 801aefc:	681b      	ldr	r3, [r3, #0]
 801aefe:	681a      	ldr	r2, [r3, #0]
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	f022 0201 	bic.w	r2, r2, #1
 801af08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	681b      	ldr	r3, [r3, #0]
 801af0e:	689b      	ldr	r3, [r3, #8]
 801af10:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801af14:	687b      	ldr	r3, [r7, #4]
 801af16:	681b      	ldr	r3, [r3, #0]
 801af18:	683a      	ldr	r2, [r7, #0]
 801af1a:	430a      	orrs	r2, r1
 801af1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801af1e:	6878      	ldr	r0, [r7, #4]
 801af20:	f000 f812 	bl	801af48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801af24:	687b      	ldr	r3, [r7, #4]
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	68fa      	ldr	r2, [r7, #12]
 801af2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801af2c:	687b      	ldr	r3, [r7, #4]
 801af2e:	2220      	movs	r2, #32
 801af30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	2200      	movs	r2, #0
 801af38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801af3c:	2300      	movs	r3, #0
}
 801af3e:	4618      	mov	r0, r3
 801af40:	3710      	adds	r7, #16
 801af42:	46bd      	mov	sp, r7
 801af44:	bd80      	pop	{r7, pc}
	...

0801af48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801af48:	b480      	push	{r7}
 801af4a:	b085      	sub	sp, #20
 801af4c:	af00      	add	r7, sp, #0
 801af4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801af50:	687b      	ldr	r3, [r7, #4]
 801af52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801af54:	2b00      	cmp	r3, #0
 801af56:	d108      	bne.n	801af6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	2201      	movs	r2, #1
 801af5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801af60:	687b      	ldr	r3, [r7, #4]
 801af62:	2201      	movs	r2, #1
 801af64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801af68:	e031      	b.n	801afce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801af6a:	2310      	movs	r3, #16
 801af6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801af6e:	2310      	movs	r3, #16
 801af70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801af72:	687b      	ldr	r3, [r7, #4]
 801af74:	681b      	ldr	r3, [r3, #0]
 801af76:	689b      	ldr	r3, [r3, #8]
 801af78:	0e5b      	lsrs	r3, r3, #25
 801af7a:	b2db      	uxtb	r3, r3
 801af7c:	f003 0307 	and.w	r3, r3, #7
 801af80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801af82:	687b      	ldr	r3, [r7, #4]
 801af84:	681b      	ldr	r3, [r3, #0]
 801af86:	689b      	ldr	r3, [r3, #8]
 801af88:	0f5b      	lsrs	r3, r3, #29
 801af8a:	b2db      	uxtb	r3, r3
 801af8c:	f003 0307 	and.w	r3, r3, #7
 801af90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801af92:	7bbb      	ldrb	r3, [r7, #14]
 801af94:	7b3a      	ldrb	r2, [r7, #12]
 801af96:	4911      	ldr	r1, [pc, #68]	@ (801afdc <UARTEx_SetNbDataToProcess+0x94>)
 801af98:	5c8a      	ldrb	r2, [r1, r2]
 801af9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801af9e:	7b3a      	ldrb	r2, [r7, #12]
 801afa0:	490f      	ldr	r1, [pc, #60]	@ (801afe0 <UARTEx_SetNbDataToProcess+0x98>)
 801afa2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801afa4:	fb93 f3f2 	sdiv	r3, r3, r2
 801afa8:	b29a      	uxth	r2, r3
 801afaa:	687b      	ldr	r3, [r7, #4]
 801afac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801afb0:	7bfb      	ldrb	r3, [r7, #15]
 801afb2:	7b7a      	ldrb	r2, [r7, #13]
 801afb4:	4909      	ldr	r1, [pc, #36]	@ (801afdc <UARTEx_SetNbDataToProcess+0x94>)
 801afb6:	5c8a      	ldrb	r2, [r1, r2]
 801afb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801afbc:	7b7a      	ldrb	r2, [r7, #13]
 801afbe:	4908      	ldr	r1, [pc, #32]	@ (801afe0 <UARTEx_SetNbDataToProcess+0x98>)
 801afc0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801afc2:	fb93 f3f2 	sdiv	r3, r3, r2
 801afc6:	b29a      	uxth	r2, r3
 801afc8:	687b      	ldr	r3, [r7, #4]
 801afca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801afce:	bf00      	nop
 801afd0:	3714      	adds	r7, #20
 801afd2:	46bd      	mov	sp, r7
 801afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afd8:	4770      	bx	lr
 801afda:	bf00      	nop
 801afdc:	08021648 	.word	0x08021648
 801afe0:	08021650 	.word	0x08021650

0801afe4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801afe4:	b084      	sub	sp, #16
 801afe6:	b580      	push	{r7, lr}
 801afe8:	b084      	sub	sp, #16
 801afea:	af00      	add	r7, sp, #0
 801afec:	6078      	str	r0, [r7, #4]
 801afee:	f107 001c 	add.w	r0, r7, #28
 801aff2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801aff6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801affa:	2b01      	cmp	r3, #1
 801affc:	d121      	bne.n	801b042 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801affe:	687b      	ldr	r3, [r7, #4]
 801b000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b002:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801b006:	687b      	ldr	r3, [r7, #4]
 801b008:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	68da      	ldr	r2, [r3, #12]
 801b00e:	4b2c      	ldr	r3, [pc, #176]	@ (801b0c0 <USB_CoreInit+0xdc>)
 801b010:	4013      	ands	r3, r2
 801b012:	687a      	ldr	r2, [r7, #4]
 801b014:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801b016:	687b      	ldr	r3, [r7, #4]
 801b018:	68db      	ldr	r3, [r3, #12]
 801b01a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801b01e:	687b      	ldr	r3, [r7, #4]
 801b020:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801b022:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b026:	2b01      	cmp	r3, #1
 801b028:	d105      	bne.n	801b036 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801b02a:	687b      	ldr	r3, [r7, #4]
 801b02c:	68db      	ldr	r3, [r3, #12]
 801b02e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801b032:	687b      	ldr	r3, [r7, #4]
 801b034:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801b036:	6878      	ldr	r0, [r7, #4]
 801b038:	f000 f911 	bl	801b25e <USB_CoreReset>
 801b03c:	4603      	mov	r3, r0
 801b03e:	73fb      	strb	r3, [r7, #15]
 801b040:	e01b      	b.n	801b07a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801b042:	687b      	ldr	r3, [r7, #4]
 801b044:	68db      	ldr	r3, [r3, #12]
 801b046:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801b04a:	687b      	ldr	r3, [r7, #4]
 801b04c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801b04e:	6878      	ldr	r0, [r7, #4]
 801b050:	f000 f905 	bl	801b25e <USB_CoreReset>
 801b054:	4603      	mov	r3, r0
 801b056:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801b058:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801b05c:	2b00      	cmp	r3, #0
 801b05e:	d106      	bne.n	801b06e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801b060:	687b      	ldr	r3, [r7, #4]
 801b062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b064:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801b068:	687b      	ldr	r3, [r7, #4]
 801b06a:	639a      	str	r2, [r3, #56]	@ 0x38
 801b06c:	e005      	b.n	801b07a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b072:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801b076:	687b      	ldr	r3, [r7, #4]
 801b078:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801b07a:	7fbb      	ldrb	r3, [r7, #30]
 801b07c:	2b01      	cmp	r3, #1
 801b07e:	d116      	bne.n	801b0ae <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801b080:	687b      	ldr	r3, [r7, #4]
 801b082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801b084:	b29a      	uxth	r2, r3
 801b086:	687b      	ldr	r3, [r7, #4]
 801b088:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801b08a:	687b      	ldr	r3, [r7, #4]
 801b08c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801b08e:	4b0d      	ldr	r3, [pc, #52]	@ (801b0c4 <USB_CoreInit+0xe0>)
 801b090:	4313      	orrs	r3, r2
 801b092:	687a      	ldr	r2, [r7, #4]
 801b094:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801b096:	687b      	ldr	r3, [r7, #4]
 801b098:	689b      	ldr	r3, [r3, #8]
 801b09a:	f043 0206 	orr.w	r2, r3, #6
 801b09e:	687b      	ldr	r3, [r7, #4]
 801b0a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801b0a2:	687b      	ldr	r3, [r7, #4]
 801b0a4:	689b      	ldr	r3, [r3, #8]
 801b0a6:	f043 0220 	orr.w	r2, r3, #32
 801b0aa:	687b      	ldr	r3, [r7, #4]
 801b0ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801b0ae:	7bfb      	ldrb	r3, [r7, #15]
}
 801b0b0:	4618      	mov	r0, r3
 801b0b2:	3710      	adds	r7, #16
 801b0b4:	46bd      	mov	sp, r7
 801b0b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801b0ba:	b004      	add	sp, #16
 801b0bc:	4770      	bx	lr
 801b0be:	bf00      	nop
 801b0c0:	ffbdffbf 	.word	0xffbdffbf
 801b0c4:	03ee0000 	.word	0x03ee0000

0801b0c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801b0c8:	b480      	push	{r7}
 801b0ca:	b083      	sub	sp, #12
 801b0cc:	af00      	add	r7, sp, #0
 801b0ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	689b      	ldr	r3, [r3, #8]
 801b0d4:	f023 0201 	bic.w	r2, r3, #1
 801b0d8:	687b      	ldr	r3, [r7, #4]
 801b0da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801b0dc:	2300      	movs	r3, #0
}
 801b0de:	4618      	mov	r0, r3
 801b0e0:	370c      	adds	r7, #12
 801b0e2:	46bd      	mov	sp, r7
 801b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0e8:	4770      	bx	lr

0801b0ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801b0ea:	b580      	push	{r7, lr}
 801b0ec:	b084      	sub	sp, #16
 801b0ee:	af00      	add	r7, sp, #0
 801b0f0:	6078      	str	r0, [r7, #4]
 801b0f2:	460b      	mov	r3, r1
 801b0f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801b0f6:	2300      	movs	r3, #0
 801b0f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801b0fa:	687b      	ldr	r3, [r7, #4]
 801b0fc:	68db      	ldr	r3, [r3, #12]
 801b0fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801b102:	687b      	ldr	r3, [r7, #4]
 801b104:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801b106:	78fb      	ldrb	r3, [r7, #3]
 801b108:	2b01      	cmp	r3, #1
 801b10a:	d115      	bne.n	801b138 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801b10c:	687b      	ldr	r3, [r7, #4]
 801b10e:	68db      	ldr	r3, [r3, #12]
 801b110:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801b114:	687b      	ldr	r3, [r7, #4]
 801b116:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801b118:	200a      	movs	r0, #10
 801b11a:	f7f5 ff6f 	bl	8010ffc <HAL_Delay>
      ms += 10U;
 801b11e:	68fb      	ldr	r3, [r7, #12]
 801b120:	330a      	adds	r3, #10
 801b122:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801b124:	6878      	ldr	r0, [r7, #4]
 801b126:	f000 f88c 	bl	801b242 <USB_GetMode>
 801b12a:	4603      	mov	r3, r0
 801b12c:	2b01      	cmp	r3, #1
 801b12e:	d01e      	beq.n	801b16e <USB_SetCurrentMode+0x84>
 801b130:	68fb      	ldr	r3, [r7, #12]
 801b132:	2bc7      	cmp	r3, #199	@ 0xc7
 801b134:	d9f0      	bls.n	801b118 <USB_SetCurrentMode+0x2e>
 801b136:	e01a      	b.n	801b16e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801b138:	78fb      	ldrb	r3, [r7, #3]
 801b13a:	2b00      	cmp	r3, #0
 801b13c:	d115      	bne.n	801b16a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801b13e:	687b      	ldr	r3, [r7, #4]
 801b140:	68db      	ldr	r3, [r3, #12]
 801b142:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801b14a:	200a      	movs	r0, #10
 801b14c:	f7f5 ff56 	bl	8010ffc <HAL_Delay>
      ms += 10U;
 801b150:	68fb      	ldr	r3, [r7, #12]
 801b152:	330a      	adds	r3, #10
 801b154:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801b156:	6878      	ldr	r0, [r7, #4]
 801b158:	f000 f873 	bl	801b242 <USB_GetMode>
 801b15c:	4603      	mov	r3, r0
 801b15e:	2b00      	cmp	r3, #0
 801b160:	d005      	beq.n	801b16e <USB_SetCurrentMode+0x84>
 801b162:	68fb      	ldr	r3, [r7, #12]
 801b164:	2bc7      	cmp	r3, #199	@ 0xc7
 801b166:	d9f0      	bls.n	801b14a <USB_SetCurrentMode+0x60>
 801b168:	e001      	b.n	801b16e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801b16a:	2301      	movs	r3, #1
 801b16c:	e005      	b.n	801b17a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801b16e:	68fb      	ldr	r3, [r7, #12]
 801b170:	2bc8      	cmp	r3, #200	@ 0xc8
 801b172:	d101      	bne.n	801b178 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801b174:	2301      	movs	r3, #1
 801b176:	e000      	b.n	801b17a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801b178:	2300      	movs	r3, #0
}
 801b17a:	4618      	mov	r0, r3
 801b17c:	3710      	adds	r7, #16
 801b17e:	46bd      	mov	sp, r7
 801b180:	bd80      	pop	{r7, pc}

0801b182 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801b182:	b480      	push	{r7}
 801b184:	b085      	sub	sp, #20
 801b186:	af00      	add	r7, sp, #0
 801b188:	6078      	str	r0, [r7, #4]
 801b18a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801b18c:	2300      	movs	r3, #0
 801b18e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b190:	68fb      	ldr	r3, [r7, #12]
 801b192:	3301      	adds	r3, #1
 801b194:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b196:	68fb      	ldr	r3, [r7, #12]
 801b198:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b19c:	d901      	bls.n	801b1a2 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801b19e:	2303      	movs	r3, #3
 801b1a0:	e01b      	b.n	801b1da <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b1a2:	687b      	ldr	r3, [r7, #4]
 801b1a4:	691b      	ldr	r3, [r3, #16]
 801b1a6:	2b00      	cmp	r3, #0
 801b1a8:	daf2      	bge.n	801b190 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801b1aa:	2300      	movs	r3, #0
 801b1ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801b1ae:	683b      	ldr	r3, [r7, #0]
 801b1b0:	019b      	lsls	r3, r3, #6
 801b1b2:	f043 0220 	orr.w	r2, r3, #32
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b1ba:	68fb      	ldr	r3, [r7, #12]
 801b1bc:	3301      	adds	r3, #1
 801b1be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b1c0:	68fb      	ldr	r3, [r7, #12]
 801b1c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b1c6:	d901      	bls.n	801b1cc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801b1c8:	2303      	movs	r3, #3
 801b1ca:	e006      	b.n	801b1da <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801b1cc:	687b      	ldr	r3, [r7, #4]
 801b1ce:	691b      	ldr	r3, [r3, #16]
 801b1d0:	f003 0320 	and.w	r3, r3, #32
 801b1d4:	2b20      	cmp	r3, #32
 801b1d6:	d0f0      	beq.n	801b1ba <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801b1d8:	2300      	movs	r3, #0
}
 801b1da:	4618      	mov	r0, r3
 801b1dc:	3714      	adds	r7, #20
 801b1de:	46bd      	mov	sp, r7
 801b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b1e4:	4770      	bx	lr

0801b1e6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801b1e6:	b480      	push	{r7}
 801b1e8:	b085      	sub	sp, #20
 801b1ea:	af00      	add	r7, sp, #0
 801b1ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b1ee:	2300      	movs	r3, #0
 801b1f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b1f2:	68fb      	ldr	r3, [r7, #12]
 801b1f4:	3301      	adds	r3, #1
 801b1f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b1f8:	68fb      	ldr	r3, [r7, #12]
 801b1fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b1fe:	d901      	bls.n	801b204 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801b200:	2303      	movs	r3, #3
 801b202:	e018      	b.n	801b236 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b204:	687b      	ldr	r3, [r7, #4]
 801b206:	691b      	ldr	r3, [r3, #16]
 801b208:	2b00      	cmp	r3, #0
 801b20a:	daf2      	bge.n	801b1f2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801b20c:	2300      	movs	r3, #0
 801b20e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801b210:	687b      	ldr	r3, [r7, #4]
 801b212:	2210      	movs	r2, #16
 801b214:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b216:	68fb      	ldr	r3, [r7, #12]
 801b218:	3301      	adds	r3, #1
 801b21a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b21c:	68fb      	ldr	r3, [r7, #12]
 801b21e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b222:	d901      	bls.n	801b228 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801b224:	2303      	movs	r3, #3
 801b226:	e006      	b.n	801b236 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801b228:	687b      	ldr	r3, [r7, #4]
 801b22a:	691b      	ldr	r3, [r3, #16]
 801b22c:	f003 0310 	and.w	r3, r3, #16
 801b230:	2b10      	cmp	r3, #16
 801b232:	d0f0      	beq.n	801b216 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801b234:	2300      	movs	r3, #0
}
 801b236:	4618      	mov	r0, r3
 801b238:	3714      	adds	r7, #20
 801b23a:	46bd      	mov	sp, r7
 801b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b240:	4770      	bx	lr

0801b242 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801b242:	b480      	push	{r7}
 801b244:	b083      	sub	sp, #12
 801b246:	af00      	add	r7, sp, #0
 801b248:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801b24a:	687b      	ldr	r3, [r7, #4]
 801b24c:	695b      	ldr	r3, [r3, #20]
 801b24e:	f003 0301 	and.w	r3, r3, #1
}
 801b252:	4618      	mov	r0, r3
 801b254:	370c      	adds	r7, #12
 801b256:	46bd      	mov	sp, r7
 801b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b25c:	4770      	bx	lr

0801b25e <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801b25e:	b480      	push	{r7}
 801b260:	b085      	sub	sp, #20
 801b262:	af00      	add	r7, sp, #0
 801b264:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b266:	2300      	movs	r3, #0
 801b268:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b26a:	68fb      	ldr	r3, [r7, #12]
 801b26c:	3301      	adds	r3, #1
 801b26e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b270:	68fb      	ldr	r3, [r7, #12]
 801b272:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b276:	d901      	bls.n	801b27c <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801b278:	2303      	movs	r3, #3
 801b27a:	e01b      	b.n	801b2b4 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b27c:	687b      	ldr	r3, [r7, #4]
 801b27e:	691b      	ldr	r3, [r3, #16]
 801b280:	2b00      	cmp	r3, #0
 801b282:	daf2      	bge.n	801b26a <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801b284:	2300      	movs	r3, #0
 801b286:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801b288:	687b      	ldr	r3, [r7, #4]
 801b28a:	691b      	ldr	r3, [r3, #16]
 801b28c:	f043 0201 	orr.w	r2, r3, #1
 801b290:	687b      	ldr	r3, [r7, #4]
 801b292:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b294:	68fb      	ldr	r3, [r7, #12]
 801b296:	3301      	adds	r3, #1
 801b298:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b29a:	68fb      	ldr	r3, [r7, #12]
 801b29c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b2a0:	d901      	bls.n	801b2a6 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801b2a2:	2303      	movs	r3, #3
 801b2a4:	e006      	b.n	801b2b4 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801b2a6:	687b      	ldr	r3, [r7, #4]
 801b2a8:	691b      	ldr	r3, [r3, #16]
 801b2aa:	f003 0301 	and.w	r3, r3, #1
 801b2ae:	2b01      	cmp	r3, #1
 801b2b0:	d0f0      	beq.n	801b294 <USB_CoreReset+0x36>

  return HAL_OK;
 801b2b2:	2300      	movs	r3, #0
}
 801b2b4:	4618      	mov	r0, r3
 801b2b6:	3714      	adds	r7, #20
 801b2b8:	46bd      	mov	sp, r7
 801b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2be:	4770      	bx	lr

0801b2c0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801b2c0:	b084      	sub	sp, #16
 801b2c2:	b580      	push	{r7, lr}
 801b2c4:	b086      	sub	sp, #24
 801b2c6:	af00      	add	r7, sp, #0
 801b2c8:	6078      	str	r0, [r7, #4]
 801b2ca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801b2ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801b2d2:	2300      	movs	r3, #0
 801b2d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b2d6:	687b      	ldr	r3, [r7, #4]
 801b2d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801b2da:	68fb      	ldr	r3, [r7, #12]
 801b2dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801b2e0:	461a      	mov	r2, r3
 801b2e2:	2300      	movs	r3, #0
 801b2e4:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 801b2e6:	687b      	ldr	r3, [r7, #4]
 801b2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b2ea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801b2ee:	687b      	ldr	r3, [r7, #4]
 801b2f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 801b2f2:	687b      	ldr	r3, [r7, #4]
 801b2f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b2f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	68db      	ldr	r3, [r3, #12]
 801b302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b306:	2b00      	cmp	r3, #0
 801b308:	d119      	bne.n	801b33e <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801b30a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b30e:	2b01      	cmp	r3, #1
 801b310:	d10a      	bne.n	801b328 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 801b312:	68fb      	ldr	r3, [r7, #12]
 801b314:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801b318:	681b      	ldr	r3, [r3, #0]
 801b31a:	68fa      	ldr	r2, [r7, #12]
 801b31c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801b320:	f043 0304 	orr.w	r3, r3, #4
 801b324:	6013      	str	r3, [r2, #0]
 801b326:	e014      	b.n	801b352 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801b328:	68fb      	ldr	r3, [r7, #12]
 801b32a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801b32e:	681b      	ldr	r3, [r3, #0]
 801b330:	68fa      	ldr	r2, [r7, #12]
 801b332:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801b336:	f023 0304 	bic.w	r3, r3, #4
 801b33a:	6013      	str	r3, [r2, #0]
 801b33c:	e009      	b.n	801b352 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801b33e:	68fb      	ldr	r3, [r7, #12]
 801b340:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801b344:	681b      	ldr	r3, [r3, #0]
 801b346:	68fa      	ldr	r2, [r7, #12]
 801b348:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801b34c:	f023 0304 	bic.w	r3, r3, #4
 801b350:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801b352:	2110      	movs	r1, #16
 801b354:	6878      	ldr	r0, [r7, #4]
 801b356:	f7ff ff14 	bl	801b182 <USB_FlushTxFifo>
 801b35a:	4603      	mov	r3, r0
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d001      	beq.n	801b364 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 801b360:	2301      	movs	r3, #1
 801b362:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801b364:	6878      	ldr	r0, [r7, #4]
 801b366:	f7ff ff3e 	bl	801b1e6 <USB_FlushRxFifo>
 801b36a:	4603      	mov	r3, r0
 801b36c:	2b00      	cmp	r3, #0
 801b36e:	d001      	beq.n	801b374 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 801b370:	2301      	movs	r3, #1
 801b372:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 801b374:	2300      	movs	r3, #0
 801b376:	613b      	str	r3, [r7, #16]
 801b378:	e015      	b.n	801b3a6 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 801b37a:	693b      	ldr	r3, [r7, #16]
 801b37c:	015a      	lsls	r2, r3, #5
 801b37e:	68fb      	ldr	r3, [r7, #12]
 801b380:	4413      	add	r3, r2
 801b382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801b386:	461a      	mov	r2, r3
 801b388:	f04f 33ff 	mov.w	r3, #4294967295
 801b38c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 801b38e:	693b      	ldr	r3, [r7, #16]
 801b390:	015a      	lsls	r2, r3, #5
 801b392:	68fb      	ldr	r3, [r7, #12]
 801b394:	4413      	add	r3, r2
 801b396:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801b39a:	461a      	mov	r2, r3
 801b39c:	2300      	movs	r3, #0
 801b39e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 801b3a0:	693b      	ldr	r3, [r7, #16]
 801b3a2:	3301      	adds	r3, #1
 801b3a4:	613b      	str	r3, [r7, #16]
 801b3a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801b3aa:	461a      	mov	r2, r3
 801b3ac:	693b      	ldr	r3, [r7, #16]
 801b3ae:	4293      	cmp	r3, r2
 801b3b0:	d3e3      	bcc.n	801b37a <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801b3b2:	687b      	ldr	r3, [r7, #4]
 801b3b4:	2200      	movs	r2, #0
 801b3b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 801b3b8:	687b      	ldr	r3, [r7, #4]
 801b3ba:	f04f 32ff 	mov.w	r2, #4294967295
 801b3be:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 801b3c0:	687b      	ldr	r3, [r7, #4]
 801b3c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801b3c6:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 801b3c8:	687b      	ldr	r3, [r7, #4]
 801b3ca:	4a0f      	ldr	r2, [pc, #60]	@ (801b408 <USB_HostInit+0x148>)
 801b3cc:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 801b3ce:	687b      	ldr	r3, [r7, #4]
 801b3d0:	4a0e      	ldr	r2, [pc, #56]	@ (801b40c <USB_HostInit+0x14c>)
 801b3d2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801b3d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d105      	bne.n	801b3ea <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801b3de:	687b      	ldr	r3, [r7, #4]
 801b3e0:	699b      	ldr	r3, [r3, #24]
 801b3e2:	f043 0210 	orr.w	r2, r3, #16
 801b3e6:	687b      	ldr	r3, [r7, #4]
 801b3e8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 801b3ea:	687b      	ldr	r3, [r7, #4]
 801b3ec:	699a      	ldr	r2, [r3, #24]
 801b3ee:	4b08      	ldr	r3, [pc, #32]	@ (801b410 <USB_HostInit+0x150>)
 801b3f0:	4313      	orrs	r3, r2
 801b3f2:	687a      	ldr	r2, [r7, #4]
 801b3f4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 801b3f6:	7dfb      	ldrb	r3, [r7, #23]
}
 801b3f8:	4618      	mov	r0, r3
 801b3fa:	3718      	adds	r7, #24
 801b3fc:	46bd      	mov	sp, r7
 801b3fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801b402:	b004      	add	sp, #16
 801b404:	4770      	bx	lr
 801b406:	bf00      	nop
 801b408:	01000200 	.word	0x01000200
 801b40c:	00e00300 	.word	0x00e00300
 801b410:	a3200008 	.word	0xa3200008

0801b414 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 801b414:	b580      	push	{r7, lr}
 801b416:	b08a      	sub	sp, #40	@ 0x28
 801b418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 801b41a:	f107 031c 	add.w	r3, r7, #28
 801b41e:	2200      	movs	r2, #0
 801b420:	601a      	str	r2, [r3, #0]
 801b422:	605a      	str	r2, [r3, #4]
 801b424:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 801b426:	463b      	mov	r3, r7
 801b428:	2200      	movs	r2, #0
 801b42a:	601a      	str	r2, [r3, #0]
 801b42c:	605a      	str	r2, [r3, #4]
 801b42e:	609a      	str	r2, [r3, #8]
 801b430:	60da      	str	r2, [r3, #12]
 801b432:	611a      	str	r2, [r3, #16]
 801b434:	615a      	str	r2, [r3, #20]
 801b436:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 801b438:	4b31      	ldr	r3, [pc, #196]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b43a:	4a32      	ldr	r2, [pc, #200]	@ (801b504 <MX_ADC1_Init+0xf0>)
 801b43c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 801b43e:	4b30      	ldr	r3, [pc, #192]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b440:	2200      	movs	r2, #0
 801b442:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 801b444:	4b2e      	ldr	r3, [pc, #184]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b446:	2200      	movs	r2, #0
 801b448:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 801b44a:	4b2d      	ldr	r3, [pc, #180]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b44c:	2200      	movs	r2, #0
 801b44e:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 801b450:	4b2b      	ldr	r3, [pc, #172]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b452:	2204      	movs	r2, #4
 801b454:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 801b456:	4b2a      	ldr	r3, [pc, #168]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b458:	2200      	movs	r2, #0
 801b45a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 801b45c:	4b28      	ldr	r3, [pc, #160]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b45e:	2200      	movs	r2, #0
 801b460:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 801b462:	4b27      	ldr	r3, [pc, #156]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b464:	2201      	movs	r2, #1
 801b466:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 801b468:	4b25      	ldr	r3, [pc, #148]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b46a:	2200      	movs	r2, #0
 801b46c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 801b46e:	4b24      	ldr	r3, [pc, #144]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b470:	2200      	movs	r2, #0
 801b472:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801b474:	4b22      	ldr	r3, [pc, #136]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b476:	2200      	movs	r2, #0
 801b478:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 801b47a:	4b21      	ldr	r3, [pc, #132]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b47c:	2200      	movs	r2, #0
 801b47e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 801b480:	4b1f      	ldr	r3, [pc, #124]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b482:	2200      	movs	r2, #0
 801b484:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 801b486:	4b1e      	ldr	r3, [pc, #120]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b488:	2200      	movs	r2, #0
 801b48a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 801b48c:	4b1c      	ldr	r3, [pc, #112]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b48e:	2200      	movs	r2, #0
 801b490:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 801b494:	4b1a      	ldr	r3, [pc, #104]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b496:	2201      	movs	r2, #1
 801b498:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 801b49a:	4819      	ldr	r0, [pc, #100]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b49c:	f7f6 f85a 	bl	8011554 <HAL_ADC_Init>
 801b4a0:	4603      	mov	r3, r0
 801b4a2:	2b00      	cmp	r3, #0
 801b4a4:	d001      	beq.n	801b4aa <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 801b4a6:	f001 faa9 	bl	801c9fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 801b4aa:	2300      	movs	r3, #0
 801b4ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 801b4ae:	f107 031c 	add.w	r3, r7, #28
 801b4b2:	4619      	mov	r1, r3
 801b4b4:	4812      	ldr	r0, [pc, #72]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b4b6:	f7f7 f9b7 	bl	8012828 <HAL_ADCEx_MultiModeConfigChannel>
 801b4ba:	4603      	mov	r3, r0
 801b4bc:	2b00      	cmp	r3, #0
 801b4be:	d001      	beq.n	801b4c4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 801b4c0:	f001 fa9c 	bl	801c9fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 801b4c4:	4b10      	ldr	r3, [pc, #64]	@ (801b508 <MX_ADC1_Init+0xf4>)
 801b4c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 801b4c8:	2306      	movs	r3, #6
 801b4ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 801b4cc:	2300      	movs	r3, #0
 801b4ce:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 801b4d0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 801b4d4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 801b4d6:	2304      	movs	r3, #4
 801b4d8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 801b4da:	2300      	movs	r3, #0
 801b4dc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 801b4de:	2300      	movs	r3, #0
 801b4e0:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 801b4e2:	463b      	mov	r3, r7
 801b4e4:	4619      	mov	r1, r3
 801b4e6:	4806      	ldr	r0, [pc, #24]	@ (801b500 <MX_ADC1_Init+0xec>)
 801b4e8:	f7f6 fbd6 	bl	8011c98 <HAL_ADC_ConfigChannel>
 801b4ec:	4603      	mov	r3, r0
 801b4ee:	2b00      	cmp	r3, #0
 801b4f0:	d001      	beq.n	801b4f6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 801b4f2:	f001 fa83 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 801b4f6:	bf00      	nop
 801b4f8:	3728      	adds	r7, #40	@ 0x28
 801b4fa:	46bd      	mov	sp, r7
 801b4fc:	bd80      	pop	{r7, pc}
 801b4fe:	bf00      	nop
 801b500:	24000384 	.word	0x24000384
 801b504:	40022000 	.word	0x40022000
 801b508:	43210000 	.word	0x43210000

0801b50c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 801b50c:	b580      	push	{r7, lr}
 801b50e:	b088      	sub	sp, #32
 801b510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 801b512:	1d3b      	adds	r3, r7, #4
 801b514:	2200      	movs	r2, #0
 801b516:	601a      	str	r2, [r3, #0]
 801b518:	605a      	str	r2, [r3, #4]
 801b51a:	609a      	str	r2, [r3, #8]
 801b51c:	60da      	str	r2, [r3, #12]
 801b51e:	611a      	str	r2, [r3, #16]
 801b520:	615a      	str	r2, [r3, #20]
 801b522:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 801b524:	4b2a      	ldr	r3, [pc, #168]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b526:	4a2b      	ldr	r2, [pc, #172]	@ (801b5d4 <MX_ADC2_Init+0xc8>)
 801b528:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 801b52a:	4b29      	ldr	r3, [pc, #164]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b52c:	2200      	movs	r2, #0
 801b52e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 801b530:	4b27      	ldr	r3, [pc, #156]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b532:	2200      	movs	r2, #0
 801b534:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 801b536:	4b26      	ldr	r3, [pc, #152]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b538:	2200      	movs	r2, #0
 801b53a:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 801b53c:	4b24      	ldr	r3, [pc, #144]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b53e:	2204      	movs	r2, #4
 801b540:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 801b542:	4b23      	ldr	r3, [pc, #140]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b544:	2200      	movs	r2, #0
 801b546:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 801b548:	4b21      	ldr	r3, [pc, #132]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b54a:	2200      	movs	r2, #0
 801b54c:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 801b54e:	4b20      	ldr	r3, [pc, #128]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b550:	2201      	movs	r2, #1
 801b552:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 801b554:	4b1e      	ldr	r3, [pc, #120]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b556:	2200      	movs	r2, #0
 801b558:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 801b55a:	4b1d      	ldr	r3, [pc, #116]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b55c:	2200      	movs	r2, #0
 801b55e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801b560:	4b1b      	ldr	r3, [pc, #108]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b562:	2200      	movs	r2, #0
 801b564:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 801b566:	4b1a      	ldr	r3, [pc, #104]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b568:	2200      	movs	r2, #0
 801b56a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 801b56c:	4b18      	ldr	r3, [pc, #96]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b56e:	2200      	movs	r2, #0
 801b570:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 801b572:	4b17      	ldr	r3, [pc, #92]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b574:	2200      	movs	r2, #0
 801b576:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 801b578:	4b15      	ldr	r3, [pc, #84]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b57a:	2200      	movs	r2, #0
 801b57c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 801b580:	4b13      	ldr	r3, [pc, #76]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b582:	2201      	movs	r2, #1
 801b584:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 801b586:	4812      	ldr	r0, [pc, #72]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b588:	f7f5 ffe4 	bl	8011554 <HAL_ADC_Init>
 801b58c:	4603      	mov	r3, r0
 801b58e:	2b00      	cmp	r3, #0
 801b590:	d001      	beq.n	801b596 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 801b592:	f001 fa33 	bl	801c9fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 801b596:	4b10      	ldr	r3, [pc, #64]	@ (801b5d8 <MX_ADC2_Init+0xcc>)
 801b598:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 801b59a:	2306      	movs	r3, #6
 801b59c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 801b59e:	2300      	movs	r3, #0
 801b5a0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 801b5a2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 801b5a6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 801b5a8:	2304      	movs	r3, #4
 801b5aa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 801b5ac:	2300      	movs	r3, #0
 801b5ae:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 801b5b0:	2300      	movs	r3, #0
 801b5b2:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 801b5b4:	1d3b      	adds	r3, r7, #4
 801b5b6:	4619      	mov	r1, r3
 801b5b8:	4805      	ldr	r0, [pc, #20]	@ (801b5d0 <MX_ADC2_Init+0xc4>)
 801b5ba:	f7f6 fb6d 	bl	8011c98 <HAL_ADC_ConfigChannel>
 801b5be:	4603      	mov	r3, r0
 801b5c0:	2b00      	cmp	r3, #0
 801b5c2:	d001      	beq.n	801b5c8 <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 801b5c4:	f001 fa1a 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 801b5c8:	bf00      	nop
 801b5ca:	3720      	adds	r7, #32
 801b5cc:	46bd      	mov	sp, r7
 801b5ce:	bd80      	pop	{r7, pc}
 801b5d0:	240003e8 	.word	0x240003e8
 801b5d4:	40022100 	.word	0x40022100
 801b5d8:	25b00200 	.word	0x25b00200

0801b5dc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 801b5dc:	b580      	push	{r7, lr}
 801b5de:	b088      	sub	sp, #32
 801b5e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 801b5e2:	1d3b      	adds	r3, r7, #4
 801b5e4:	2200      	movs	r2, #0
 801b5e6:	601a      	str	r2, [r3, #0]
 801b5e8:	605a      	str	r2, [r3, #4]
 801b5ea:	609a      	str	r2, [r3, #8]
 801b5ec:	60da      	str	r2, [r3, #12]
 801b5ee:	611a      	str	r2, [r3, #16]
 801b5f0:	615a      	str	r2, [r3, #20]
 801b5f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 801b5f4:	4b29      	ldr	r3, [pc, #164]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b5f6:	4a2a      	ldr	r2, [pc, #168]	@ (801b6a0 <MX_ADC3_Init+0xc4>)
 801b5f8:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 801b5fa:	4b28      	ldr	r3, [pc, #160]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b5fc:	2200      	movs	r2, #0
 801b5fe:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 801b600:	4b26      	ldr	r3, [pc, #152]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b602:	2200      	movs	r2, #0
 801b604:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 801b606:	4b25      	ldr	r3, [pc, #148]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b608:	2204      	movs	r2, #4
 801b60a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 801b60c:	4b23      	ldr	r3, [pc, #140]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b60e:	2200      	movs	r2, #0
 801b610:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 801b612:	4b22      	ldr	r3, [pc, #136]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b614:	2200      	movs	r2, #0
 801b616:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 801b618:	4b20      	ldr	r3, [pc, #128]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b61a:	2201      	movs	r2, #1
 801b61c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 801b61e:	4b1f      	ldr	r3, [pc, #124]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b620:	2200      	movs	r2, #0
 801b622:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 801b624:	4b1d      	ldr	r3, [pc, #116]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b626:	2200      	movs	r2, #0
 801b628:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801b62a:	4b1c      	ldr	r3, [pc, #112]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b62c:	2200      	movs	r2, #0
 801b62e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 801b630:	4b1a      	ldr	r3, [pc, #104]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b632:	2200      	movs	r2, #0
 801b634:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 801b636:	4b19      	ldr	r3, [pc, #100]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b638:	2200      	movs	r2, #0
 801b63a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 801b63c:	4b17      	ldr	r3, [pc, #92]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b63e:	2200      	movs	r2, #0
 801b640:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 801b642:	4b16      	ldr	r3, [pc, #88]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b644:	2200      	movs	r2, #0
 801b646:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 801b64a:	4b14      	ldr	r3, [pc, #80]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b64c:	2201      	movs	r2, #1
 801b64e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 801b650:	4812      	ldr	r0, [pc, #72]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b652:	f7f5 ff7f 	bl	8011554 <HAL_ADC_Init>
 801b656:	4603      	mov	r3, r0
 801b658:	2b00      	cmp	r3, #0
 801b65a:	d001      	beq.n	801b660 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 801b65c:	f001 f9ce 	bl	801c9fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 801b660:	4b10      	ldr	r3, [pc, #64]	@ (801b6a4 <MX_ADC3_Init+0xc8>)
 801b662:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 801b664:	2306      	movs	r3, #6
 801b666:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 801b668:	2300      	movs	r3, #0
 801b66a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 801b66c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 801b670:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 801b672:	2304      	movs	r3, #4
 801b674:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 801b676:	2300      	movs	r3, #0
 801b678:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 801b67a:	2300      	movs	r3, #0
 801b67c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 801b67e:	1d3b      	adds	r3, r7, #4
 801b680:	4619      	mov	r1, r3
 801b682:	4806      	ldr	r0, [pc, #24]	@ (801b69c <MX_ADC3_Init+0xc0>)
 801b684:	f7f6 fb08 	bl	8011c98 <HAL_ADC_ConfigChannel>
 801b688:	4603      	mov	r3, r0
 801b68a:	2b00      	cmp	r3, #0
 801b68c:	d001      	beq.n	801b692 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 801b68e:	f001 f9b5 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 801b692:	bf00      	nop
 801b694:	3720      	adds	r7, #32
 801b696:	46bd      	mov	sp, r7
 801b698:	bd80      	pop	{r7, pc}
 801b69a:	bf00      	nop
 801b69c:	2400044c 	.word	0x2400044c
 801b6a0:	58026000 	.word	0x58026000
 801b6a4:	2e300800 	.word	0x2e300800

0801b6a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 801b6a8:	b580      	push	{r7, lr}
 801b6aa:	b090      	sub	sp, #64	@ 0x40
 801b6ac:	af00      	add	r7, sp, #0
 801b6ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801b6b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b6b4:	2200      	movs	r2, #0
 801b6b6:	601a      	str	r2, [r3, #0]
 801b6b8:	605a      	str	r2, [r3, #4]
 801b6ba:	609a      	str	r2, [r3, #8]
 801b6bc:	60da      	str	r2, [r3, #12]
 801b6be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 801b6c0:	687b      	ldr	r3, [r7, #4]
 801b6c2:	681b      	ldr	r3, [r3, #0]
 801b6c4:	4a7f      	ldr	r2, [pc, #508]	@ (801b8c4 <HAL_ADC_MspInit+0x21c>)
 801b6c6:	4293      	cmp	r3, r2
 801b6c8:	d169      	bne.n	801b79e <HAL_ADC_MspInit+0xf6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 801b6ca:	4b7f      	ldr	r3, [pc, #508]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b6cc:	681b      	ldr	r3, [r3, #0]
 801b6ce:	3301      	adds	r3, #1
 801b6d0:	4a7d      	ldr	r2, [pc, #500]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b6d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 801b6d4:	4b7c      	ldr	r3, [pc, #496]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b6d6:	681b      	ldr	r3, [r3, #0]
 801b6d8:	2b01      	cmp	r3, #1
 801b6da:	d10e      	bne.n	801b6fa <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 801b6dc:	4b7b      	ldr	r3, [pc, #492]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b6de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801b6e2:	4a7a      	ldr	r2, [pc, #488]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b6e4:	f043 0320 	orr.w	r3, r3, #32
 801b6e8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801b6ec:	4b77      	ldr	r3, [pc, #476]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b6ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801b6f2:	f003 0320 	and.w	r3, r3, #32
 801b6f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 801b6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 801b6fa:	4b74      	ldr	r3, [pc, #464]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b6fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b700:	4a72      	ldr	r2, [pc, #456]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b702:	f043 0304 	orr.w	r3, r3, #4
 801b706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b70a:	4b70      	ldr	r3, [pc, #448]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b70c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b710:	f003 0304 	and.w	r3, r3, #4
 801b714:	627b      	str	r3, [r7, #36]	@ 0x24
 801b716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801b718:	4b6c      	ldr	r3, [pc, #432]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b71a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b71e:	4a6b      	ldr	r2, [pc, #428]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b720:	f043 0301 	orr.w	r3, r3, #1
 801b724:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b728:	4b68      	ldr	r3, [pc, #416]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b72a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b72e:	f003 0301 	and.w	r3, r3, #1
 801b732:	623b      	str	r3, [r7, #32]
 801b734:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801b736:	4b65      	ldr	r3, [pc, #404]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b73c:	4a63      	ldr	r2, [pc, #396]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b73e:	f043 0302 	orr.w	r3, r3, #2
 801b742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b746:	4b61      	ldr	r3, [pc, #388]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b74c:	f003 0302 	and.w	r3, r3, #2
 801b750:	61fb      	str	r3, [r7, #28]
 801b752:	69fb      	ldr	r3, [r7, #28]
    PA5     ------> ADC1_INP19
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = IR_R_Pin;
 801b754:	2301      	movs	r3, #1
 801b756:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b758:	2303      	movs	r3, #3
 801b75a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b75c:	2300      	movs	r3, #0
 801b75e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_R_GPIO_Port, &GPIO_InitStruct);
 801b760:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b764:	4619      	mov	r1, r3
 801b766:	485a      	ldr	r0, [pc, #360]	@ (801b8d0 <HAL_ADC_MspInit+0x228>)
 801b768:	f7f7 fac4 	bl	8012cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_0_Pin|IR_1_Pin|IR_2_Pin|IR_3_Pin
 801b76c:	23f3      	movs	r3, #243	@ 0xf3
 801b76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |IR_4_Pin|ADC_BAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b770:	2303      	movs	r3, #3
 801b772:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b774:	2300      	movs	r3, #0
 801b776:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801b778:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b77c:	4619      	mov	r1, r3
 801b77e:	4855      	ldr	r0, [pc, #340]	@ (801b8d4 <HAL_ADC_MspInit+0x22c>)
 801b780:	f7f7 fab8 	bl	8012cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_L_Pin;
 801b784:	2302      	movs	r3, #2
 801b786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b788:	2303      	movs	r3, #3
 801b78a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b78c:	2300      	movs	r3, #0
 801b78e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_L_GPIO_Port, &GPIO_InitStruct);
 801b790:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b794:	4619      	mov	r1, r3
 801b796:	4850      	ldr	r0, [pc, #320]	@ (801b8d8 <HAL_ADC_MspInit+0x230>)
 801b798:	f7f7 faac 	bl	8012cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 801b79c:	e08e      	b.n	801b8bc <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC2)
 801b79e:	687b      	ldr	r3, [r7, #4]
 801b7a0:	681b      	ldr	r3, [r3, #0]
 801b7a2:	4a4e      	ldr	r2, [pc, #312]	@ (801b8dc <HAL_ADC_MspInit+0x234>)
 801b7a4:	4293      	cmp	r3, r2
 801b7a6:	d14e      	bne.n	801b846 <HAL_ADC_MspInit+0x19e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 801b7a8:	4b47      	ldr	r3, [pc, #284]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b7aa:	681b      	ldr	r3, [r3, #0]
 801b7ac:	3301      	adds	r3, #1
 801b7ae:	4a46      	ldr	r2, [pc, #280]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b7b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 801b7b2:	4b45      	ldr	r3, [pc, #276]	@ (801b8c8 <HAL_ADC_MspInit+0x220>)
 801b7b4:	681b      	ldr	r3, [r3, #0]
 801b7b6:	2b01      	cmp	r3, #1
 801b7b8:	d10e      	bne.n	801b7d8 <HAL_ADC_MspInit+0x130>
      __HAL_RCC_ADC12_CLK_ENABLE();
 801b7ba:	4b44      	ldr	r3, [pc, #272]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801b7c0:	4a42      	ldr	r2, [pc, #264]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7c2:	f043 0320 	orr.w	r3, r3, #32
 801b7c6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801b7ca:	4b40      	ldr	r3, [pc, #256]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801b7d0:	f003 0320 	and.w	r3, r3, #32
 801b7d4:	61bb      	str	r3, [r7, #24]
 801b7d6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801b7d8:	4b3c      	ldr	r3, [pc, #240]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b7de:	4a3b      	ldr	r2, [pc, #236]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7e0:	f043 0304 	orr.w	r3, r3, #4
 801b7e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b7e8:	4b38      	ldr	r3, [pc, #224]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b7ee:	f003 0304 	and.w	r3, r3, #4
 801b7f2:	617b      	str	r3, [r7, #20]
 801b7f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801b7f6:	4b35      	ldr	r3, [pc, #212]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b7fc:	4a33      	ldr	r2, [pc, #204]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b7fe:	f043 0302 	orr.w	r3, r3, #2
 801b802:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b806:	4b31      	ldr	r3, [pc, #196]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b80c:	f003 0302 	and.w	r3, r3, #2
 801b810:	613b      	str	r3, [r7, #16]
 801b812:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SOC_L_Pin|SOB_L_Pin;
 801b814:	2330      	movs	r3, #48	@ 0x30
 801b816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b818:	2303      	movs	r3, #3
 801b81a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b81c:	2300      	movs	r3, #0
 801b81e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801b820:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b824:	4619      	mov	r1, r3
 801b826:	482a      	ldr	r0, [pc, #168]	@ (801b8d0 <HAL_ADC_MspInit+0x228>)
 801b828:	f7f7 fa64 	bl	8012cf4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SOA_L_Pin;
 801b82c:	2301      	movs	r3, #1
 801b82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b830:	2303      	movs	r3, #3
 801b832:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b834:	2300      	movs	r3, #0
 801b836:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOA_L_GPIO_Port, &GPIO_InitStruct);
 801b838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b83c:	4619      	mov	r1, r3
 801b83e:	4826      	ldr	r0, [pc, #152]	@ (801b8d8 <HAL_ADC_MspInit+0x230>)
 801b840:	f7f7 fa58 	bl	8012cf4 <HAL_GPIO_Init>
}
 801b844:	e03a      	b.n	801b8bc <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC3)
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	681b      	ldr	r3, [r3, #0]
 801b84a:	4a25      	ldr	r2, [pc, #148]	@ (801b8e0 <HAL_ADC_MspInit+0x238>)
 801b84c:	4293      	cmp	r3, r2
 801b84e:	d135      	bne.n	801b8bc <HAL_ADC_MspInit+0x214>
    __HAL_RCC_ADC3_CLK_ENABLE();
 801b850:	4b1e      	ldr	r3, [pc, #120]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b856:	4a1d      	ldr	r2, [pc, #116]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b858:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801b85c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b860:	4b1a      	ldr	r3, [pc, #104]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b866:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801b86a:	60fb      	str	r3, [r7, #12]
 801b86c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801b86e:	4b17      	ldr	r3, [pc, #92]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b874:	4a15      	ldr	r2, [pc, #84]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b876:	f043 0304 	orr.w	r3, r3, #4
 801b87a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801b87e:	4b13      	ldr	r3, [pc, #76]	@ (801b8cc <HAL_ADC_MspInit+0x224>)
 801b880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801b884:	f003 0304 	and.w	r3, r3, #4
 801b888:	60bb      	str	r3, [r7, #8]
 801b88a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SOC_R_Pin;
 801b88c:	2302      	movs	r3, #2
 801b88e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801b890:	2303      	movs	r3, #3
 801b892:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801b894:	2300      	movs	r3, #0
 801b896:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOC_R_GPIO_Port, &GPIO_InitStruct);
 801b898:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801b89c:	4619      	mov	r1, r3
 801b89e:	480c      	ldr	r0, [pc, #48]	@ (801b8d0 <HAL_ADC_MspInit+0x228>)
 801b8a0:	f7f7 fa28 	bl	8012cf4 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 801b8a4:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 801b8a8:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 801b8ac:	f7f5 fbd6 	bl	801105c <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 801b8b0:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 801b8b4:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 801b8b8:	f7f5 fbd0 	bl	801105c <HAL_SYSCFG_AnalogSwitchConfig>
}
 801b8bc:	bf00      	nop
 801b8be:	3740      	adds	r7, #64	@ 0x40
 801b8c0:	46bd      	mov	sp, r7
 801b8c2:	bd80      	pop	{r7, pc}
 801b8c4:	40022000 	.word	0x40022000
 801b8c8:	240004b0 	.word	0x240004b0
 801b8cc:	58024400 	.word	0x58024400
 801b8d0:	58020800 	.word	0x58020800
 801b8d4:	58020000 	.word	0x58020000
 801b8d8:	58020400 	.word	0x58020400
 801b8dc:	40022100 	.word	0x40022100
 801b8e0:	58026000 	.word	0x58026000

0801b8e4 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 801b8e4:	b580      	push	{r7, lr}
 801b8e6:	b082      	sub	sp, #8
 801b8e8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 801b8ea:	2300      	movs	r3, #0
 801b8ec:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 801b8ee:	4b19      	ldr	r3, [pc, #100]	@ (801b954 <BSP_I2C1_Init+0x70>)
 801b8f0:	4a19      	ldr	r2, [pc, #100]	@ (801b958 <BSP_I2C1_Init+0x74>)
 801b8f2:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 801b8f4:	4b19      	ldr	r3, [pc, #100]	@ (801b95c <BSP_I2C1_Init+0x78>)
 801b8f6:	681b      	ldr	r3, [r3, #0]
 801b8f8:	1c5a      	adds	r2, r3, #1
 801b8fa:	4918      	ldr	r1, [pc, #96]	@ (801b95c <BSP_I2C1_Init+0x78>)
 801b8fc:	600a      	str	r2, [r1, #0]
 801b8fe:	2b00      	cmp	r3, #0
 801b900:	d122      	bne.n	801b948 <BSP_I2C1_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 801b902:	4814      	ldr	r0, [pc, #80]	@ (801b954 <BSP_I2C1_Init+0x70>)
 801b904:	f7f7 ffd6 	bl	80138b4 <HAL_I2C_GetState>
 801b908:	4603      	mov	r3, r0
 801b90a:	2b00      	cmp	r3, #0
 801b90c:	d11c      	bne.n	801b948 <BSP_I2C1_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 801b90e:	4811      	ldr	r0, [pc, #68]	@ (801b954 <BSP_I2C1_Init+0x70>)
 801b910:	f000 f86a 	bl	801b9e8 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 801b914:	687b      	ldr	r3, [r7, #4]
 801b916:	2b00      	cmp	r3, #0
 801b918:	d116      	bne.n	801b948 <BSP_I2C1_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 801b91a:	480e      	ldr	r0, [pc, #56]	@ (801b954 <BSP_I2C1_Init+0x70>)
 801b91c:	f000 f820 	bl	801b960 <MX_I2C1_Init>
 801b920:	4603      	mov	r3, r0
 801b922:	2b00      	cmp	r3, #0
 801b924:	d003      	beq.n	801b92e <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 801b926:	f06f 0307 	mvn.w	r3, #7
 801b92a:	607b      	str	r3, [r7, #4]
 801b92c:	e00c      	b.n	801b948 <BSP_I2C1_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 801b92e:	2100      	movs	r1, #0
 801b930:	4808      	ldr	r0, [pc, #32]	@ (801b954 <BSP_I2C1_Init+0x70>)
 801b932:	f7f8 fa73 	bl	8013e1c <HAL_I2CEx_ConfigAnalogFilter>
 801b936:	4603      	mov	r3, r0
 801b938:	2b00      	cmp	r3, #0
 801b93a:	d003      	beq.n	801b944 <BSP_I2C1_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 801b93c:	f06f 0307 	mvn.w	r3, #7
 801b940:	607b      	str	r3, [r7, #4]
 801b942:	e001      	b.n	801b948 <BSP_I2C1_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 801b944:	2300      	movs	r3, #0
 801b946:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 801b948:	687b      	ldr	r3, [r7, #4]
}
 801b94a:	4618      	mov	r0, r3
 801b94c:	3708      	adds	r7, #8
 801b94e:	46bd      	mov	sp, r7
 801b950:	bd80      	pop	{r7, pc}
 801b952:	bf00      	nop
 801b954:	240004b4 	.word	0x240004b4
 801b958:	40005400 	.word	0x40005400
 801b95c:	24000508 	.word	0x24000508

0801b960 <MX_I2C1_Init>:
}

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 801b960:	b580      	push	{r7, lr}
 801b962:	b084      	sub	sp, #16
 801b964:	af00      	add	r7, sp, #0
 801b966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 801b968:	2300      	movs	r3, #0
 801b96a:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 801b96c:	687b      	ldr	r3, [r7, #4]
 801b96e:	4a1c      	ldr	r2, [pc, #112]	@ (801b9e0 <MX_I2C1_Init+0x80>)
 801b970:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 801b972:	687b      	ldr	r3, [r7, #4]
 801b974:	4a1b      	ldr	r2, [pc, #108]	@ (801b9e4 <MX_I2C1_Init+0x84>)
 801b976:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 801b978:	687b      	ldr	r3, [r7, #4]
 801b97a:	2200      	movs	r2, #0
 801b97c:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 801b97e:	687b      	ldr	r3, [r7, #4]
 801b980:	2201      	movs	r2, #1
 801b982:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 801b984:	687b      	ldr	r3, [r7, #4]
 801b986:	2200      	movs	r2, #0
 801b988:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 801b98a:	687b      	ldr	r3, [r7, #4]
 801b98c:	2200      	movs	r2, #0
 801b98e:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 801b990:	687b      	ldr	r3, [r7, #4]
 801b992:	2200      	movs	r2, #0
 801b994:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 801b996:	687b      	ldr	r3, [r7, #4]
 801b998:	2200      	movs	r2, #0
 801b99a:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 801b99c:	687b      	ldr	r3, [r7, #4]
 801b99e:	2200      	movs	r2, #0
 801b9a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 801b9a2:	6878      	ldr	r0, [r7, #4]
 801b9a4:	f7f7 fbcc 	bl	8013140 <HAL_I2C_Init>
 801b9a8:	4603      	mov	r3, r0
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d001      	beq.n	801b9b2 <MX_I2C1_Init+0x52>
  {
    ret = HAL_ERROR;
 801b9ae:	2301      	movs	r3, #1
 801b9b0:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 801b9b2:	2100      	movs	r1, #0
 801b9b4:	6878      	ldr	r0, [r7, #4]
 801b9b6:	f7f8 fa31 	bl	8013e1c <HAL_I2CEx_ConfigAnalogFilter>
 801b9ba:	4603      	mov	r3, r0
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	d001      	beq.n	801b9c4 <MX_I2C1_Init+0x64>
  {
    ret = HAL_ERROR;
 801b9c0:	2301      	movs	r3, #1
 801b9c2:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 801b9c4:	2100      	movs	r1, #0
 801b9c6:	6878      	ldr	r0, [r7, #4]
 801b9c8:	f7f8 fa73 	bl	8013eb2 <HAL_I2CEx_ConfigDigitalFilter>
 801b9cc:	4603      	mov	r3, r0
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	d001      	beq.n	801b9d6 <MX_I2C1_Init+0x76>
  {
    ret = HAL_ERROR;
 801b9d2:	2301      	movs	r3, #1
 801b9d4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801b9d6:	7bfb      	ldrb	r3, [r7, #15]
}
 801b9d8:	4618      	mov	r0, r3
 801b9da:	3710      	adds	r7, #16
 801b9dc:	46bd      	mov	sp, r7
 801b9de:	bd80      	pop	{r7, pc}
 801b9e0:	40005400 	.word	0x40005400
 801b9e4:	307075b1 	.word	0x307075b1

0801b9e8 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 801b9e8:	b580      	push	{r7, lr}
 801b9ea:	b0ba      	sub	sp, #232	@ 0xe8
 801b9ec:	af00      	add	r7, sp, #0
 801b9ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801b9f0:	f107 0310 	add.w	r3, r7, #16
 801b9f4:	22c0      	movs	r2, #192	@ 0xc0
 801b9f6:	2100      	movs	r1, #0
 801b9f8:	4618      	mov	r0, r3
 801b9fa:	f003 fb89 	bl	801f110 <memset>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 801b9fe:	f04f 0208 	mov.w	r2, #8
 801ba02:	f04f 0300 	mov.w	r3, #0
 801ba06:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 801ba0a:	2300      	movs	r3, #0
 801ba0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 801ba10:	f107 0310 	add.w	r3, r7, #16
 801ba14:	4618      	mov	r0, r3
 801ba16:	f7f9 fc6b 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801ba1a:	4b26      	ldr	r3, [pc, #152]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ba20:	4a24      	ldr	r2, [pc, #144]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba22:	f043 0302 	orr.w	r3, r3, #2
 801ba26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801ba2a:	4b22      	ldr	r3, [pc, #136]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ba30:	f003 0302 	and.w	r3, r3, #2
 801ba34:	60fb      	str	r3, [r7, #12]
 801ba36:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 801ba38:	2340      	movs	r3, #64	@ 0x40
 801ba3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801ba3e:	2312      	movs	r3, #18
 801ba40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801ba44:	2300      	movs	r3, #0
 801ba46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801ba4a:	2300      	movs	r3, #0
 801ba4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 801ba50:	2304      	movs	r3, #4
 801ba52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 801ba56:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801ba5a:	4619      	mov	r1, r3
 801ba5c:	4816      	ldr	r0, [pc, #88]	@ (801bab8 <I2C1_MspInit+0xd0>)
 801ba5e:	f7f7 f949 	bl	8012cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 801ba62:	2380      	movs	r3, #128	@ 0x80
 801ba64:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801ba68:	2312      	movs	r3, #18
 801ba6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801ba6e:	2300      	movs	r3, #0
 801ba70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801ba74:	2300      	movs	r3, #0
 801ba76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 801ba7a:	2304      	movs	r3, #4
 801ba7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 801ba80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801ba84:	4619      	mov	r1, r3
 801ba86:	480c      	ldr	r0, [pc, #48]	@ (801bab8 <I2C1_MspInit+0xd0>)
 801ba88:	f7f7 f934 	bl	8012cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 801ba8c:	4b09      	ldr	r3, [pc, #36]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ba92:	4a08      	ldr	r2, [pc, #32]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801ba98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801ba9c:	4b05      	ldr	r3, [pc, #20]	@ (801bab4 <I2C1_MspInit+0xcc>)
 801ba9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801baa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801baa6:	60bb      	str	r3, [r7, #8]
 801baa8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 801baaa:	bf00      	nop
 801baac:	37e8      	adds	r7, #232	@ 0xe8
 801baae:	46bd      	mov	sp, r7
 801bab0:	bd80      	pop	{r7, pc}
 801bab2:	bf00      	nop
 801bab4:	58024400 	.word	0x58024400
 801bab8:	58020400 	.word	0x58020400

0801babc <DWT_Delay_Init>:
  * @brief DWT   
  * @param None
  * @retval None
  */
void DWT_Delay_Init(void)
{
 801babc:	b480      	push	{r7}
 801babe:	af00      	add	r7, sp, #0
    // CoreDebug DWT  (TRCENA  )
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 801bac0:	4b0b      	ldr	r3, [pc, #44]	@ (801baf0 <DWT_Delay_Init+0x34>)
 801bac2:	68db      	ldr	r3, [r3, #12]
 801bac4:	4a0a      	ldr	r2, [pc, #40]	@ (801baf0 <DWT_Delay_Init+0x34>)
 801bac6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801baca:	60d3      	str	r3, [r2, #12]

#ifdef STM32H7 // STM32H7   DWT    
    DWT->LAR = 0xC5ACCE55; // DWT Lock Access Register
 801bacc:	4b09      	ldr	r3, [pc, #36]	@ (801baf4 <DWT_Delay_Init+0x38>)
 801bace:	4a0a      	ldr	r2, [pc, #40]	@ (801baf8 <DWT_Delay_Init+0x3c>)
 801bad0:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
#endif

    // DWT    (CYCCNTENA  )
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 801bad4:	4b07      	ldr	r3, [pc, #28]	@ (801baf4 <DWT_Delay_Init+0x38>)
 801bad6:	681b      	ldr	r3, [r3, #0]
 801bad8:	4a06      	ldr	r2, [pc, #24]	@ (801baf4 <DWT_Delay_Init+0x38>)
 801bada:	f043 0301 	orr.w	r3, r3, #1
 801bade:	6013      	str	r3, [r2, #0]

    //   
    DWT->CYCCNT = 0;
 801bae0:	4b04      	ldr	r3, [pc, #16]	@ (801baf4 <DWT_Delay_Init+0x38>)
 801bae2:	2200      	movs	r2, #0
 801bae4:	605a      	str	r2, [r3, #4]
}
 801bae6:	bf00      	nop
 801bae8:	46bd      	mov	sp, r7
 801baea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801baee:	4770      	bx	lr
 801baf0:	e000edf0 	.word	0xe000edf0
 801baf4:	e0001000 	.word	0xe0001000
 801baf8:	c5acce55 	.word	0xc5acce55

0801bafc <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 801bafc:	b580      	push	{r7, lr}
 801bafe:	b08c      	sub	sp, #48	@ 0x30
 801bb00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801bb02:	f107 031c 	add.w	r3, r7, #28
 801bb06:	2200      	movs	r2, #0
 801bb08:	601a      	str	r2, [r3, #0]
 801bb0a:	605a      	str	r2, [r3, #4]
 801bb0c:	609a      	str	r2, [r3, #8]
 801bb0e:	60da      	str	r2, [r3, #12]
 801bb10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801bb12:	4b88      	ldr	r3, [pc, #544]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb18:	4a86      	ldr	r2, [pc, #536]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb1a:	f043 0310 	orr.w	r3, r3, #16
 801bb1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bb22:	4b84      	ldr	r3, [pc, #528]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb28:	f003 0310 	and.w	r3, r3, #16
 801bb2c:	61bb      	str	r3, [r7, #24]
 801bb2e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801bb30:	4b80      	ldr	r3, [pc, #512]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb36:	4a7f      	ldr	r2, [pc, #508]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb38:	f043 0304 	orr.w	r3, r3, #4
 801bb3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bb40:	4b7c      	ldr	r3, [pc, #496]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb46:	f003 0304 	and.w	r3, r3, #4
 801bb4a:	617b      	str	r3, [r7, #20]
 801bb4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 801bb4e:	4b79      	ldr	r3, [pc, #484]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb54:	4a77      	ldr	r2, [pc, #476]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bb5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bb5e:	4b75      	ldr	r3, [pc, #468]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bb68:	613b      	str	r3, [r7, #16]
 801bb6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 801bb6c:	4b71      	ldr	r3, [pc, #452]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb72:	4a70      	ldr	r2, [pc, #448]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb74:	f043 0301 	orr.w	r3, r3, #1
 801bb78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bb7c:	4b6d      	ldr	r3, [pc, #436]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb82:	f003 0301 	and.w	r3, r3, #1
 801bb86:	60fb      	str	r3, [r7, #12]
 801bb88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801bb8a:	4b6a      	ldr	r3, [pc, #424]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bb90:	4a68      	ldr	r2, [pc, #416]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb92:	f043 0302 	orr.w	r3, r3, #2
 801bb96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bb9a:	4b66      	ldr	r3, [pc, #408]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bb9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bba0:	f003 0302 	and.w	r3, r3, #2
 801bba4:	60bb      	str	r3, [r7, #8]
 801bba6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801bba8:	4b62      	ldr	r3, [pc, #392]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bbaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bbae:	4a61      	ldr	r2, [pc, #388]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bbb0:	f043 0308 	orr.w	r3, r3, #8
 801bbb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bbb8:	4b5e      	ldr	r3, [pc, #376]	@ (801bd34 <MX_GPIO_Init+0x238>)
 801bbba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bbbe:	f003 0308 	and.w	r3, r3, #8
 801bbc2:	607b      	str	r3, [r7, #4]
 801bbc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 801bbc6:	2200      	movs	r2, #0
 801bbc8:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 801bbcc:	485a      	ldr	r0, [pc, #360]	@ (801bd38 <MX_GPIO_Init+0x23c>)
 801bbce:	f7f7 fa41 	bl	8013054 <HAL_GPIO_WritePin>
                          |IR_CEN_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin, GPIO_PIN_RESET);
 801bbd2:	2200      	movs	r2, #0
 801bbd4:	f241 1124 	movw	r1, #4388	@ 0x1124
 801bbd8:	4858      	ldr	r0, [pc, #352]	@ (801bd3c <MX_GPIO_Init+0x240>)
 801bbda:	f7f7 fa3b 	bl	8013054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 801bbde:	2201      	movs	r2, #1
 801bbe0:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 801bbe4:	4854      	ldr	r0, [pc, #336]	@ (801bd38 <MX_GPIO_Init+0x23c>)
 801bbe6:	f7f7 fa35 	bl	8013054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin, GPIO_PIN_RESET);
 801bbea:	2200      	movs	r2, #0
 801bbec:	f240 3141 	movw	r1, #833	@ 0x341
 801bbf0:	4853      	ldr	r0, [pc, #332]	@ (801bd40 <MX_GPIO_Init+0x244>)
 801bbf2:	f7f7 fa2f 	bl	8013054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin, GPIO_PIN_RESET);
 801bbf6:	2200      	movs	r2, #0
 801bbf8:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 801bbfc:	4851      	ldr	r0, [pc, #324]	@ (801bd44 <MX_GPIO_Init+0x248>)
 801bbfe:	f7f7 fa29 	bl	8013054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_L_CS_GPIO_Port, ENC_L_CS_Pin, GPIO_PIN_RESET);
 801bc02:	2200      	movs	r2, #0
 801bc04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801bc08:	484f      	ldr	r0, [pc, #316]	@ (801bd48 <MX_GPIO_Init+0x24c>)
 801bc0a:	f7f7 fa23 	bl	8013054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : E3_Pin IR_R_EN_Pin LED_R_Pin IR_L_EN_Pin
                           IR_CEN_EN_Pin */
  GPIO_InitStruct.Pin = E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 801bc0e:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 801bc12:	61fb      	str	r3, [r7, #28]
                          |IR_CEN_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bc14:	2301      	movs	r3, #1
 801bc16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bc18:	2300      	movs	r3, #0
 801bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bc1c:	2300      	movs	r3, #0
 801bc1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801bc20:	f107 031c 	add.w	r3, r7, #28
 801bc24:	4619      	mov	r1, r3
 801bc26:	4844      	ldr	r0, [pc, #272]	@ (801bd38 <MX_GPIO_Init+0x23c>)
 801bc28:	f7f7 f864 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 801bc2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801bc30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801bc32:	2300      	movs	r3, #0
 801bc34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 801bc36:	2302      	movs	r3, #2
 801bc38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 801bc3a:	f107 031c 	add.w	r3, r7, #28
 801bc3e:	4619      	mov	r1, r3
 801bc40:	4841      	ldr	r0, [pc, #260]	@ (801bd48 <MX_GPIO_Init+0x24c>)
 801bc42:	f7f7 f857 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_L_Pin IMU_CS_Pin MTR_R_CS_Pin XSHUT_Pin */
  GPIO_InitStruct.Pin = LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin;
 801bc46:	f241 1324 	movw	r3, #4388	@ 0x1124
 801bc4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bc4c:	2301      	movs	r3, #1
 801bc4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bc50:	2300      	movs	r3, #0
 801bc52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bc54:	2300      	movs	r3, #0
 801bc56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801bc58:	f107 031c 	add.w	r3, r7, #28
 801bc5c:	4619      	mov	r1, r3
 801bc5e:	4837      	ldr	r0, [pc, #220]	@ (801bd3c <MX_GPIO_Init+0x240>)
 801bc60:	f7f7 f848 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 801bc64:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 801bc68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bc6a:	2301      	movs	r3, #1
 801bc6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bc6e:	2300      	movs	r3, #0
 801bc70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801bc72:	2303      	movs	r3, #3
 801bc74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801bc76:	f107 031c 	add.w	r3, r7, #28
 801bc7a:	4619      	mov	r1, r3
 801bc7c:	482e      	ldr	r0, [pc, #184]	@ (801bd38 <MX_GPIO_Init+0x23c>)
 801bc7e:	f7f7 f839 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_DRVOFF_Pin MTR_L_NSLEEP_Pin ENC_R_CS_Pin MTR_L_CS_Pin */
  GPIO_InitStruct.Pin = MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin;
 801bc82:	f240 3341 	movw	r3, #833	@ 0x341
 801bc86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bc88:	2301      	movs	r3, #1
 801bc8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bc8c:	2300      	movs	r3, #0
 801bc8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bc90:	2300      	movs	r3, #0
 801bc92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801bc94:	f107 031c 	add.w	r3, r7, #28
 801bc98:	4619      	mov	r1, r3
 801bc9a:	4829      	ldr	r0, [pc, #164]	@ (801bd40 <MX_GPIO_Init+0x244>)
 801bc9c:	f7f7 f82a 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_NFAULT_Pin SWL_Pin SWR_Pin SWU_Pin
                           SWD_Pin */
  GPIO_InitStruct.Pin = MTR_L_NFAULT_Pin|SWL_Pin|SWR_Pin|SWU_Pin
 801bca0:	f240 433a 	movw	r3, #1082	@ 0x43a
 801bca4:	61fb      	str	r3, [r7, #28]
                          |SWD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 801bca6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 801bcaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bcac:	2300      	movs	r3, #0
 801bcae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801bcb0:	f107 031c 	add.w	r3, r7, #28
 801bcb4:	4619      	mov	r1, r3
 801bcb6:	4822      	ldr	r0, [pc, #136]	@ (801bd40 <MX_GPIO_Init+0x244>)
 801bcb8:	f7f7 f81c 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MTR_R_NFAULT_Pin */
  GPIO_InitStruct.Pin = MTR_R_NFAULT_Pin;
 801bcbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801bcc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 801bcc2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 801bcc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bcc8:	2300      	movs	r3, #0
 801bcca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MTR_R_NFAULT_GPIO_Port, &GPIO_InitStruct);
 801bccc:	f107 031c 	add.w	r3, r7, #28
 801bcd0:	4619      	mov	r1, r3
 801bcd2:	481c      	ldr	r0, [pc, #112]	@ (801bd44 <MX_GPIO_Init+0x248>)
 801bcd4:	f7f7 f80e 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_R_NSLEEP_Pin MTR_R_DRVOFF_Pin MTR_INLx_Pin */
  GPIO_InitStruct.Pin = MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin;
 801bcd8:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 801bcdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bcde:	2301      	movs	r3, #1
 801bce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bce2:	2300      	movs	r3, #0
 801bce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bce6:	2300      	movs	r3, #0
 801bce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801bcea:	f107 031c 	add.w	r3, r7, #28
 801bcee:	4619      	mov	r1, r3
 801bcf0:	4814      	ldr	r0, [pc, #80]	@ (801bd44 <MX_GPIO_Init+0x248>)
 801bcf2:	f7f6 ffff 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_L_CS_Pin */
  GPIO_InitStruct.Pin = ENC_L_CS_Pin;
 801bcf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801bcfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801bcfc:	2301      	movs	r3, #1
 801bcfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bd00:	2300      	movs	r3, #0
 801bd02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bd04:	2300      	movs	r3, #0
 801bd06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ENC_L_CS_GPIO_Port, &GPIO_InitStruct);
 801bd08:	f107 031c 	add.w	r3, r7, #28
 801bd0c:	4619      	mov	r1, r3
 801bd0e:	480e      	ldr	r0, [pc, #56]	@ (801bd48 <MX_GPIO_Init+0x24c>)
 801bd10:	f7f6 fff0 	bl	8012cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWC_Pin */
  GPIO_InitStruct.Pin = SWC_Pin;
 801bd14:	2301      	movs	r3, #1
 801bd16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801bd18:	2300      	movs	r3, #0
 801bd1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bd1c:	2300      	movs	r3, #0
 801bd1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SWC_GPIO_Port, &GPIO_InitStruct);
 801bd20:	f107 031c 	add.w	r3, r7, #28
 801bd24:	4619      	mov	r1, r3
 801bd26:	4804      	ldr	r0, [pc, #16]	@ (801bd38 <MX_GPIO_Init+0x23c>)
 801bd28:	f7f6 ffe4 	bl	8012cf4 <HAL_GPIO_Init>

}
 801bd2c:	bf00      	nop
 801bd2e:	3730      	adds	r7, #48	@ 0x30
 801bd30:	46bd      	mov	sp, r7
 801bd32:	bd80      	pop	{r7, pc}
 801bd34:	58024400 	.word	0x58024400
 801bd38:	58021000 	.word	0x58021000
 801bd3c:	58020400 	.word	0x58020400
 801bd40:	58020c00 	.word	0x58020c00
 801bd44:	58020000 	.word	0x58020000
 801bd48:	58020800 	.word	0x58020800

0801bd4c <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim4;
LPTIM_HandleTypeDef hlptim5;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 801bd4c:	b580      	push	{r7, lr}
 801bd4e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 801bd50:	4b16      	ldr	r3, [pc, #88]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd52:	4a17      	ldr	r2, [pc, #92]	@ (801bdb0 <MX_LPTIM1_Init+0x64>)
 801bd54:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801bd56:	4b15      	ldr	r3, [pc, #84]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd58:	2200      	movs	r2, #0
 801bd5a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 801bd5c:	4b13      	ldr	r3, [pc, #76]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd5e:	2200      	movs	r2, #0
 801bd60:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 801bd62:	4b12      	ldr	r3, [pc, #72]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd64:	2200      	movs	r2, #0
 801bd66:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 801bd68:	4b10      	ldr	r3, [pc, #64]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd6a:	2200      	movs	r2, #0
 801bd6c:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801bd6e:	4b0f      	ldr	r3, [pc, #60]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bd74:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801bd76:	4b0d      	ldr	r3, [pc, #52]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd78:	2200      	movs	r2, #0
 801bd7a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 801bd7c:	4b0b      	ldr	r3, [pc, #44]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd7e:	2200      	movs	r2, #0
 801bd80:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 801bd82:	4b0a      	ldr	r3, [pc, #40]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd84:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 801bd88:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 801bd8a:	4b08      	ldr	r3, [pc, #32]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd8c:	2200      	movs	r2, #0
 801bd8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 801bd90:	4b06      	ldr	r3, [pc, #24]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd92:	2200      	movs	r2, #0
 801bd94:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 801bd96:	4805      	ldr	r0, [pc, #20]	@ (801bdac <MX_LPTIM1_Init+0x60>)
 801bd98:	f7f8 f8d8 	bl	8013f4c <HAL_LPTIM_Init>
 801bd9c:	4603      	mov	r3, r0
 801bd9e:	2b00      	cmp	r3, #0
 801bda0:	d001      	beq.n	801bda6 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 801bda2:	f000 fe2b 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 801bda6:	bf00      	nop
 801bda8:	bd80      	pop	{r7, pc}
 801bdaa:	bf00      	nop
 801bdac:	2400050c 	.word	0x2400050c
 801bdb0:	40002400 	.word	0x40002400

0801bdb4 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 801bdb4:	b580      	push	{r7, lr}
 801bdb6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 801bdb8:	4b16      	ldr	r3, [pc, #88]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdba:	4a17      	ldr	r2, [pc, #92]	@ (801be18 <MX_LPTIM2_Init+0x64>)
 801bdbc:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801bdbe:	4b15      	ldr	r3, [pc, #84]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdc0:	2200      	movs	r2, #0
 801bdc2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 801bdc4:	4b13      	ldr	r3, [pc, #76]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdc6:	2200      	movs	r2, #0
 801bdc8:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 801bdca:	4b12      	ldr	r3, [pc, #72]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdcc:	2200      	movs	r2, #0
 801bdce:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 801bdd0:	4b10      	ldr	r3, [pc, #64]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdd2:	2200      	movs	r2, #0
 801bdd4:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801bdd6:	4b0f      	ldr	r3, [pc, #60]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bddc:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801bdde:	4b0d      	ldr	r3, [pc, #52]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bde0:	2200      	movs	r2, #0
 801bde2:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 801bde4:	4b0b      	ldr	r3, [pc, #44]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bde6:	2200      	movs	r2, #0
 801bde8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 801bdea:	4b0a      	ldr	r3, [pc, #40]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 801bdf0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 801bdf2:	4b08      	ldr	r3, [pc, #32]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdf4:	2200      	movs	r2, #0
 801bdf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 801bdf8:	4b06      	ldr	r3, [pc, #24]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801bdfa:	2200      	movs	r2, #0
 801bdfc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 801bdfe:	4805      	ldr	r0, [pc, #20]	@ (801be14 <MX_LPTIM2_Init+0x60>)
 801be00:	f7f8 f8a4 	bl	8013f4c <HAL_LPTIM_Init>
 801be04:	4603      	mov	r3, r0
 801be06:	2b00      	cmp	r3, #0
 801be08:	d001      	beq.n	801be0e <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 801be0a:	f000 fdf7 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 801be0e:	bf00      	nop
 801be10:	bd80      	pop	{r7, pc}
 801be12:	bf00      	nop
 801be14:	24000544 	.word	0x24000544
 801be18:	58002400 	.word	0x58002400

0801be1c <MX_LPTIM3_Init>:
/* LPTIM3 init function */
void MX_LPTIM3_Init(void)
{
 801be1c:	b580      	push	{r7, lr}
 801be1e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 801be20:	4b11      	ldr	r3, [pc, #68]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be22:	4a12      	ldr	r2, [pc, #72]	@ (801be6c <MX_LPTIM3_Init+0x50>)
 801be24:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801be26:	4b10      	ldr	r3, [pc, #64]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be28:	2200      	movs	r2, #0
 801be2a:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 801be2c:	4b0e      	ldr	r3, [pc, #56]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be2e:	2200      	movs	r2, #0
 801be30:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801be32:	4b0d      	ldr	r3, [pc, #52]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801be38:	615a      	str	r2, [r3, #20]
  hlptim3.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801be3a:	4b0b      	ldr	r3, [pc, #44]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be3c:	2200      	movs	r2, #0
 801be3e:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 801be40:	4b09      	ldr	r3, [pc, #36]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be42:	2200      	movs	r2, #0
 801be44:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 801be46:	4b08      	ldr	r3, [pc, #32]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be48:	2200      	movs	r2, #0
 801be4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 801be4c:	4b06      	ldr	r3, [pc, #24]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be4e:	2200      	movs	r2, #0
 801be50:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 801be52:	4805      	ldr	r0, [pc, #20]	@ (801be68 <MX_LPTIM3_Init+0x4c>)
 801be54:	f7f8 f87a 	bl	8013f4c <HAL_LPTIM_Init>
 801be58:	4603      	mov	r3, r0
 801be5a:	2b00      	cmp	r3, #0
 801be5c:	d001      	beq.n	801be62 <MX_LPTIM3_Init+0x46>
  {
    Error_Handler();
 801be5e:	f000 fdcd 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 801be62:	bf00      	nop
 801be64:	bd80      	pop	{r7, pc}
 801be66:	bf00      	nop
 801be68:	2400057c 	.word	0x2400057c
 801be6c:	58002800 	.word	0x58002800

0801be70 <MX_LPTIM4_Init>:
/* LPTIM4 init function */
void MX_LPTIM4_Init(void)
{
 801be70:	b580      	push	{r7, lr}
 801be72:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM4_Init 0 */

  /* USER CODE BEGIN LPTIM4_Init 1 */

  /* USER CODE END LPTIM4_Init 1 */
  hlptim4.Instance = LPTIM4;
 801be74:	4b10      	ldr	r3, [pc, #64]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be76:	4a11      	ldr	r2, [pc, #68]	@ (801bebc <MX_LPTIM4_Init+0x4c>)
 801be78:	601a      	str	r2, [r3, #0]
  hlptim4.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801be7a:	4b0f      	ldr	r3, [pc, #60]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be7c:	2200      	movs	r2, #0
 801be7e:	605a      	str	r2, [r3, #4]
  hlptim4.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 801be80:	4b0d      	ldr	r3, [pc, #52]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801be86:	609a      	str	r2, [r3, #8]
  hlptim4.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801be88:	4b0b      	ldr	r3, [pc, #44]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801be8e:	615a      	str	r2, [r3, #20]
  hlptim4.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801be90:	4b09      	ldr	r3, [pc, #36]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be92:	2200      	movs	r2, #0
 801be94:	621a      	str	r2, [r3, #32]
  hlptim4.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 801be96:	4b08      	ldr	r3, [pc, #32]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be98:	2200      	movs	r2, #0
 801be9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim4.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 801be9c:	4b06      	ldr	r3, [pc, #24]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801be9e:	2200      	movs	r2, #0
 801bea0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim4) != HAL_OK)
 801bea2:	4805      	ldr	r0, [pc, #20]	@ (801beb8 <MX_LPTIM4_Init+0x48>)
 801bea4:	f7f8 f852 	bl	8013f4c <HAL_LPTIM_Init>
 801bea8:	4603      	mov	r3, r0
 801beaa:	2b00      	cmp	r3, #0
 801beac:	d001      	beq.n	801beb2 <MX_LPTIM4_Init+0x42>
  {
    Error_Handler();
 801beae:	f000 fda5 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM4_Init 2 */

  /* USER CODE END LPTIM4_Init 2 */

}
 801beb2:	bf00      	nop
 801beb4:	bd80      	pop	{r7, pc}
 801beb6:	bf00      	nop
 801beb8:	240005b4 	.word	0x240005b4
 801bebc:	58002c00 	.word	0x58002c00

0801bec0 <MX_LPTIM5_Init>:
/* LPTIM5 init function */
void MX_LPTIM5_Init(void)
{
 801bec0:	b580      	push	{r7, lr}
 801bec2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM5_Init 0 */

  /* USER CODE BEGIN LPTIM5_Init 1 */

  /* USER CODE END LPTIM5_Init 1 */
  hlptim5.Instance = LPTIM5;
 801bec4:	4b10      	ldr	r3, [pc, #64]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801bec6:	4a11      	ldr	r2, [pc, #68]	@ (801bf0c <MX_LPTIM5_Init+0x4c>)
 801bec8:	601a      	str	r2, [r3, #0]
  hlptim5.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801beca:	4b0f      	ldr	r3, [pc, #60]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801becc:	2200      	movs	r2, #0
 801bece:	605a      	str	r2, [r3, #4]
  hlptim5.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 801bed0:	4b0d      	ldr	r3, [pc, #52]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801bed2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bed6:	609a      	str	r2, [r3, #8]
  hlptim5.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801bed8:	4b0b      	ldr	r3, [pc, #44]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801beda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bede:	615a      	str	r2, [r3, #20]
  hlptim5.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801bee0:	4b09      	ldr	r3, [pc, #36]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801bee2:	2200      	movs	r2, #0
 801bee4:	621a      	str	r2, [r3, #32]
  hlptim5.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 801bee6:	4b08      	ldr	r3, [pc, #32]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801bee8:	2200      	movs	r2, #0
 801beea:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim5.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 801beec:	4b06      	ldr	r3, [pc, #24]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801beee:	2200      	movs	r2, #0
 801bef0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim5) != HAL_OK)
 801bef2:	4805      	ldr	r0, [pc, #20]	@ (801bf08 <MX_LPTIM5_Init+0x48>)
 801bef4:	f7f8 f82a 	bl	8013f4c <HAL_LPTIM_Init>
 801bef8:	4603      	mov	r3, r0
 801befa:	2b00      	cmp	r3, #0
 801befc:	d001      	beq.n	801bf02 <MX_LPTIM5_Init+0x42>
  {
    Error_Handler();
 801befe:	f000 fd7d 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM5_Init 2 */

  /* USER CODE END LPTIM5_Init 2 */

}
 801bf02:	bf00      	nop
 801bf04:	bd80      	pop	{r7, pc}
 801bf06:	bf00      	nop
 801bf08:	240005ec 	.word	0x240005ec
 801bf0c:	58003000 	.word	0x58003000

0801bf10 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 801bf10:	b580      	push	{r7, lr}
 801bf12:	b0c2      	sub	sp, #264	@ 0x108
 801bf14:	af00      	add	r7, sp, #0
 801bf16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801bf1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801bf1e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801bf20:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801bf24:	2200      	movs	r2, #0
 801bf26:	601a      	str	r2, [r3, #0]
 801bf28:	605a      	str	r2, [r3, #4]
 801bf2a:	609a      	str	r2, [r3, #8]
 801bf2c:	60da      	str	r2, [r3, #12]
 801bf2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801bf30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801bf34:	22c0      	movs	r2, #192	@ 0xc0
 801bf36:	2100      	movs	r1, #0
 801bf38:	4618      	mov	r0, r3
 801bf3a:	f003 f8e9 	bl	801f110 <memset>
  if(lptimHandle->Instance==LPTIM1)
 801bf3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801bf42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801bf46:	681b      	ldr	r3, [r3, #0]
 801bf48:	681b      	ldr	r3, [r3, #0]
 801bf4a:	4ac4      	ldr	r2, [pc, #784]	@ (801c25c <HAL_LPTIM_MspInit+0x34c>)
 801bf4c:	4293      	cmp	r3, r2
 801bf4e:	d16b      	bne.n	801c028 <HAL_LPTIM_MspInit+0x118>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 801bf50:	f04f 0220 	mov.w	r2, #32
 801bf54:	f04f 0300 	mov.w	r3, #0
 801bf58:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 801bf5c:	2300      	movs	r3, #0
 801bf5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801bf62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801bf66:	4618      	mov	r0, r3
 801bf68:	f7f9 f9c2 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801bf6c:	4603      	mov	r3, r0
 801bf6e:	2b00      	cmp	r3, #0
 801bf70:	d001      	beq.n	801bf76 <HAL_LPTIM_MspInit+0x66>
    {
      Error_Handler();
 801bf72:	f000 fd43 	bl	801c9fc <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 801bf76:	4bba      	ldr	r3, [pc, #744]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bf78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801bf7c:	4ab8      	ldr	r2, [pc, #736]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bf7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801bf82:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801bf86:	4bb6      	ldr	r3, [pc, #728]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bf88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801bf8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801bf90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801bf92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 801bf94:	4bb2      	ldr	r3, [pc, #712]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bf96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bf9a:	4ab1      	ldr	r2, [pc, #708]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bf9c:	f043 0308 	orr.w	r3, r3, #8
 801bfa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bfa4:	4bae      	ldr	r3, [pc, #696]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bfa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bfaa:	f003 0308 	and.w	r3, r3, #8
 801bfae:	62bb      	str	r3, [r7, #40]	@ 0x28
 801bfb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801bfb2:	4bab      	ldr	r3, [pc, #684]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bfb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bfb8:	4aa9      	ldr	r2, [pc, #676]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bfba:	f043 0310 	orr.w	r3, r3, #16
 801bfbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801bfc2:	4ba7      	ldr	r3, [pc, #668]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801bfc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801bfc8:	f003 0310 	and.w	r3, r3, #16
 801bfcc:	627b      	str	r3, [r7, #36]	@ 0x24
 801bfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**LPTIM1 GPIO Configuration
    PD12     ------> LPTIM1_IN1
    PE1     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = ENC_R_IN1_Pin;
 801bfd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801bfd4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801bfd8:	2302      	movs	r3, #2
 801bfda:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801bfde:	2300      	movs	r3, #0
 801bfe0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801bfe4:	2300      	movs	r3, #0
 801bfe6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 801bfea:	2301      	movs	r3, #1
 801bfec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN1_GPIO_Port, &GPIO_InitStruct);
 801bff0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801bff4:	4619      	mov	r1, r3
 801bff6:	489b      	ldr	r0, [pc, #620]	@ (801c264 <HAL_LPTIM_MspInit+0x354>)
 801bff8:	f7f6 fe7c 	bl	8012cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_R_IN2_Pin;
 801bffc:	2302      	movs	r3, #2
 801bffe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801c002:	2302      	movs	r3, #2
 801c004:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801c008:	2300      	movs	r3, #0
 801c00a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801c00e:	2300      	movs	r3, #0
 801c010:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 801c014:	2301      	movs	r3, #1
 801c016:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN2_GPIO_Port, &GPIO_InitStruct);
 801c01a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801c01e:	4619      	mov	r1, r3
 801c020:	4891      	ldr	r0, [pc, #580]	@ (801c268 <HAL_LPTIM_MspInit+0x358>)
 801c022:	f7f6 fe67 	bl	8012cf4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
  /* USER CODE BEGIN LPTIM5_MspInit 1 */

  /* USER CODE END LPTIM5_MspInit 1 */
  }
}
 801c026:	e113      	b.n	801c250 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM2)
 801c028:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801c02c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801c030:	681b      	ldr	r3, [r3, #0]
 801c032:	681b      	ldr	r3, [r3, #0]
 801c034:	4a8d      	ldr	r2, [pc, #564]	@ (801c26c <HAL_LPTIM_MspInit+0x35c>)
 801c036:	4293      	cmp	r3, r2
 801c038:	d16c      	bne.n	801c114 <HAL_LPTIM_MspInit+0x204>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 801c03a:	f04f 0240 	mov.w	r2, #64	@ 0x40
 801c03e:	f04f 0300 	mov.w	r3, #0
 801c042:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_D3PCLK1;
 801c046:	2300      	movs	r3, #0
 801c048:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801c04c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801c050:	4618      	mov	r0, r3
 801c052:	f7f9 f94d 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801c056:	4603      	mov	r3, r0
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d001      	beq.n	801c060 <HAL_LPTIM_MspInit+0x150>
      Error_Handler();
 801c05c:	f000 fcce 	bl	801c9fc <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 801c060:	4b7f      	ldr	r3, [pc, #508]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c062:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c066:	4a7e      	ldr	r2, [pc, #504]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c068:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801c06c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801c070:	4b7b      	ldr	r3, [pc, #492]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801c07a:	623b      	str	r3, [r7, #32]
 801c07c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801c07e:	4b78      	ldr	r3, [pc, #480]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c084:	4a76      	ldr	r2, [pc, #472]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c086:	f043 0302 	orr.w	r3, r3, #2
 801c08a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801c08e:	4b74      	ldr	r3, [pc, #464]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c094:	f003 0302 	and.w	r3, r3, #2
 801c098:	61fb      	str	r3, [r7, #28]
 801c09a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801c09c:	4b70      	ldr	r3, [pc, #448]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c09e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c0a2:	4a6f      	ldr	r2, [pc, #444]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c0a4:	f043 0308 	orr.w	r3, r3, #8
 801c0a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801c0ac:	4b6c      	ldr	r3, [pc, #432]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c0ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c0b2:	f003 0308 	and.w	r3, r3, #8
 801c0b6:	61bb      	str	r3, [r7, #24]
 801c0b8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_L_IN1_Pin;
 801c0ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c0be:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801c0c2:	2302      	movs	r3, #2
 801c0c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801c0c8:	2300      	movs	r3, #0
 801c0ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801c0ce:	2300      	movs	r3, #0
 801c0d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 801c0d4:	2303      	movs	r3, #3
 801c0d6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN1_GPIO_Port, &GPIO_InitStruct);
 801c0da:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801c0de:	4619      	mov	r1, r3
 801c0e0:	4863      	ldr	r0, [pc, #396]	@ (801c270 <HAL_LPTIM_MspInit+0x360>)
 801c0e2:	f7f6 fe07 	bl	8012cf4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_L_IN2_Pin;
 801c0e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801c0ea:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801c0ee:	2302      	movs	r3, #2
 801c0f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801c0f4:	2300      	movs	r3, #0
 801c0f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801c0fa:	2300      	movs	r3, #0
 801c0fc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 801c100:	2303      	movs	r3, #3
 801c102:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN2_GPIO_Port, &GPIO_InitStruct);
 801c106:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801c10a:	4619      	mov	r1, r3
 801c10c:	4855      	ldr	r0, [pc, #340]	@ (801c264 <HAL_LPTIM_MspInit+0x354>)
 801c10e:	f7f6 fdf1 	bl	8012cf4 <HAL_GPIO_Init>
}
 801c112:	e09d      	b.n	801c250 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM3)
 801c114:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801c118:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801c11c:	681b      	ldr	r3, [r3, #0]
 801c11e:	681b      	ldr	r3, [r3, #0]
 801c120:	4a54      	ldr	r2, [pc, #336]	@ (801c274 <HAL_LPTIM_MspInit+0x364>)
 801c122:	4293      	cmp	r3, r2
 801c124:	d12b      	bne.n	801c17e <HAL_LPTIM_MspInit+0x26e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM3;
 801c126:	f04f 0280 	mov.w	r2, #128	@ 0x80
 801c12a:	f04f 0300 	mov.w	r3, #0
 801c12e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 801c132:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801c136:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801c13a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801c13e:	4618      	mov	r0, r3
 801c140:	f7f9 f8d6 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801c144:	4603      	mov	r3, r0
 801c146:	2b00      	cmp	r3, #0
 801c148:	d001      	beq.n	801c14e <HAL_LPTIM_MspInit+0x23e>
      Error_Handler();
 801c14a:	f000 fc57 	bl	801c9fc <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 801c14e:	4b44      	ldr	r3, [pc, #272]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c150:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c154:	4a42      	ldr	r2, [pc, #264]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c156:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 801c15a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801c15e:	4b40      	ldr	r3, [pc, #256]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c160:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801c168:	617b      	str	r3, [r7, #20]
 801c16a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 801c16c:	2200      	movs	r2, #0
 801c16e:	2100      	movs	r1, #0
 801c170:	208b      	movs	r0, #139	@ 0x8b
 801c172:	f7f6 fd12 	bl	8012b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 801c176:	208b      	movs	r0, #139	@ 0x8b
 801c178:	f7f6 fd29 	bl	8012bce <HAL_NVIC_EnableIRQ>
}
 801c17c:	e068      	b.n	801c250 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM4)
 801c17e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801c182:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801c186:	681b      	ldr	r3, [r3, #0]
 801c188:	681b      	ldr	r3, [r3, #0]
 801c18a:	4a3b      	ldr	r2, [pc, #236]	@ (801c278 <HAL_LPTIM_MspInit+0x368>)
 801c18c:	4293      	cmp	r3, r2
 801c18e:	d12b      	bne.n	801c1e8 <HAL_LPTIM_MspInit+0x2d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM4;
 801c190:	f04f 0280 	mov.w	r2, #128	@ 0x80
 801c194:	f04f 0300 	mov.w	r3, #0
 801c198:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 801c19c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801c1a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801c1a4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801c1a8:	4618      	mov	r0, r3
 801c1aa:	f7f9 f8a1 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801c1ae:	4603      	mov	r3, r0
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d001      	beq.n	801c1b8 <HAL_LPTIM_MspInit+0x2a8>
      Error_Handler();
 801c1b4:	f000 fc22 	bl	801c9fc <Error_Handler>
    __HAL_RCC_LPTIM4_CLK_ENABLE();
 801c1b8:	4b29      	ldr	r3, [pc, #164]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c1ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c1be:	4a28      	ldr	r2, [pc, #160]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c1c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801c1c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801c1c8:	4b25      	ldr	r3, [pc, #148]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c1ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c1ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801c1d2:	613b      	str	r3, [r7, #16]
 801c1d4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(LPTIM4_IRQn, 0, 0);
 801c1d6:	2200      	movs	r2, #0
 801c1d8:	2100      	movs	r1, #0
 801c1da:	208c      	movs	r0, #140	@ 0x8c
 801c1dc:	f7f6 fcdd 	bl	8012b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
 801c1e0:	208c      	movs	r0, #140	@ 0x8c
 801c1e2:	f7f6 fcf4 	bl	8012bce <HAL_NVIC_EnableIRQ>
}
 801c1e6:	e033      	b.n	801c250 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM5)
 801c1e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801c1ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801c1f0:	681b      	ldr	r3, [r3, #0]
 801c1f2:	681b      	ldr	r3, [r3, #0]
 801c1f4:	4a21      	ldr	r2, [pc, #132]	@ (801c27c <HAL_LPTIM_MspInit+0x36c>)
 801c1f6:	4293      	cmp	r3, r2
 801c1f8:	d12a      	bne.n	801c250 <HAL_LPTIM_MspInit+0x340>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM5;
 801c1fa:	f04f 0280 	mov.w	r2, #128	@ 0x80
 801c1fe:	f04f 0300 	mov.w	r3, #0
 801c202:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 801c206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801c20a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801c20e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801c212:	4618      	mov	r0, r3
 801c214:	f7f9 f86c 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801c218:	4603      	mov	r3, r0
 801c21a:	2b00      	cmp	r3, #0
 801c21c:	d001      	beq.n	801c222 <HAL_LPTIM_MspInit+0x312>
      Error_Handler();
 801c21e:	f000 fbed 	bl	801c9fc <Error_Handler>
    __HAL_RCC_LPTIM5_CLK_ENABLE();
 801c222:	4b0f      	ldr	r3, [pc, #60]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c224:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c228:	4a0d      	ldr	r2, [pc, #52]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c22a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801c22e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801c232:	4b0b      	ldr	r3, [pc, #44]	@ (801c260 <HAL_LPTIM_MspInit+0x350>)
 801c234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c238:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801c23c:	60fb      	str	r3, [r7, #12]
 801c23e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(LPTIM5_IRQn, 0, 0);
 801c240:	2200      	movs	r2, #0
 801c242:	2100      	movs	r1, #0
 801c244:	208d      	movs	r0, #141	@ 0x8d
 801c246:	f7f6 fca8 	bl	8012b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
 801c24a:	208d      	movs	r0, #141	@ 0x8d
 801c24c:	f7f6 fcbf 	bl	8012bce <HAL_NVIC_EnableIRQ>
}
 801c250:	bf00      	nop
 801c252:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 801c256:	46bd      	mov	sp, r7
 801c258:	bd80      	pop	{r7, pc}
 801c25a:	bf00      	nop
 801c25c:	40002400 	.word	0x40002400
 801c260:	58024400 	.word	0x58024400
 801c264:	58020c00 	.word	0x58020c00
 801c268:	58021000 	.word	0x58021000
 801c26c:	58002400 	.word	0x58002400
 801c270:	58020400 	.word	0x58020400
 801c274:	58002800 	.word	0x58002800
 801c278:	58002c00 	.word	0x58002c00
 801c27c:	58003000 	.word	0x58003000

0801c280 <MPU_Config>:
static void VL53L4CX_Ranging_Loop(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void) {
 801c280:	b580      	push	{r7, lr}
 801c282:	b084      	sub	sp, #16
 801c284:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 801c286:	463b      	mov	r3, r7
 801c288:	2200      	movs	r2, #0
 801c28a:	601a      	str	r2, [r3, #0]
 801c28c:	605a      	str	r2, [r3, #4]
 801c28e:	609a      	str	r2, [r3, #8]
 801c290:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 801c292:	f7f6 fcb7 	bl	8012c04 <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 801c296:	2301      	movs	r3, #1
 801c298:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 801c29a:	2300      	movs	r3, #0
 801c29c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 801c29e:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 801c2a2:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 801c2a4:	231b      	movs	r3, #27
 801c2a6:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 801c2a8:	2300      	movs	r3, #0
 801c2aa:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 801c2ac:	2300      	movs	r3, #0
 801c2ae:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 801c2b4:	2300      	movs	r3, #0
 801c2b6:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 801c2b8:	2301      	movs	r3, #1
 801c2ba:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 801c2bc:	2301      	movs	r3, #1
 801c2be:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 801c2c0:	2300      	movs	r3, #0
 801c2c2:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 801c2c4:	463b      	mov	r3, r7
 801c2c6:	4618      	mov	r0, r3
 801c2c8:	f7f6 fcd4 	bl	8012c74 <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 801c2cc:	2301      	movs	r3, #1
 801c2ce:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 801c2d0:	2301      	movs	r3, #1
 801c2d2:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 801c2d4:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 801c2d8:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 801c2da:	2316      	movs	r3, #22
 801c2dc:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 801c2de:	2305      	movs	r3, #5
 801c2e0:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 801c2e2:	2301      	movs	r3, #1
 801c2e4:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 801c2e6:	2301      	movs	r3, #1
 801c2e8:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 801c2ea:	2300      	movs	r3, #0
 801c2ec:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 801c2f2:	2301      	movs	r3, #1
 801c2f4:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 801c2f6:	2300      	movs	r3, #0
 801c2f8:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 801c2fa:	463b      	mov	r3, r7
 801c2fc:	4618      	mov	r0, r3
 801c2fe:	f7f6 fcb9 	bl	8012c74 <HAL_MPU_ConfigRegion>

	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 801c302:	2004      	movs	r0, #4
 801c304:	f7f6 fc96 	bl	8012c34 <HAL_MPU_Enable>
}
 801c308:	bf00      	nop
 801c30a:	3710      	adds	r7, #16
 801c30c:	46bd      	mov	sp, r7
 801c30e:	bd80      	pop	{r7, pc}

0801c310 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void) {
 801c310:	b480      	push	{r7}
 801c312:	b085      	sub	sp, #20
 801c314:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 801c316:	4b34      	ldr	r3, [pc, #208]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c318:	695b      	ldr	r3, [r3, #20]
 801c31a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801c31e:	2b00      	cmp	r3, #0
 801c320:	d11b      	bne.n	801c35a <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 801c322:	f3bf 8f4f 	dsb	sy
}
 801c326:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801c328:	f3bf 8f6f 	isb	sy
}
 801c32c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 801c32e:	4b2e      	ldr	r3, [pc, #184]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c330:	2200      	movs	r2, #0
 801c332:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 801c336:	f3bf 8f4f 	dsb	sy
}
 801c33a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801c33c:	f3bf 8f6f 	isb	sy
}
 801c340:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 801c342:	4b29      	ldr	r3, [pc, #164]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c344:	695b      	ldr	r3, [r3, #20]
 801c346:	4a28      	ldr	r2, [pc, #160]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801c34c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 801c34e:	f3bf 8f4f 	dsb	sy
}
 801c352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801c354:	f3bf 8f6f 	isb	sy
}
 801c358:	e000      	b.n	801c35c <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 801c35a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 801c35c:	4b22      	ldr	r3, [pc, #136]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c35e:	695b      	ldr	r3, [r3, #20]
 801c360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801c364:	2b00      	cmp	r3, #0
 801c366:	d138      	bne.n	801c3da <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 801c368:	4b1f      	ldr	r3, [pc, #124]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c36a:	2200      	movs	r2, #0
 801c36c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 801c370:	f3bf 8f4f 	dsb	sy
}
 801c374:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 801c376:	4b1c      	ldr	r3, [pc, #112]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801c37c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 801c37e:	68fb      	ldr	r3, [r7, #12]
 801c380:	0b5b      	lsrs	r3, r3, #13
 801c382:	f3c3 030e 	ubfx	r3, r3, #0, #15
 801c386:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 801c388:	68fb      	ldr	r3, [r7, #12]
 801c38a:	08db      	lsrs	r3, r3, #3
 801c38c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c390:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801c392:	68bb      	ldr	r3, [r7, #8]
 801c394:	015a      	lsls	r2, r3, #5
 801c396:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 801c39a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 801c39c:	687a      	ldr	r2, [r7, #4]
 801c39e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801c3a0:	4911      	ldr	r1, [pc, #68]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c3a2:	4313      	orrs	r3, r2
 801c3a4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 801c3a8:	687b      	ldr	r3, [r7, #4]
 801c3aa:	1e5a      	subs	r2, r3, #1
 801c3ac:	607a      	str	r2, [r7, #4]
 801c3ae:	2b00      	cmp	r3, #0
 801c3b0:	d1ef      	bne.n	801c392 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 801c3b2:	68bb      	ldr	r3, [r7, #8]
 801c3b4:	1e5a      	subs	r2, r3, #1
 801c3b6:	60ba      	str	r2, [r7, #8]
 801c3b8:	2b00      	cmp	r3, #0
 801c3ba:	d1e5      	bne.n	801c388 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 801c3bc:	f3bf 8f4f 	dsb	sy
}
 801c3c0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 801c3c2:	4b09      	ldr	r3, [pc, #36]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c3c4:	695b      	ldr	r3, [r3, #20]
 801c3c6:	4a08      	ldr	r2, [pc, #32]	@ (801c3e8 <CPU_CACHE_Enable+0xd8>)
 801c3c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801c3cc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 801c3ce:	f3bf 8f4f 	dsb	sy
}
 801c3d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801c3d4:	f3bf 8f6f 	isb	sy
}
 801c3d8:	e000      	b.n	801c3dc <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 801c3da:	bf00      	nop
	/* Enable I-Cache */
	SCB_EnableICache();

	/* Enable D-Cache */
	SCB_EnableDCache();
}
 801c3dc:	bf00      	nop
 801c3de:	3714      	adds	r7, #20
 801c3e0:	46bd      	mov	sp, r7
 801c3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c3e6:	4770      	bx	lr
 801c3e8:	e000ed00 	.word	0xe000ed00

0801c3ec <LED_Blink>:

static void LED_Blink(uint32_t Hdelay, uint32_t Ldelay) {
 801c3ec:	b580      	push	{r7, lr}
 801c3ee:	b082      	sub	sp, #8
 801c3f0:	af00      	add	r7, sp, #0
 801c3f2:	6078      	str	r0, [r7, #4]
 801c3f4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_SET);
 801c3f6:	2201      	movs	r2, #1
 801c3f8:	2108      	movs	r1, #8
 801c3fa:	480b      	ldr	r0, [pc, #44]	@ (801c428 <LED_Blink+0x3c>)
 801c3fc:	f7f6 fe2a 	bl	8013054 <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 801c400:	687b      	ldr	r3, [r7, #4]
 801c402:	3b01      	subs	r3, #1
 801c404:	4618      	mov	r0, r3
 801c406:	f7f4 fdf9 	bl	8010ffc <HAL_Delay>
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 801c40a:	2200      	movs	r2, #0
 801c40c:	2108      	movs	r1, #8
 801c40e:	4806      	ldr	r0, [pc, #24]	@ (801c428 <LED_Blink+0x3c>)
 801c410:	f7f6 fe20 	bl	8013054 <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 801c414:	683b      	ldr	r3, [r7, #0]
 801c416:	3b01      	subs	r3, #1
 801c418:	4618      	mov	r0, r3
 801c41a:	f7f4 fdef 	bl	8010ffc <HAL_Delay>
}
 801c41e:	bf00      	nop
 801c420:	3708      	adds	r7, #8
 801c422:	46bd      	mov	sp, r7
 801c424:	bd80      	pop	{r7, pc}
 801c426:	bf00      	nop
 801c428:	58021000 	.word	0x58021000

0801c42c <I2C_Scan_Debug>:
//	/* Get the RTC current Time */
//	HAL_RTC_GetTime(&hrtc, stimestructureget, RTC_FORMAT_BIN);
//	/* Get the RTC current Date */
//	HAL_RTC_GetDate(&hrtc, sdatestructureget, RTC_FORMAT_BIN);
//}
void I2C_Scan_Debug(void) {
 801c42c:	b580      	push	{r7, lr}
 801c42e:	b08c      	sub	sp, #48	@ 0x30
 801c430:	af02      	add	r7, sp, #8
	printf("Scanning I2C bus...\r\n");
 801c432:	481c      	ldr	r0, [pc, #112]	@ (801c4a4 <I2C_Scan_Debug+0x78>)
 801c434:	f002 fd56 	bl	801eee4 <puts>
	HAL_StatusTypeDef res;

	for (uint16_t i = 0; i < 128; i++) {
 801c438:	2300      	movs	r3, #0
 801c43a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801c43c:	e022      	b.n	801c484 <I2C_Scan_Debug+0x58>
		// 7-bit  8-bit(Left Shift)  
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 801c43e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c440:	005b      	lsls	r3, r3, #1
 801c442:	b299      	uxth	r1, r3
 801c444:	230a      	movs	r3, #10
 801c446:	2201      	movs	r2, #1
 801c448:	4817      	ldr	r0, [pc, #92]	@ (801c4a8 <I2C_Scan_Debug+0x7c>)
 801c44a:	f7f7 f92d 	bl	80136a8 <HAL_I2C_IsDeviceReady>
 801c44e:	4603      	mov	r3, r0
 801c450:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		if (res == HAL_OK) {
 801c454:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d110      	bne.n	801c47e <I2C_Scan_Debug+0x52>
			char msg[32];
			snprintf(msg, sizeof(msg), "Found: 0x%02X", (i << 1));
 801c45c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c45e:	005b      	lsls	r3, r3, #1
 801c460:	1d38      	adds	r0, r7, #4
 801c462:	4a12      	ldr	r2, [pc, #72]	@ (801c4ac <I2C_Scan_Debug+0x80>)
 801c464:	2120      	movs	r1, #32
 801c466:	f002 fd45 	bl	801eef4 <sniprintf>
			ST7789_DrawUser8x16(0, 48, msg, ST7789_GREEN, ST7789_BLACK); //  0,0 
 801c46a:	1d3a      	adds	r2, r7, #4
 801c46c:	2300      	movs	r3, #0
 801c46e:	9300      	str	r3, [sp, #0]
 801c470:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 801c474:	2130      	movs	r1, #48	@ 0x30
 801c476:	2000      	movs	r0, #0
 801c478:	f7f4 fc78 	bl	8010d6c <ST7789_DrawUser8x16>
 801c47c:	e00e      	b.n	801c49c <I2C_Scan_Debug+0x70>
	for (uint16_t i = 0; i < 128; i++) {
 801c47e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c480:	3301      	adds	r3, #1
 801c482:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801c484:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c486:	2b7f      	cmp	r3, #127	@ 0x7f
 801c488:	d9d9      	bls.n	801c43e <I2C_Scan_Debug+0x12>
			return; //  
		}
	}
	ST7789_DrawUser8x16(0, 48, "No Device Found", ST7789_RED, ST7789_BLACK);
 801c48a:	2300      	movs	r3, #0
 801c48c:	9300      	str	r3, [sp, #0]
 801c48e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c492:	4a07      	ldr	r2, [pc, #28]	@ (801c4b0 <I2C_Scan_Debug+0x84>)
 801c494:	2130      	movs	r1, #48	@ 0x30
 801c496:	2000      	movs	r0, #0
 801c498:	f7f4 fc68 	bl	8010d6c <ST7789_DrawUser8x16>
}
 801c49c:	3728      	adds	r7, #40	@ 0x28
 801c49e:	46bd      	mov	sp, r7
 801c4a0:	bd80      	pop	{r7, pc}
 801c4a2:	bf00      	nop
 801c4a4:	08020f84 	.word	0x08020f84
 801c4a8:	240004b4 	.word	0x240004b4
 801c4ac:	08020f9c 	.word	0x08020f9c
 801c4b0:	08020fac 	.word	0x08020fac

0801c4b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 801c4b4:	b580      	push	{r7, lr}
 801c4b6:	b082      	sub	sp, #8
 801c4b8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

#ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
	MPU_Config();
 801c4ba:	f7ff fee1 	bl	801c280 <MPU_Config>
	CPU_CACHE_Enable();
 801c4be:	f7ff ff27 	bl	801c310 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 801c4c2:	f7f4 fd09 	bl	8010ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 801c4c6:	f000 f877 	bl	801c5b8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 801c4ca:	f000 f905 	bl	801c6d8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 801c4ce:	f7ff fb15 	bl	801bafc <MX_GPIO_Init>
  MX_RTC_Init();
 801c4d2:	f000 fa9d 	bl	801ca10 <MX_RTC_Init>
  MX_SPI4_Init();
 801c4d6:	f000 fc79 	bl	801cdcc <MX_SPI4_Init>
  MX_TIM1_Init();
 801c4da:	f001 f80b 	bl	801d4f4 <MX_TIM1_Init>
  MX_ADC1_Init();
 801c4de:	f7fe ff99 	bl	801b414 <MX_ADC1_Init>
  MX_LPTIM1_Init();
 801c4e2:	f7ff fc33 	bl	801bd4c <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 801c4e6:	f7ff fc65 	bl	801bdb4 <MX_LPTIM2_Init>
  MX_SPI1_Init();
 801c4ea:	f000 fb73 	bl	801cbd4 <MX_SPI1_Init>
  MX_SPI2_Init();
 801c4ee:	f000 fbc1 	bl	801cc74 <MX_SPI2_Init>
  MX_TIM6_Init();
 801c4f2:	f001 f98d 	bl	801d810 <MX_TIM6_Init>
  MX_TIM16_Init();
 801c4f6:	f001 fa9b 	bl	801da30 <MX_TIM16_Init>
  MX_TIM17_Init();
 801c4fa:	f001 fac1 	bl	801da80 <MX_TIM17_Init>
  MX_LPTIM3_Init();
 801c4fe:	f7ff fc8d 	bl	801be1c <MX_LPTIM3_Init>
  MX_LPTIM4_Init();
 801c502:	f7ff fcb5 	bl	801be70 <MX_LPTIM4_Init>
  MX_TIM7_Init();
 801c506:	f001 f9b9 	bl	801d87c <MX_TIM7_Init>
  MX_LPTIM5_Init();
 801c50a:	f7ff fcd9 	bl	801bec0 <MX_LPTIM5_Init>
  MX_ADC3_Init();
 801c50e:	f7ff f865 	bl	801b5dc <MX_ADC3_Init>
  MX_TIM15_Init();
 801c512:	f001 f9e9 	bl	801d8e8 <MX_TIM15_Init>
  MX_ADC2_Init();
 801c516:	f7fe fff9 	bl	801b50c <MX_ADC2_Init>
  MX_TIM3_Init();
 801c51a:	f001 f899 	bl	801d650 <MX_TIM3_Init>
  MX_TIM4_Init();
 801c51e:	f001 f907 	bl	801d730 <MX_TIM4_Init>
  MX_USB_OTG_FS_HCD_Init();
 801c522:	f001 fd91 	bl	801e048 <MX_USB_OTG_FS_HCD_Init>
  MX_USART2_UART_Init();
 801c526:	f001 fcdb 	bl	801dee0 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 801c52a:	f000 fbf9 	bl	801cd20 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
	BSP_I2C1_Init();
 801c52e:	f7ff f9d9 	bl	801b8e4 <BSP_I2C1_Init>
	DWT_Delay_Init();
 801c532:	f7ff fac3 	bl	801babc <DWT_Delay_Init>
	ST7789_Init();
 801c536:	f7f4 fb8b 	bl	8010c50 <ST7789_Init>

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 801c53a:	2104      	movs	r1, #4
 801c53c:	4819      	ldr	r0, [pc, #100]	@ (801c5a4 <main+0xf0>)
 801c53e:	f7fd fa63 	bl	8019a08 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,300);
 801c542:	4b18      	ldr	r3, [pc, #96]	@ (801c5a4 <main+0xf0>)
 801c544:	681b      	ldr	r3, [r3, #0]
 801c546:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 801c54a:	639a      	str	r2, [r3, #56]	@ 0x38

	ST7789_DrawUser8x16(0, 0, "Hello World", ST7789_WHITE, ST7789_BLACK);
 801c54c:	2300      	movs	r3, #0
 801c54e:	9300      	str	r3, [sp, #0]
 801c550:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c554:	4a14      	ldr	r2, [pc, #80]	@ (801c5a8 <main+0xf4>)
 801c556:	2100      	movs	r1, #0
 801c558:	2000      	movs	r0, #0
 801c55a:	f7f4 fc07 	bl	8010d6c <ST7789_DrawUser8x16>
	HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_SET);
 801c55e:	2201      	movs	r2, #1
 801c560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801c564:	4811      	ldr	r0, [pc, #68]	@ (801c5ac <main+0xf8>)
 801c566:	f7f6 fd75 	bl	8013054 <HAL_GPIO_WritePin>
	HAL_Delay(500); //  2ms   
 801c56a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801c56e:	f7f4 fd45 	bl	8010ffc <HAL_Delay>

	I2C_Scan_Debug();
 801c572:	f7ff ff5b 	bl	801c42c <I2C_Scan_Debug>
	HAL_Delay(2000); //    
 801c576:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 801c57a:	f7f4 fd3f 	bl	8010ffc <HAL_Delay>

	VL53L4CX_Ranging_Init();
 801c57e:	f000 f931 	bl	801c7e4 <VL53L4CX_Ranging_Init>
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 801c582:	2200      	movs	r2, #0
 801c584:	2108      	movs	r1, #8
 801c586:	480a      	ldr	r0, [pc, #40]	@ (801c5b0 <main+0xfc>)
 801c588:	f7f6 fd64 	bl	8013054 <HAL_GPIO_WritePin>
	ST7789_DrawUser8x16(0, 32, "TOF Ready", ST7789_GREEN, ST7789_BLACK);
 801c58c:	2300      	movs	r3, #0
 801c58e:	9300      	str	r3, [sp, #0]
 801c590:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 801c594:	4a07      	ldr	r2, [pc, #28]	@ (801c5b4 <main+0x100>)
 801c596:	2120      	movs	r1, #32
 801c598:	2000      	movs	r0, #0
 801c59a:	f7f4 fbe7 	bl	8010d6c <ST7789_DrawUser8x16>

	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		VL53L4CX_Ranging_Loop();
 801c59e:	f000 f9ef 	bl	801c980 <VL53L4CX_Ranging_Loop>
 801c5a2:	e7fc      	b.n	801c59e <main+0xea>
 801c5a4:	24002ddc 	.word	0x24002ddc
 801c5a8:	08020fbc 	.word	0x08020fbc
 801c5ac:	58020400 	.word	0x58020400
 801c5b0:	58021000 	.word	0x58021000
 801c5b4:	08020fc8 	.word	0x08020fc8

0801c5b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 801c5b8:	b580      	push	{r7, lr}
 801c5ba:	b09c      	sub	sp, #112	@ 0x70
 801c5bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801c5be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801c5c2:	224c      	movs	r2, #76	@ 0x4c
 801c5c4:	2100      	movs	r1, #0
 801c5c6:	4618      	mov	r0, r3
 801c5c8:	f002 fda2 	bl	801f110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 801c5cc:	1d3b      	adds	r3, r7, #4
 801c5ce:	2220      	movs	r2, #32
 801c5d0:	2100      	movs	r1, #0
 801c5d2:	4618      	mov	r0, r3
 801c5d4:	f002 fd9c 	bl	801f110 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 801c5d8:	2002      	movs	r0, #2
 801c5da:	f7f7 fe59 	bl	8014290 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 801c5de:	2300      	movs	r3, #0
 801c5e0:	603b      	str	r3, [r7, #0]
 801c5e2:	4b3a      	ldr	r3, [pc, #232]	@ (801c6cc <SystemClock_Config+0x114>)
 801c5e4:	699b      	ldr	r3, [r3, #24]
 801c5e6:	4a39      	ldr	r2, [pc, #228]	@ (801c6cc <SystemClock_Config+0x114>)
 801c5e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801c5ec:	6193      	str	r3, [r2, #24]
 801c5ee:	4b37      	ldr	r3, [pc, #220]	@ (801c6cc <SystemClock_Config+0x114>)
 801c5f0:	699b      	ldr	r3, [r3, #24]
 801c5f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801c5f6:	603b      	str	r3, [r7, #0]
 801c5f8:	4b35      	ldr	r3, [pc, #212]	@ (801c6d0 <SystemClock_Config+0x118>)
 801c5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c5fc:	4a34      	ldr	r2, [pc, #208]	@ (801c6d0 <SystemClock_Config+0x118>)
 801c5fe:	f043 0301 	orr.w	r3, r3, #1
 801c602:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801c604:	4b32      	ldr	r3, [pc, #200]	@ (801c6d0 <SystemClock_Config+0x118>)
 801c606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c608:	f003 0301 	and.w	r3, r3, #1
 801c60c:	603b      	str	r3, [r7, #0]
 801c60e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 801c610:	bf00      	nop
 801c612:	4b2e      	ldr	r3, [pc, #184]	@ (801c6cc <SystemClock_Config+0x114>)
 801c614:	699b      	ldr	r3, [r3, #24]
 801c616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c61a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801c61e:	d1f8      	bne.n	801c612 <SystemClock_Config+0x5a>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 801c620:	f7f7 fe26 	bl	8014270 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 801c624:	f7f4 fd0e 	bl	8011044 <HAL_GetREVID>
 801c628:	4b2a      	ldr	r3, [pc, #168]	@ (801c6d4 <SystemClock_Config+0x11c>)
 801c62a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c62c:	4a29      	ldr	r2, [pc, #164]	@ (801c6d4 <SystemClock_Config+0x11c>)
 801c62e:	f023 0318 	bic.w	r3, r3, #24
 801c632:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 801c634:	232f      	movs	r3, #47	@ 0x2f
 801c636:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801c638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801c63c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 801c63e:	2301      	movs	r3, #1
 801c640:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 801c642:	2301      	movs	r3, #1
 801c644:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 801c646:	2340      	movs	r3, #64	@ 0x40
 801c648:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 801c64a:	2301      	movs	r3, #1
 801c64c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 801c64e:	2301      	movs	r3, #1
 801c650:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801c652:	2302      	movs	r3, #2
 801c654:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801c656:	2302      	movs	r3, #2
 801c658:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 801c65a:	2305      	movs	r3, #5
 801c65c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 801c65e:	23c0      	movs	r3, #192	@ 0xc0
 801c660:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 801c662:	2302      	movs	r3, #2
 801c664:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 801c666:	2305      	movs	r3, #5
 801c668:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 801c66a:	2302      	movs	r3, #2
 801c66c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 801c66e:	2308      	movs	r3, #8
 801c670:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 801c672:	2300      	movs	r3, #0
 801c674:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801c676:	2300      	movs	r3, #0
 801c678:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801c67a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801c67e:	4618      	mov	r0, r3
 801c680:	f7f7 fe50 	bl	8014324 <HAL_RCC_OscConfig>
 801c684:	4603      	mov	r3, r0
 801c686:	2b00      	cmp	r3, #0
 801c688:	d001      	beq.n	801c68e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 801c68a:	f000 f9b7 	bl	801c9fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801c68e:	233f      	movs	r3, #63	@ 0x3f
 801c690:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801c692:	2303      	movs	r3, #3
 801c694:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 801c696:	2300      	movs	r3, #0
 801c698:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 801c69a:	2308      	movs	r3, #8
 801c69c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 801c69e:	2340      	movs	r3, #64	@ 0x40
 801c6a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 801c6a2:	2340      	movs	r3, #64	@ 0x40
 801c6a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 801c6a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c6aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 801c6ac:	2340      	movs	r3, #64	@ 0x40
 801c6ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 801c6b0:	1d3b      	adds	r3, r7, #4
 801c6b2:	2104      	movs	r1, #4
 801c6b4:	4618      	mov	r0, r3
 801c6b6:	f7f8 fa8f 	bl	8014bd8 <HAL_RCC_ClockConfig>
 801c6ba:	4603      	mov	r3, r0
 801c6bc:	2b00      	cmp	r3, #0
 801c6be:	d001      	beq.n	801c6c4 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 801c6c0:	f000 f99c 	bl	801c9fc <Error_Handler>
  }
}
 801c6c4:	bf00      	nop
 801c6c6:	3770      	adds	r7, #112	@ 0x70
 801c6c8:	46bd      	mov	sp, r7
 801c6ca:	bd80      	pop	{r7, pc}
 801c6cc:	58024800 	.word	0x58024800
 801c6d0:	58000400 	.word	0x58000400
 801c6d4:	58024400 	.word	0x58024400

0801c6d8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 801c6d8:	b580      	push	{r7, lr}
 801c6da:	b0b0      	sub	sp, #192	@ 0xc0
 801c6dc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801c6de:	463b      	mov	r3, r7
 801c6e0:	22c0      	movs	r2, #192	@ 0xc0
 801c6e2:	2100      	movs	r1, #0
 801c6e4:	4618      	mov	r0, r3
 801c6e6:	f002 fd13 	bl	801f110 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_CKPER;
 801c6ea:	4a13      	ldr	r2, [pc, #76]	@ (801c738 <PeriphCommonClock_Config+0x60>)
 801c6ec:	f04f 0300 	mov.w	r3, #0
 801c6f0:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 801c6f4:	2302      	movs	r3, #2
 801c6f6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 801c6f8:	230c      	movs	r3, #12
 801c6fa:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 801c6fc:	2302      	movs	r3, #2
 801c6fe:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 1;
 801c700:	2301      	movs	r3, #1
 801c702:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 801c704:	2302      	movs	r3, #2
 801c706:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 801c708:	23c0      	movs	r3, #192	@ 0xc0
 801c70a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 801c70c:	2320      	movs	r3, #32
 801c70e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 801c710:	2300      	movs	r3, #0
 801c712:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 801c714:	2300      	movs	r3, #0
 801c716:	657b      	str	r3, [r7, #84]	@ 0x54
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 801c718:	2300      	movs	r3, #0
 801c71a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801c71e:	463b      	mov	r3, r7
 801c720:	4618      	mov	r0, r3
 801c722:	f7f8 fde5 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801c726:	4603      	mov	r3, r0
 801c728:	2b00      	cmp	r3, #0
 801c72a:	d001      	beq.n	801c730 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 801c72c:	f000 f966 	bl	801c9fc <Error_Handler>
  }
}
 801c730:	bf00      	nop
 801c732:	37c0      	adds	r7, #192	@ 0xc0
 801c734:	46bd      	mov	sp, r7
 801c736:	bd80      	pop	{r7, pc}
 801c738:	80080000 	.word	0x80080000

0801c73c <BSP_VL53L4CX_Init>:

/* USER CODE BEGIN 4 */
int32_t BSP_VL53L4CX_Init(void) {
 801c73c:	b480      	push	{r7}
 801c73e:	af00      	add	r7, sp, #0
	return 0; // (0) 
 801c740:	2300      	movs	r3, #0
}
 801c742:	4618      	mov	r0, r3
 801c744:	46bd      	mov	sp, r7
 801c746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c74a:	4770      	bx	lr

0801c74c <BSP_VL53L4CX_DeInit>:

int32_t BSP_VL53L4CX_DeInit(void) {
 801c74c:	b480      	push	{r7}
 801c74e:	af00      	add	r7, sp, #0
	return 0; // (0) 
 801c750:	2300      	movs	r3, #0
}
 801c752:	4618      	mov	r0, r3
 801c754:	46bd      	mov	sp, r7
 801c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c75a:	4770      	bx	lr

0801c75c <BSP_VL53L4CX_WriteReg>:

// I2C 
int32_t BSP_VL53L4CX_WriteReg(uint16_t DevAddr, uint8_t *pData, uint16_t Len) {
 801c75c:	b580      	push	{r7, lr}
 801c75e:	b084      	sub	sp, #16
 801c760:	af02      	add	r7, sp, #8
 801c762:	4603      	mov	r3, r0
 801c764:	6039      	str	r1, [r7, #0]
 801c766:	80fb      	strh	r3, [r7, #6]
 801c768:	4613      	mov	r3, r2
 801c76a:	80bb      	strh	r3, [r7, #4]
	//  100ms
	if (HAL_I2C_Master_Transmit(&hi2c1, DevAddr, pData, Len, 100) != HAL_OK) {
 801c76c:	88bb      	ldrh	r3, [r7, #4]
 801c76e:	88f9      	ldrh	r1, [r7, #6]
 801c770:	2264      	movs	r2, #100	@ 0x64
 801c772:	9200      	str	r2, [sp, #0]
 801c774:	683a      	ldr	r2, [r7, #0]
 801c776:	4807      	ldr	r0, [pc, #28]	@ (801c794 <BSP_VL53L4CX_WriteReg+0x38>)
 801c778:	f7f6 fd88 	bl	801328c <HAL_I2C_Master_Transmit>
 801c77c:	4603      	mov	r3, r0
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d002      	beq.n	801c788 <BSP_VL53L4CX_WriteReg+0x2c>
		return -1;
 801c782:	f04f 33ff 	mov.w	r3, #4294967295
 801c786:	e000      	b.n	801c78a <BSP_VL53L4CX_WriteReg+0x2e>
	}
	return 0;
 801c788:	2300      	movs	r3, #0
}
 801c78a:	4618      	mov	r0, r3
 801c78c:	3708      	adds	r7, #8
 801c78e:	46bd      	mov	sp, r7
 801c790:	bd80      	pop	{r7, pc}
 801c792:	bf00      	nop
 801c794:	240004b4 	.word	0x240004b4

0801c798 <BSP_VL53L4CX_ReadReg>:

// I2C 
int32_t BSP_VL53L4CX_ReadReg(uint16_t DevAddr, uint8_t *pData, uint16_t Len) {
 801c798:	b580      	push	{r7, lr}
 801c79a:	b084      	sub	sp, #16
 801c79c:	af02      	add	r7, sp, #8
 801c79e:	4603      	mov	r3, r0
 801c7a0:	6039      	str	r1, [r7, #0]
 801c7a2:	80fb      	strh	r3, [r7, #6]
 801c7a4:	4613      	mov	r3, r2
 801c7a6:	80bb      	strh	r3, [r7, #4]
	if (HAL_I2C_Master_Receive(&hi2c1, DevAddr, pData, Len, 100) != HAL_OK) {
 801c7a8:	88bb      	ldrh	r3, [r7, #4]
 801c7aa:	88f9      	ldrh	r1, [r7, #6]
 801c7ac:	2264      	movs	r2, #100	@ 0x64
 801c7ae:	9200      	str	r2, [sp, #0]
 801c7b0:	683a      	ldr	r2, [r7, #0]
 801c7b2:	4807      	ldr	r0, [pc, #28]	@ (801c7d0 <BSP_VL53L4CX_ReadReg+0x38>)
 801c7b4:	f7f6 fe82 	bl	80134bc <HAL_I2C_Master_Receive>
 801c7b8:	4603      	mov	r3, r0
 801c7ba:	2b00      	cmp	r3, #0
 801c7bc:	d002      	beq.n	801c7c4 <BSP_VL53L4CX_ReadReg+0x2c>
		return -1;
 801c7be:	f04f 33ff 	mov.w	r3, #4294967295
 801c7c2:	e000      	b.n	801c7c6 <BSP_VL53L4CX_ReadReg+0x2e>
	}
	return 0;
 801c7c4:	2300      	movs	r3, #0
}
 801c7c6:	4618      	mov	r0, r3
 801c7c8:	3708      	adds	r7, #8
 801c7ca:	46bd      	mov	sp, r7
 801c7cc:	bd80      	pop	{r7, pc}
 801c7ce:	bf00      	nop
 801c7d0:	240004b4 	.word	0x240004b4

0801c7d4 <BSP_VL53L4CX_GetTick>:

// (ms)
int32_t BSP_VL53L4CX_GetTick(void) {
 801c7d4:	b580      	push	{r7, lr}
 801c7d6:	af00      	add	r7, sp, #0
	return (int32_t) HAL_GetTick();
 801c7d8:	f7f4 fc04 	bl	8010fe4 <HAL_GetTick>
 801c7dc:	4603      	mov	r3, r0
}
 801c7de:	4618      	mov	r0, r3
 801c7e0:	bd80      	pop	{r7, pc}
	...

0801c7e4 <VL53L4CX_Ranging_Init>:

static void VL53L4CX_Ranging_Init(void) {
 801c7e4:	b580      	push	{r7, lr}
 801c7e6:	b09a      	sub	sp, #104	@ 0x68
 801c7e8:	af02      	add	r7, sp, #8
	int32_t status;
	uint32_t id = 0;
 801c7ea:	2300      	movs	r3, #0
 801c7ec:	65bb      	str	r3, [r7, #88]	@ 0x58
	VL53L4CX_IO_t IO_Struct = { 0 }; // 0   
 801c7ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801c7f2:	2200      	movs	r2, #0
 801c7f4:	601a      	str	r2, [r3, #0]
 801c7f6:	605a      	str	r2, [r3, #4]
 801c7f8:	609a      	str	r2, [r3, #8]
 801c7fa:	60da      	str	r2, [r3, #12]
 801c7fc:	611a      	str	r2, [r3, #16]
 801c7fe:	615a      	str	r2, [r3, #20]

	/* IO   (  ) */
	IO_Struct.Init = BSP_VL53L4CX_Init;    // 
 801c800:	4b52      	ldr	r3, [pc, #328]	@ (801c94c <VL53L4CX_Ranging_Init+0x168>)
 801c802:	643b      	str	r3, [r7, #64]	@ 0x40
	IO_Struct.DeInit = BSP_VL53L4CX_DeInit;  // 
 801c804:	4b52      	ldr	r3, [pc, #328]	@ (801c950 <VL53L4CX_Ranging_Init+0x16c>)
 801c806:	647b      	str	r3, [r7, #68]	@ 0x44
	IO_Struct.Address = 0x52;                 // I2C 
 801c808:	2352      	movs	r3, #82	@ 0x52
 801c80a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	IO_Struct.WriteReg = BSP_VL53L4CX_WriteReg;
 801c80e:	4b51      	ldr	r3, [pc, #324]	@ (801c954 <VL53L4CX_Ranging_Init+0x170>)
 801c810:	64fb      	str	r3, [r7, #76]	@ 0x4c
	IO_Struct.ReadReg = BSP_VL53L4CX_ReadReg;
 801c812:	4b51      	ldr	r3, [pc, #324]	@ (801c958 <VL53L4CX_Ranging_Init+0x174>)
 801c814:	653b      	str	r3, [r7, #80]	@ 0x50
	IO_Struct.GetTick = BSP_VL53L4CX_GetTick;
 801c816:	4b51      	ldr	r3, [pc, #324]	@ (801c95c <VL53L4CX_Ranging_Init+0x178>)
 801c818:	657b      	str	r3, [r7, #84]	@ 0x54

	/*  IO  */
	status = VL53L4CX_RegisterBusIO(&VL53L4CXDev, &IO_Struct);
 801c81a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801c81e:	4619      	mov	r1, r3
 801c820:	484f      	ldr	r0, [pc, #316]	@ (801c960 <VL53L4CX_Ranging_Init+0x17c>)
 801c822:	f7f3 fe28 	bl	8010476 <VL53L4CX_RegisterBusIO>
 801c826:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if (status != VL53L4CX_OK) {
 801c828:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d012      	beq.n	801c854 <VL53L4CX_Ranging_Init+0x70>
		//    (status   )
		char err_str[20];
		snprintf(err_str, sizeof(err_str), "IO ERR: %ld", status);
 801c82e:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801c832:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c834:	4a4b      	ldr	r2, [pc, #300]	@ (801c964 <VL53L4CX_Ranging_Init+0x180>)
 801c836:	2114      	movs	r1, #20
 801c838:	f002 fb5c 	bl	801eef4 <sniprintf>
		ST7789_DrawUser8x16(0, 16, err_str, ST7789_RED, ST7789_BLACK);
 801c83c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801c840:	2300      	movs	r3, #0
 801c842:	9300      	str	r3, [sp, #0]
 801c844:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c848:	2110      	movs	r1, #16
 801c84a:	2000      	movs	r0, #0
 801c84c:	f7f4 fa8e 	bl	8010d6c <ST7789_DrawUser8x16>
		Error_Handler();
 801c850:	f000 f8d4 	bl	801c9fc <Error_Handler>
	}

	/* ID  */
	status = VL53L4CX_ReadID(&VL53L4CXDev, &id);
 801c854:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801c858:	4619      	mov	r1, r3
 801c85a:	4841      	ldr	r0, [pc, #260]	@ (801c960 <VL53L4CX_Ranging_Init+0x17c>)
 801c85c:	f7f3 fe98 	bl	8010590 <VL53L4CX_ReadID>
 801c860:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if (status != VL53L4CX_OK) {
 801c862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c864:	2b00      	cmp	r3, #0
 801c866:	d00a      	beq.n	801c87e <VL53L4CX_Ranging_Init+0x9a>
		ST7789_DrawUser8x16(0, 16, "ID READ ERR", ST7789_RED, ST7789_BLACK);
 801c868:	2300      	movs	r3, #0
 801c86a:	9300      	str	r3, [sp, #0]
 801c86c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c870:	4a3d      	ldr	r2, [pc, #244]	@ (801c968 <VL53L4CX_Ranging_Init+0x184>)
 801c872:	2110      	movs	r1, #16
 801c874:	2000      	movs	r0, #0
 801c876:	f7f4 fa79 	bl	8010d6c <ST7789_DrawUser8x16>
		Error_Handler();
 801c87a:	f000 f8bf 	bl	801c9fc <Error_Handler>
	}

	// ID 0xEBAA 
	if (id != VL53L4CX_ID) {
 801c87e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c880:	f64e 32aa 	movw	r2, #60330	@ 0xebaa
 801c884:	4293      	cmp	r3, r2
 801c886:	d010      	beq.n	801c8aa <VL53L4CX_Ranging_Init+0xc6>
		char id_str[20];
		snprintf(id_str, sizeof(id_str), "ID: 0x%lX", id);
 801c888:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c88a:	f107 0018 	add.w	r0, r7, #24
 801c88e:	4a37      	ldr	r2, [pc, #220]	@ (801c96c <VL53L4CX_Ranging_Init+0x188>)
 801c890:	2114      	movs	r1, #20
 801c892:	f002 fb2f 	bl	801eef4 <sniprintf>
		ST7789_DrawUser8x16(0, 16, id_str, ST7789_RED, ST7789_BLACK);
 801c896:	f107 0218 	add.w	r2, r7, #24
 801c89a:	2300      	movs	r3, #0
 801c89c:	9300      	str	r3, [sp, #0]
 801c89e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c8a2:	2110      	movs	r1, #16
 801c8a4:	2000      	movs	r0, #0
 801c8a6:	f7f4 fa61 	bl	8010d6c <ST7789_DrawUser8x16>
		// ID    Error_Handler  
		// Error_Handler();
	}

	/*  / */
	status = VL53L4CX_Init(&VL53L4CXDev);
 801c8aa:	482d      	ldr	r0, [pc, #180]	@ (801c960 <VL53L4CX_Ranging_Init+0x17c>)
 801c8ac:	f7f3 fe18 	bl	80104e0 <VL53L4CX_Init>
 801c8b0:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if (status != VL53L4CX_OK) {
 801c8b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c8b4:	2b00      	cmp	r3, #0
 801c8b6:	d010      	beq.n	801c8da <VL53L4CX_Ranging_Init+0xf6>
		//      
		char err_str[20];
		snprintf(err_str, sizeof(err_str), "INIT ERR: %ld", status);
 801c8b8:	1d38      	adds	r0, r7, #4
 801c8ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c8bc:	4a2c      	ldr	r2, [pc, #176]	@ (801c970 <VL53L4CX_Ranging_Init+0x18c>)
 801c8be:	2114      	movs	r1, #20
 801c8c0:	f002 fb18 	bl	801eef4 <sniprintf>
		ST7789_DrawUser8x16(0, 16, err_str, ST7789_RED, ST7789_BLACK);
 801c8c4:	1d3a      	adds	r2, r7, #4
 801c8c6:	2300      	movs	r3, #0
 801c8c8:	9300      	str	r3, [sp, #0]
 801c8ca:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c8ce:	2110      	movs	r1, #16
 801c8d0:	2000      	movs	r0, #0
 801c8d2:	f7f4 fa4b 	bl	8010d6c <ST7789_DrawUser8x16>
		Error_Handler();
 801c8d6:	f000 f891 	bl	801c9fc <Error_Handler>
	}

	/*   */
	VL53L4CXProfile.RangingProfile = VL53L4CX_PROFILE_LONG;
 801c8da:	4b26      	ldr	r3, [pc, #152]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8dc:	2203      	movs	r2, #3
 801c8de:	701a      	strb	r2, [r3, #0]
	VL53L4CXProfile.TimingBudget = 50;
 801c8e0:	4b24      	ldr	r3, [pc, #144]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8e2:	2232      	movs	r2, #50	@ 0x32
 801c8e4:	605a      	str	r2, [r3, #4]
	VL53L4CXProfile.Frequency = 20; //      (1000/20 = 50ms)
 801c8e6:	4b23      	ldr	r3, [pc, #140]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8e8:	2214      	movs	r2, #20
 801c8ea:	609a      	str	r2, [r3, #8]
	VL53L4CXProfile.EnableAmbient = 0;
 801c8ec:	4b21      	ldr	r3, [pc, #132]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8ee:	2200      	movs	r2, #0
 801c8f0:	60da      	str	r2, [r3, #12]
	VL53L4CXProfile.EnableSignal = 0;
 801c8f2:	4b20      	ldr	r3, [pc, #128]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8f4:	2200      	movs	r2, #0
 801c8f6:	611a      	str	r2, [r3, #16]

	status = VL53L4CX_ConfigProfile(&VL53L4CXDev, &VL53L4CXProfile);
 801c8f8:	491e      	ldr	r1, [pc, #120]	@ (801c974 <VL53L4CX_Ranging_Init+0x190>)
 801c8fa:	4819      	ldr	r0, [pc, #100]	@ (801c960 <VL53L4CX_Ranging_Init+0x17c>)
 801c8fc:	f7f3 fe67 	bl	80105ce <VL53L4CX_ConfigProfile>
 801c900:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if (status != VL53L4CX_OK) {
 801c902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c904:	2b00      	cmp	r3, #0
 801c906:	d00a      	beq.n	801c91e <VL53L4CX_Ranging_Init+0x13a>
		ST7789_DrawUser8x16(0, 16, "PROF ERR", ST7789_RED, ST7789_BLACK);
 801c908:	2300      	movs	r3, #0
 801c90a:	9300      	str	r3, [sp, #0]
 801c90c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c910:	4a19      	ldr	r2, [pc, #100]	@ (801c978 <VL53L4CX_Ranging_Init+0x194>)
 801c912:	2110      	movs	r1, #16
 801c914:	2000      	movs	r0, #0
 801c916:	f7f4 fa29 	bl	8010d6c <ST7789_DrawUser8x16>
		Error_Handler();
 801c91a:	f000 f86f 	bl	801c9fc <Error_Handler>
	}

	/*   */
	status = VL53L4CX_Start(&VL53L4CXDev, VL53L4CX_MODE_BLOCKING_CONTINUOUS);
 801c91e:	2101      	movs	r1, #1
 801c920:	480f      	ldr	r0, [pc, #60]	@ (801c960 <VL53L4CX_Ranging_Init+0x17c>)
 801c922:	f7f3 ff05 	bl	8010730 <VL53L4CX_Start>
 801c926:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if (status != VL53L4CX_OK) {
 801c928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c92a:	2b00      	cmp	r3, #0
 801c92c:	d00a      	beq.n	801c944 <VL53L4CX_Ranging_Init+0x160>
		ST7789_DrawUser8x16(0, 16, "START ERR", ST7789_RED, ST7789_BLACK);
 801c92e:	2300      	movs	r3, #0
 801c930:	9300      	str	r3, [sp, #0]
 801c932:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801c936:	4a11      	ldr	r2, [pc, #68]	@ (801c97c <VL53L4CX_Ranging_Init+0x198>)
 801c938:	2110      	movs	r1, #16
 801c93a:	2000      	movs	r0, #0
 801c93c:	f7f4 fa16 	bl	8010d6c <ST7789_DrawUser8x16>
		Error_Handler();
 801c940:	f000 f85c 	bl	801c9fc <Error_Handler>
	}
}
 801c944:	bf00      	nop
 801c946:	3760      	adds	r7, #96	@ 0x60
 801c948:	46bd      	mov	sp, r7
 801c94a:	bd80      	pop	{r7, pc}
 801c94c:	0801c73d 	.word	0x0801c73d
 801c950:	0801c74d 	.word	0x0801c74d
 801c954:	0801c75d 	.word	0x0801c75d
 801c958:	0801c799 	.word	0x0801c799
 801c95c:	0801c7d5 	.word	0x0801c7d5
 801c960:	24000628 	.word	0x24000628
 801c964:	08020fd4 	.word	0x08020fd4
 801c968:	08020fe0 	.word	0x08020fe0
 801c96c:	08020fec 	.word	0x08020fec
 801c970:	08020ff8 	.word	0x08020ff8
 801c974:	24002b60 	.word	0x24002b60
 801c978:	08021008 	.word	0x08021008
 801c97c:	08021014 	.word	0x08021014

0801c980 <VL53L4CX_Ranging_Loop>:

static void VL53L4CX_Ranging_Loop(void) {
 801c980:	b580      	push	{r7, lr}
 801c982:	b084      	sub	sp, #16
 801c984:	af02      	add	r7, sp, #8
	int32_t status;
	uint32_t distance_mm = 0;
 801c986:	2300      	movs	r3, #0
 801c988:	607b      	str	r3, [r7, #4]

	status = VL53L4CX_GetDistance(&VL53L4CXDev, &VL53L4CXResult);
 801c98a:	4917      	ldr	r1, [pc, #92]	@ (801c9e8 <VL53L4CX_Ranging_Loop+0x68>)
 801c98c:	4817      	ldr	r0, [pc, #92]	@ (801c9ec <VL53L4CX_Ranging_Loop+0x6c>)
 801c98e:	f7f3 fe7b 	bl	8010688 <VL53L4CX_GetDistance>
 801c992:	6038      	str	r0, [r7, #0]

	if (status == VL53L4CX_OK) {
 801c994:	683b      	ldr	r3, [r7, #0]
 801c996:	2b00      	cmp	r3, #0
 801c998:	d11f      	bne.n	801c9da <VL53L4CX_Ranging_Loop+0x5a>
		//  1   
		if (VL53L4CXResult.ZoneResult[0].NumberOfTargets > 0) {
 801c99a:	4b13      	ldr	r3, [pc, #76]	@ (801c9e8 <VL53L4CX_Ranging_Loop+0x68>)
 801c99c:	685b      	ldr	r3, [r3, #4]
 801c99e:	2b00      	cmp	r3, #0
 801c9a0:	d012      	beq.n	801c9c8 <VL53L4CX_Ranging_Loop+0x48>
			//   0(Valid)   
			// if (VL53L4CXResult.ZoneResult[0].Status[0] == 0) ...

			distance_mm = VL53L4CXResult.ZoneResult[0].Distance[0];
 801c9a2:	4b11      	ldr	r3, [pc, #68]	@ (801c9e8 <VL53L4CX_Ranging_Loop+0x68>)
 801c9a4:	689b      	ldr	r3, [r3, #8]
 801c9a6:	607b      	str	r3, [r7, #4]
			snprintf(DistanceString, sizeof(DistanceString), "Dist: %4lu mm",
 801c9a8:	687b      	ldr	r3, [r7, #4]
 801c9aa:	4a11      	ldr	r2, [pc, #68]	@ (801c9f0 <VL53L4CX_Ranging_Loop+0x70>)
 801c9ac:	2120      	movs	r1, #32
 801c9ae:	4811      	ldr	r0, [pc, #68]	@ (801c9f4 <VL53L4CX_Ranging_Loop+0x74>)
 801c9b0:	f002 faa0 	bl	801eef4 <sniprintf>
					distance_mm);
			ST7789_DrawUser8x16(0, 16, DistanceString, ST7789_WHITE,
 801c9b4:	2300      	movs	r3, #0
 801c9b6:	9300      	str	r3, [sp, #0]
 801c9b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c9bc:	4a0d      	ldr	r2, [pc, #52]	@ (801c9f4 <VL53L4CX_Ranging_Loop+0x74>)
 801c9be:	2110      	movs	r1, #16
 801c9c0:	2000      	movs	r0, #0
 801c9c2:	f7f4 f9d3 	bl	8010d6c <ST7789_DrawUser8x16>
 801c9c6:	e008      	b.n	801c9da <VL53L4CX_Ranging_Loop+0x5a>
					ST7789_BLACK);
		} else {
			ST7789_DrawUser8x16(0, 16, "No Target   ", ST7789_WHITE,
 801c9c8:	2300      	movs	r3, #0
 801c9ca:	9300      	str	r3, [sp, #0]
 801c9cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c9d0:	4a09      	ldr	r2, [pc, #36]	@ (801c9f8 <VL53L4CX_Ranging_Loop+0x78>)
 801c9d2:	2110      	movs	r1, #16
 801c9d4:	2000      	movs	r0, #0
 801c9d6:	f7f4 f9c9 	bl	8010d6c <ST7789_DrawUser8x16>
	} else {
		//             
		// ST7789_DrawUser8x16(0, 16, "GetDist ERR ", ST7789_RED, ST7789_BLACK);
	}

	HAL_Delay(50); // Loop 
 801c9da:	2032      	movs	r0, #50	@ 0x32
 801c9dc:	f7f4 fb0e 	bl	8010ffc <HAL_Delay>
}
 801c9e0:	bf00      	nop
 801c9e2:	3708      	adds	r7, #8
 801c9e4:	46bd      	mov	sp, r7
 801c9e6:	bd80      	pop	{r7, pc}
 801c9e8:	24002b18 	.word	0x24002b18
 801c9ec:	24000628 	.word	0x24000628
 801c9f0:	08021020 	.word	0x08021020
 801c9f4:	24002b74 	.word	0x24002b74
 801c9f8:	08021030 	.word	0x08021030

0801c9fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 801c9fc:	b580      	push	{r7, lr}
 801c9fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		LED_Blink(500, 500);
 801ca00:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 801ca04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801ca08:	f7ff fcf0 	bl	801c3ec <LED_Blink>
 801ca0c:	e7f8      	b.n	801ca00 <Error_Handler+0x4>
	...

0801ca10 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 801ca10:	b580      	push	{r7, lr}
 801ca12:	b086      	sub	sp, #24
 801ca14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 801ca16:	1d3b      	adds	r3, r7, #4
 801ca18:	2200      	movs	r2, #0
 801ca1a:	601a      	str	r2, [r3, #0]
 801ca1c:	605a      	str	r2, [r3, #4]
 801ca1e:	609a      	str	r2, [r3, #8]
 801ca20:	60da      	str	r2, [r3, #12]
 801ca22:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 801ca24:	2300      	movs	r3, #0
 801ca26:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 801ca28:	4b4d      	ldr	r3, [pc, #308]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca2a:	4a4e      	ldr	r2, [pc, #312]	@ (801cb64 <MX_RTC_Init+0x154>)
 801ca2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 801ca2e:	4b4c      	ldr	r3, [pc, #304]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca30:	2200      	movs	r2, #0
 801ca32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 801ca34:	4b4a      	ldr	r3, [pc, #296]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca36:	227f      	movs	r2, #127	@ 0x7f
 801ca38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 801ca3a:	4b49      	ldr	r3, [pc, #292]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca3c:	22ff      	movs	r2, #255	@ 0xff
 801ca3e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 801ca40:	4b47      	ldr	r3, [pc, #284]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca42:	2200      	movs	r2, #0
 801ca44:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 801ca46:	4b46      	ldr	r3, [pc, #280]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca48:	2200      	movs	r2, #0
 801ca4a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 801ca4c:	4b44      	ldr	r3, [pc, #272]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca4e:	2200      	movs	r2, #0
 801ca50:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 801ca52:	4b43      	ldr	r3, [pc, #268]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca54:	2200      	movs	r2, #0
 801ca56:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 801ca58:	4841      	ldr	r0, [pc, #260]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca5a:	f7fb f947 	bl	8017cec <HAL_RTC_Init>
 801ca5e:	4603      	mov	r3, r0
 801ca60:	2b00      	cmp	r3, #0
 801ca62:	d001      	beq.n	801ca68 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 801ca64:	f7ff ffca 	bl	801c9fc <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 801ca68:	2101      	movs	r1, #1
 801ca6a:	483d      	ldr	r0, [pc, #244]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca6c:	f7fb fbb4 	bl	80181d8 <HAL_RTCEx_BKUPRead>
 801ca70:	4603      	mov	r3, r0
 801ca72:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 801ca76:	4293      	cmp	r3, r2
 801ca78:	d019      	beq.n	801caae <MX_RTC_Init+0x9e>
  {
    /* Configure RTC Calendar */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 801ca7a:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 801ca7e:	2101      	movs	r1, #1
 801ca80:	4837      	ldr	r0, [pc, #220]	@ (801cb60 <MX_RTC_Init+0x150>)
 801ca82:	f7fb fb91 	bl	80181a8 <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 801ca86:	2312      	movs	r3, #18
 801ca88:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 801ca8a:	2300      	movs	r3, #0
 801ca8c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 801ca8e:	2300      	movs	r3, #0
 801ca90:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 801ca92:	2300      	movs	r3, #0
 801ca94:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 801ca96:	2300      	movs	r3, #0
 801ca98:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 801ca9a:	1d3b      	adds	r3, r7, #4
 801ca9c:	2201      	movs	r2, #1
 801ca9e:	4619      	mov	r1, r3
 801caa0:	482f      	ldr	r0, [pc, #188]	@ (801cb60 <MX_RTC_Init+0x150>)
 801caa2:	f7fb f9a5 	bl	8017df0 <HAL_RTC_SetTime>
 801caa6:	4603      	mov	r3, r0
 801caa8:	2b00      	cmp	r3, #0
 801caaa:	d043      	beq.n	801cb34 <MX_RTC_Init+0x124>
 801caac:	e040      	b.n	801cb30 <MX_RTC_Init+0x120>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) != RESET)
 801caae:	4b2e      	ldr	r3, [pc, #184]	@ (801cb68 <MX_RTC_Init+0x158>)
 801cab0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 801cab4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801cab8:	2b00      	cmp	r3, #0
 801caba:	d00c      	beq.n	801cad6 <MX_RTC_Init+0xc6>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 801cabc:	2201      	movs	r2, #1
 801cabe:	2108      	movs	r1, #8
 801cac0:	482a      	ldr	r0, [pc, #168]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801cac2:	f7f6 fac7 	bl	8013054 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 801cac6:	2009      	movs	r0, #9
 801cac8:	f7f4 fa98 	bl	8010ffc <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 801cacc:	2200      	movs	r2, #0
 801cace:	2108      	movs	r1, #8
 801cad0:	4826      	ldr	r0, [pc, #152]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801cad2:	f7f6 fabf 	bl	8013054 <HAL_GPIO_WritePin>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 801cad6:	4b24      	ldr	r3, [pc, #144]	@ (801cb68 <MX_RTC_Init+0x158>)
 801cad8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 801cadc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801cae0:	2b00      	cmp	r3, #0
 801cae2:	d01c      	beq.n	801cb1e <MX_RTC_Init+0x10e>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 801cae4:	2201      	movs	r2, #1
 801cae6:	2108      	movs	r1, #8
 801cae8:	4820      	ldr	r0, [pc, #128]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801caea:	f7f6 fab3 	bl	8013054 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 801caee:	2009      	movs	r0, #9
 801caf0:	f7f4 fa84 	bl	8010ffc <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 801caf4:	2200      	movs	r2, #0
 801caf6:	2108      	movs	r1, #8
 801caf8:	481c      	ldr	r0, [pc, #112]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801cafa:	f7f6 faab 	bl	8013054 <HAL_GPIO_WritePin>
		 HAL_Delay(100-1);
 801cafe:	2063      	movs	r0, #99	@ 0x63
 801cb00:	f7f4 fa7c 	bl	8010ffc <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 801cb04:	2201      	movs	r2, #1
 801cb06:	2108      	movs	r1, #8
 801cb08:	4818      	ldr	r0, [pc, #96]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801cb0a:	f7f6 faa3 	bl	8013054 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 801cb0e:	2009      	movs	r0, #9
 801cb10:	f7f4 fa74 	bl	8010ffc <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 801cb14:	2200      	movs	r2, #0
 801cb16:	2108      	movs	r1, #8
 801cb18:	4814      	ldr	r0, [pc, #80]	@ (801cb6c <MX_RTC_Init+0x15c>)
 801cb1a:	f7f6 fa9b 	bl	8013054 <HAL_GPIO_WritePin>
    __HAL_RCC_CLEAR_RESET_FLAGS();
 801cb1e:	4b12      	ldr	r3, [pc, #72]	@ (801cb68 <MX_RTC_Init+0x158>)
 801cb20:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 801cb24:	4a10      	ldr	r2, [pc, #64]	@ (801cb68 <MX_RTC_Init+0x158>)
 801cb26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cb2a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 801cb2e:	e014      	b.n	801cb5a <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 801cb30:	f7ff ff64 	bl	801c9fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 801cb34:	2301      	movs	r3, #1
 801cb36:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 801cb38:	2306      	movs	r3, #6
 801cb3a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 801cb3c:	2301      	movs	r3, #1
 801cb3e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 801cb40:	2320      	movs	r3, #32
 801cb42:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 801cb44:	463b      	mov	r3, r7
 801cb46:	2201      	movs	r2, #1
 801cb48:	4619      	mov	r1, r3
 801cb4a:	4805      	ldr	r0, [pc, #20]	@ (801cb60 <MX_RTC_Init+0x150>)
 801cb4c:	f7fb f9ee 	bl	8017f2c <HAL_RTC_SetDate>
 801cb50:	4603      	mov	r3, r0
 801cb52:	2b00      	cmp	r3, #0
 801cb54:	d001      	beq.n	801cb5a <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 801cb56:	f7ff ff51 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 801cb5a:	3718      	adds	r7, #24
 801cb5c:	46bd      	mov	sp, r7
 801cb5e:	bd80      	pop	{r7, pc}
 801cb60:	24002b94 	.word	0x24002b94
 801cb64:	58004000 	.word	0x58004000
 801cb68:	58024400 	.word	0x58024400
 801cb6c:	58021000 	.word	0x58021000

0801cb70 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 801cb70:	b580      	push	{r7, lr}
 801cb72:	b0b2      	sub	sp, #200	@ 0xc8
 801cb74:	af00      	add	r7, sp, #0
 801cb76:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801cb78:	f107 0308 	add.w	r3, r7, #8
 801cb7c:	22c0      	movs	r2, #192	@ 0xc0
 801cb7e:	2100      	movs	r1, #0
 801cb80:	4618      	mov	r0, r3
 801cb82:	f002 fac5 	bl	801f110 <memset>
  if(rtcHandle->Instance==RTC)
 801cb86:	687b      	ldr	r3, [r7, #4]
 801cb88:	681b      	ldr	r3, [r3, #0]
 801cb8a:	4a10      	ldr	r2, [pc, #64]	@ (801cbcc <HAL_RTC_MspInit+0x5c>)
 801cb8c:	4293      	cmp	r3, r2
 801cb8e:	d119      	bne.n	801cbc4 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 801cb90:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 801cb94:	f04f 0300 	mov.w	r3, #0
 801cb98:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 801cb9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801cba0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801cba4:	f107 0308 	add.w	r3, r7, #8
 801cba8:	4618      	mov	r0, r3
 801cbaa:	f7f8 fba1 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801cbae:	4603      	mov	r3, r0
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d001      	beq.n	801cbb8 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 801cbb4:	f7ff ff22 	bl	801c9fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 801cbb8:	4b05      	ldr	r3, [pc, #20]	@ (801cbd0 <HAL_RTC_MspInit+0x60>)
 801cbba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801cbbc:	4a04      	ldr	r2, [pc, #16]	@ (801cbd0 <HAL_RTC_MspInit+0x60>)
 801cbbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801cbc2:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 801cbc4:	bf00      	nop
 801cbc6:	37c8      	adds	r7, #200	@ 0xc8
 801cbc8:	46bd      	mov	sp, r7
 801cbca:	bd80      	pop	{r7, pc}
 801cbcc:	58004000 	.word	0x58004000
 801cbd0:	58024400 	.word	0x58024400

0801cbd4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 801cbd4:	b580      	push	{r7, lr}
 801cbd6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 801cbd8:	4b24      	ldr	r3, [pc, #144]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbda:	4a25      	ldr	r2, [pc, #148]	@ (801cc70 <MX_SPI1_Init+0x9c>)
 801cbdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 801cbde:	4b23      	ldr	r3, [pc, #140]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbe0:	2200      	movs	r2, #0
 801cbe2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 801cbe4:	4b21      	ldr	r3, [pc, #132]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbe6:	2200      	movs	r2, #0
 801cbe8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 801cbea:	4b20      	ldr	r3, [pc, #128]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbec:	2207      	movs	r2, #7
 801cbee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 801cbf0:	4b1e      	ldr	r3, [pc, #120]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbf2:	2200      	movs	r2, #0
 801cbf4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 801cbf6:	4b1d      	ldr	r3, [pc, #116]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbf8:	2200      	movs	r2, #0
 801cbfa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 801cbfc:	4b1b      	ldr	r3, [pc, #108]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cbfe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 801cc02:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801cc04:	4b19      	ldr	r3, [pc, #100]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc06:	2200      	movs	r2, #0
 801cc08:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 801cc0a:	4b18      	ldr	r3, [pc, #96]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc0c:	2200      	movs	r2, #0
 801cc0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801cc10:	4b16      	ldr	r3, [pc, #88]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc12:	2200      	movs	r2, #0
 801cc14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 801cc16:	4b15      	ldr	r3, [pc, #84]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc18:	2200      	movs	r2, #0
 801cc1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 801cc1c:	4b13      	ldr	r3, [pc, #76]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc1e:	2200      	movs	r2, #0
 801cc20:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 801cc22:	4b12      	ldr	r3, [pc, #72]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc24:	2200      	movs	r2, #0
 801cc26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 801cc28:	4b10      	ldr	r3, [pc, #64]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc2a:	2200      	movs	r2, #0
 801cc2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801cc2e:	4b0f      	ldr	r3, [pc, #60]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc30:	2200      	movs	r2, #0
 801cc32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801cc34:	4b0d      	ldr	r3, [pc, #52]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc36:	2200      	movs	r2, #0
 801cc38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 801cc3a:	4b0c      	ldr	r3, [pc, #48]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc3c:	2200      	movs	r2, #0
 801cc3e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 801cc40:	4b0a      	ldr	r3, [pc, #40]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc42:	2200      	movs	r2, #0
 801cc44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 801cc46:	4b09      	ldr	r3, [pc, #36]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc48:	2200      	movs	r2, #0
 801cc4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 801cc4c:	4b07      	ldr	r3, [pc, #28]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc4e:	2200      	movs	r2, #0
 801cc50:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 801cc52:	4b06      	ldr	r3, [pc, #24]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc54:	2200      	movs	r2, #0
 801cc56:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 801cc58:	4804      	ldr	r0, [pc, #16]	@ (801cc6c <MX_SPI1_Init+0x98>)
 801cc5a:	f7fb fad3 	bl	8018204 <HAL_SPI_Init>
 801cc5e:	4603      	mov	r3, r0
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d001      	beq.n	801cc68 <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 801cc64:	f7ff feca 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 801cc68:	bf00      	nop
 801cc6a:	bd80      	pop	{r7, pc}
 801cc6c:	24002bb8 	.word	0x24002bb8
 801cc70:	40013000 	.word	0x40013000

0801cc74 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 801cc74:	b580      	push	{r7, lr}
 801cc76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 801cc78:	4b27      	ldr	r3, [pc, #156]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc7a:	4a28      	ldr	r2, [pc, #160]	@ (801cd1c <MX_SPI2_Init+0xa8>)
 801cc7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 801cc7e:	4b26      	ldr	r3, [pc, #152]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc80:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 801cc84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 801cc86:	4b24      	ldr	r3, [pc, #144]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc88:	2200      	movs	r2, #0
 801cc8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 801cc8c:	4b22      	ldr	r3, [pc, #136]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc8e:	2207      	movs	r2, #7
 801cc90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 801cc92:	4b21      	ldr	r3, [pc, #132]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc94:	2200      	movs	r2, #0
 801cc96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 801cc98:	4b1f      	ldr	r3, [pc, #124]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cc9a:	2200      	movs	r2, #0
 801cc9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 801cc9e:	4b1e      	ldr	r3, [pc, #120]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cca0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 801cca4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 801cca6:	4b1c      	ldr	r3, [pc, #112]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cca8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 801ccac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801ccae:	4b1a      	ldr	r3, [pc, #104]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccb0:	2200      	movs	r2, #0
 801ccb2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 801ccb4:	4b18      	ldr	r3, [pc, #96]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccb6:	2200      	movs	r2, #0
 801ccb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801ccba:	4b17      	ldr	r3, [pc, #92]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccbc:	2200      	movs	r2, #0
 801ccbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 801ccc0:	4b15      	ldr	r3, [pc, #84]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccc2:	2200      	movs	r2, #0
 801ccc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 801ccc6:	4b14      	ldr	r3, [pc, #80]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccc8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801cccc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 801ccce:	4b12      	ldr	r3, [pc, #72]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccd0:	2200      	movs	r2, #0
 801ccd2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 801ccd4:	4b10      	ldr	r3, [pc, #64]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccd6:	2200      	movs	r2, #0
 801ccd8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801ccda:	4b0f      	ldr	r3, [pc, #60]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccdc:	2200      	movs	r2, #0
 801ccde:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801cce0:	4b0d      	ldr	r3, [pc, #52]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cce2:	2200      	movs	r2, #0
 801cce4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 801cce6:	4b0c      	ldr	r3, [pc, #48]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cce8:	2200      	movs	r2, #0
 801ccea:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 801ccec:	4b0a      	ldr	r3, [pc, #40]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccee:	2200      	movs	r2, #0
 801ccf0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 801ccf2:	4b09      	ldr	r3, [pc, #36]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccf4:	2200      	movs	r2, #0
 801ccf6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 801ccf8:	4b07      	ldr	r3, [pc, #28]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801ccfa:	2200      	movs	r2, #0
 801ccfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 801ccfe:	4b06      	ldr	r3, [pc, #24]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cd00:	2200      	movs	r2, #0
 801cd02:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 801cd04:	4804      	ldr	r0, [pc, #16]	@ (801cd18 <MX_SPI2_Init+0xa4>)
 801cd06:	f7fb fa7d 	bl	8018204 <HAL_SPI_Init>
 801cd0a:	4603      	mov	r3, r0
 801cd0c:	2b00      	cmp	r3, #0
 801cd0e:	d001      	beq.n	801cd14 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 801cd10:	f7ff fe74 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 801cd14:	bf00      	nop
 801cd16:	bd80      	pop	{r7, pc}
 801cd18:	24002c40 	.word	0x24002c40
 801cd1c:	40003800 	.word	0x40003800

0801cd20 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 801cd20:	b580      	push	{r7, lr}
 801cd22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 801cd24:	4b27      	ldr	r3, [pc, #156]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd26:	4a28      	ldr	r2, [pc, #160]	@ (801cdc8 <MX_SPI3_Init+0xa8>)
 801cd28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 801cd2a:	4b26      	ldr	r3, [pc, #152]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd2c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 801cd30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 801cd32:	4b24      	ldr	r3, [pc, #144]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801cd38:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 801cd3a:	4b22      	ldr	r3, [pc, #136]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd3c:	2203      	movs	r2, #3
 801cd3e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 801cd40:	4b20      	ldr	r3, [pc, #128]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd42:	2200      	movs	r2, #0
 801cd44:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 801cd46:	4b1f      	ldr	r3, [pc, #124]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd48:	2200      	movs	r2, #0
 801cd4a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 801cd4c:	4b1d      	ldr	r3, [pc, #116]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd4e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 801cd52:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801cd54:	4b1b      	ldr	r3, [pc, #108]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd56:	2200      	movs	r2, #0
 801cd58:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801cd5a:	4b1a      	ldr	r3, [pc, #104]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd5c:	2200      	movs	r2, #0
 801cd5e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 801cd60:	4b18      	ldr	r3, [pc, #96]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd62:	2200      	movs	r2, #0
 801cd64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801cd66:	4b17      	ldr	r3, [pc, #92]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd68:	2200      	movs	r2, #0
 801cd6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 801cd6c:	4b15      	ldr	r3, [pc, #84]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd6e:	2200      	movs	r2, #0
 801cd70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 801cd72:	4b14      	ldr	r3, [pc, #80]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801cd78:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 801cd7a:	4b12      	ldr	r3, [pc, #72]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd7c:	2200      	movs	r2, #0
 801cd7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 801cd80:	4b10      	ldr	r3, [pc, #64]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd82:	2200      	movs	r2, #0
 801cd84:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801cd86:	4b0f      	ldr	r3, [pc, #60]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd88:	2200      	movs	r2, #0
 801cd8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801cd8c:	4b0d      	ldr	r3, [pc, #52]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd8e:	2200      	movs	r2, #0
 801cd90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 801cd92:	4b0c      	ldr	r3, [pc, #48]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd94:	2200      	movs	r2, #0
 801cd96:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 801cd98:	4b0a      	ldr	r3, [pc, #40]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cd9a:	2200      	movs	r2, #0
 801cd9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 801cd9e:	4b09      	ldr	r3, [pc, #36]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cda0:	2200      	movs	r2, #0
 801cda2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 801cda4:	4b07      	ldr	r3, [pc, #28]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cda6:	2200      	movs	r2, #0
 801cda8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 801cdaa:	4b06      	ldr	r3, [pc, #24]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cdac:	2200      	movs	r2, #0
 801cdae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 801cdb0:	4804      	ldr	r0, [pc, #16]	@ (801cdc4 <MX_SPI3_Init+0xa4>)
 801cdb2:	f7fb fa27 	bl	8018204 <HAL_SPI_Init>
 801cdb6:	4603      	mov	r3, r0
 801cdb8:	2b00      	cmp	r3, #0
 801cdba:	d001      	beq.n	801cdc0 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 801cdbc:	f7ff fe1e 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 801cdc0:	bf00      	nop
 801cdc2:	bd80      	pop	{r7, pc}
 801cdc4:	24002cc8 	.word	0x24002cc8
 801cdc8:	40003c00 	.word	0x40003c00

0801cdcc <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 801cdcc:	b580      	push	{r7, lr}
 801cdce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 801cdd0:	4b28      	ldr	r3, [pc, #160]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cdd2:	4a29      	ldr	r2, [pc, #164]	@ (801ce78 <MX_SPI4_Init+0xac>)
 801cdd4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 801cdd6:	4b27      	ldr	r3, [pc, #156]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cdd8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 801cddc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 801cdde:	4b25      	ldr	r3, [pc, #148]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cde0:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 801cde4:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 801cde6:	4b23      	ldr	r3, [pc, #140]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cde8:	2207      	movs	r2, #7
 801cdea:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 801cdec:	4b21      	ldr	r3, [pc, #132]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cdee:	2200      	movs	r2, #0
 801cdf0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 801cdf2:	4b20      	ldr	r3, [pc, #128]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cdf4:	2200      	movs	r2, #0
 801cdf6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 801cdf8:	4b1e      	ldr	r3, [pc, #120]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801cdfa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 801cdfe:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 801ce00:	4b1c      	ldr	r3, [pc, #112]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce02:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 801ce06:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801ce08:	4b1a      	ldr	r3, [pc, #104]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce0a:	2200      	movs	r2, #0
 801ce0c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 801ce0e:	4b19      	ldr	r3, [pc, #100]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce10:	2200      	movs	r2, #0
 801ce12:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801ce14:	4b17      	ldr	r3, [pc, #92]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce16:	2200      	movs	r2, #0
 801ce18:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 801ce1a:	4b16      	ldr	r3, [pc, #88]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce1c:	2200      	movs	r2, #0
 801ce1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 801ce20:	4b14      	ldr	r3, [pc, #80]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801ce26:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 801ce28:	4b12      	ldr	r3, [pc, #72]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce2a:	2200      	movs	r2, #0
 801ce2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 801ce2e:	4b11      	ldr	r3, [pc, #68]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce30:	2200      	movs	r2, #0
 801ce32:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801ce34:	4b0f      	ldr	r3, [pc, #60]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce36:	2200      	movs	r2, #0
 801ce38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 801ce3a:	4b0e      	ldr	r3, [pc, #56]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce3c:	2200      	movs	r2, #0
 801ce3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 801ce40:	4b0c      	ldr	r3, [pc, #48]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce42:	2200      	movs	r2, #0
 801ce44:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 801ce46:	4b0b      	ldr	r3, [pc, #44]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce48:	2200      	movs	r2, #0
 801ce4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 801ce4c:	4b09      	ldr	r3, [pc, #36]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce4e:	2200      	movs	r2, #0
 801ce50:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 801ce52:	4b08      	ldr	r3, [pc, #32]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce54:	2200      	movs	r2, #0
 801ce56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 801ce58:	4b06      	ldr	r3, [pc, #24]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce5a:	2200      	movs	r2, #0
 801ce5c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 801ce5e:	4805      	ldr	r0, [pc, #20]	@ (801ce74 <MX_SPI4_Init+0xa8>)
 801ce60:	f7fb f9d0 	bl	8018204 <HAL_SPI_Init>
 801ce64:	4603      	mov	r3, r0
 801ce66:	2b00      	cmp	r3, #0
 801ce68:	d001      	beq.n	801ce6e <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 801ce6a:	f7ff fdc7 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 801ce6e:	bf00      	nop
 801ce70:	bd80      	pop	{r7, pc}
 801ce72:	bf00      	nop
 801ce74:	24002d50 	.word	0x24002d50
 801ce78:	40013400 	.word	0x40013400

0801ce7c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 801ce7c:	b580      	push	{r7, lr}
 801ce7e:	b0c2      	sub	sp, #264	@ 0x108
 801ce80:	af00      	add	r7, sp, #0
 801ce82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801ce86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801ce8a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801ce8c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801ce90:	2200      	movs	r2, #0
 801ce92:	601a      	str	r2, [r3, #0]
 801ce94:	605a      	str	r2, [r3, #4]
 801ce96:	609a      	str	r2, [r3, #8]
 801ce98:	60da      	str	r2, [r3, #12]
 801ce9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801ce9c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801cea0:	22c0      	movs	r2, #192	@ 0xc0
 801cea2:	2100      	movs	r1, #0
 801cea4:	4618      	mov	r0, r3
 801cea6:	f002 f933 	bl	801f110 <memset>
  if(spiHandle->Instance==SPI1)
 801ceaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801ceae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801ceb2:	681b      	ldr	r3, [r3, #0]
 801ceb4:	681b      	ldr	r3, [r3, #0]
 801ceb6:	4ab4      	ldr	r2, [pc, #720]	@ (801d188 <HAL_SPI_MspInit+0x30c>)
 801ceb8:	4293      	cmp	r3, r2
 801ceba:	d16b      	bne.n	801cf94 <HAL_SPI_MspInit+0x118>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 801cebc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801cec0:	f04f 0300 	mov.w	r3, #0
 801cec4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 801cec8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801cecc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801ced0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801ced4:	4618      	mov	r0, r3
 801ced6:	f7f8 fa0b 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801ceda:	4603      	mov	r3, r0
 801cedc:	2b00      	cmp	r3, #0
 801cede:	d001      	beq.n	801cee4 <HAL_SPI_MspInit+0x68>
    {
      Error_Handler();
 801cee0:	f7ff fd8c 	bl	801c9fc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 801cee4:	4ba9      	ldr	r3, [pc, #676]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cee6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ceea:	4aa8      	ldr	r2, [pc, #672]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801ceec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801cef0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801cef4:	4ba5      	ldr	r3, [pc, #660]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cef6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801cefa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801cefe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cf00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 801cf02:	4ba2      	ldr	r3, [pc, #648]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cf08:	4aa0      	ldr	r2, [pc, #640]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf0a:	f043 0308 	orr.w	r3, r3, #8
 801cf0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801cf12:	4b9e      	ldr	r3, [pc, #632]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cf18:	f003 0308 	and.w	r3, r3, #8
 801cf1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801cf1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801cf20:	4b9a      	ldr	r3, [pc, #616]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cf26:	4a99      	ldr	r2, [pc, #612]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf28:	f043 0302 	orr.w	r3, r3, #2
 801cf2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801cf30:	4b96      	ldr	r3, [pc, #600]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cf32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cf36:	f003 0302 	and.w	r3, r3, #2
 801cf3a:	627b      	str	r3, [r7, #36]	@ 0x24
 801cf3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 801cf3e:	2380      	movs	r3, #128	@ 0x80
 801cf40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801cf44:	2302      	movs	r3, #2
 801cf46:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801cf4a:	2300      	movs	r3, #0
 801cf4c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801cf50:	2300      	movs	r3, #0
 801cf52:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 801cf56:	2305      	movs	r3, #5
 801cf58:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 801cf5c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801cf60:	4619      	mov	r1, r3
 801cf62:	488b      	ldr	r0, [pc, #556]	@ (801d190 <HAL_SPI_MspInit+0x314>)
 801cf64:	f7f5 fec6 	bl	8012cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MTR_SCK_Pin|MTR_MISO_Pin;
 801cf68:	2318      	movs	r3, #24
 801cf6a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801cf6e:	2302      	movs	r3, #2
 801cf70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801cf74:	2300      	movs	r3, #0
 801cf76:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801cf7a:	2300      	movs	r3, #0
 801cf7c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 801cf80:	2305      	movs	r3, #5
 801cf82:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801cf86:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801cf8a:	4619      	mov	r1, r3
 801cf8c:	4881      	ldr	r0, [pc, #516]	@ (801d194 <HAL_SPI_MspInit+0x318>)
 801cf8e:	f7f5 feb1 	bl	8012cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 801cf92:	e0f3      	b.n	801d17c <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI2)
 801cf94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801cf98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	681b      	ldr	r3, [r3, #0]
 801cfa0:	4a7d      	ldr	r2, [pc, #500]	@ (801d198 <HAL_SPI_MspInit+0x31c>)
 801cfa2:	4293      	cmp	r3, r2
 801cfa4:	d148      	bne.n	801d038 <HAL_SPI_MspInit+0x1bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 801cfa6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801cfaa:	f04f 0300 	mov.w	r3, #0
 801cfae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 801cfb2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801cfb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801cfba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801cfbe:	4618      	mov	r0, r3
 801cfc0:	f7f8 f996 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801cfc4:	4603      	mov	r3, r0
 801cfc6:	2b00      	cmp	r3, #0
 801cfc8:	d001      	beq.n	801cfce <HAL_SPI_MspInit+0x152>
      Error_Handler();
 801cfca:	f7ff fd17 	bl	801c9fc <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 801cfce:	4b6f      	ldr	r3, [pc, #444]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cfd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801cfd4:	4a6d      	ldr	r2, [pc, #436]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cfd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801cfda:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801cfde:	4b6b      	ldr	r3, [pc, #428]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cfe0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801cfe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801cfe8:	623b      	str	r3, [r7, #32]
 801cfea:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801cfec:	4b67      	ldr	r3, [pc, #412]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cfee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cff2:	4a66      	ldr	r2, [pc, #408]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cff4:	f043 0302 	orr.w	r3, r3, #2
 801cff8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801cffc:	4b63      	ldr	r3, [pc, #396]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801cffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d002:	f003 0302 	and.w	r3, r3, #2
 801d006:	61fb      	str	r3, [r7, #28]
 801d008:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 801d00a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 801d00e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801d012:	2302      	movs	r3, #2
 801d014:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d018:	2300      	movs	r3, #0
 801d01a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801d01e:	2300      	movs	r3, #0
 801d020:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 801d024:	2305      	movs	r3, #5
 801d026:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801d02a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801d02e:	4619      	mov	r1, r3
 801d030:	4858      	ldr	r0, [pc, #352]	@ (801d194 <HAL_SPI_MspInit+0x318>)
 801d032:	f7f5 fe5f 	bl	8012cf4 <HAL_GPIO_Init>
}
 801d036:	e0a1      	b.n	801d17c <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI3)
 801d038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d03c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801d040:	681b      	ldr	r3, [r3, #0]
 801d042:	681b      	ldr	r3, [r3, #0]
 801d044:	4a55      	ldr	r2, [pc, #340]	@ (801d19c <HAL_SPI_MspInit+0x320>)
 801d046:	4293      	cmp	r3, r2
 801d048:	d148      	bne.n	801d0dc <HAL_SPI_MspInit+0x260>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 801d04a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801d04e:	f04f 0300 	mov.w	r3, #0
 801d052:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 801d056:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801d05a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801d05e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d062:	4618      	mov	r0, r3
 801d064:	f7f8 f944 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801d068:	4603      	mov	r3, r0
 801d06a:	2b00      	cmp	r3, #0
 801d06c:	d001      	beq.n	801d072 <HAL_SPI_MspInit+0x1f6>
      Error_Handler();
 801d06e:	f7ff fcc5 	bl	801c9fc <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 801d072:	4b46      	ldr	r3, [pc, #280]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d074:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801d078:	4a44      	ldr	r2, [pc, #272]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d07a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801d07e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801d082:	4b42      	ldr	r3, [pc, #264]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801d088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801d08c:	61bb      	str	r3, [r7, #24]
 801d08e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801d090:	4b3e      	ldr	r3, [pc, #248]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d096:	4a3d      	ldr	r2, [pc, #244]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d098:	f043 0304 	orr.w	r3, r3, #4
 801d09c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801d0a0:	4b3a      	ldr	r3, [pc, #232]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d0a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d0a6:	f003 0304 	and.w	r3, r3, #4
 801d0aa:	617b      	str	r3, [r7, #20]
 801d0ac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC_SCK_Pin|ENC_MISO_Pin;
 801d0ae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 801d0b2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801d0b6:	2302      	movs	r3, #2
 801d0b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d0bc:	2300      	movs	r3, #0
 801d0be:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801d0c2:	2300      	movs	r3, #0
 801d0c4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 801d0c8:	2306      	movs	r3, #6
 801d0ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801d0ce:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801d0d2:	4619      	mov	r1, r3
 801d0d4:	4832      	ldr	r0, [pc, #200]	@ (801d1a0 <HAL_SPI_MspInit+0x324>)
 801d0d6:	f7f5 fe0d 	bl	8012cf4 <HAL_GPIO_Init>
}
 801d0da:	e04f      	b.n	801d17c <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI4)
 801d0dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d0e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801d0e4:	681b      	ldr	r3, [r3, #0]
 801d0e6:	681b      	ldr	r3, [r3, #0]
 801d0e8:	4a2e      	ldr	r2, [pc, #184]	@ (801d1a4 <HAL_SPI_MspInit+0x328>)
 801d0ea:	4293      	cmp	r3, r2
 801d0ec:	d146      	bne.n	801d17c <HAL_SPI_MspInit+0x300>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 801d0ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801d0f2:	f04f 0300 	mov.w	r3, #0
 801d0f6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 801d0fa:	2300      	movs	r3, #0
 801d0fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801d100:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d104:	4618      	mov	r0, r3
 801d106:	f7f8 f8f3 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801d10a:	4603      	mov	r3, r0
 801d10c:	2b00      	cmp	r3, #0
 801d10e:	d001      	beq.n	801d114 <HAL_SPI_MspInit+0x298>
      Error_Handler();
 801d110:	f7ff fc74 	bl	801c9fc <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 801d114:	4b1d      	ldr	r3, [pc, #116]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d116:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801d11a:	4a1c      	ldr	r2, [pc, #112]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d11c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801d120:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801d124:	4b19      	ldr	r3, [pc, #100]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801d12a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801d12e:	613b      	str	r3, [r7, #16]
 801d130:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801d132:	4b16      	ldr	r3, [pc, #88]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d138:	4a14      	ldr	r2, [pc, #80]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d13a:	f043 0310 	orr.w	r3, r3, #16
 801d13e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801d142:	4b12      	ldr	r3, [pc, #72]	@ (801d18c <HAL_SPI_MspInit+0x310>)
 801d144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d148:	f003 0310 	and.w	r3, r3, #16
 801d14c:	60fb      	str	r3, [r7, #12]
 801d14e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 801d150:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 801d154:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801d158:	2302      	movs	r3, #2
 801d15a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d15e:	2300      	movs	r3, #0
 801d160:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801d164:	2302      	movs	r3, #2
 801d166:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 801d16a:	2305      	movs	r3, #5
 801d16c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801d170:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801d174:	4619      	mov	r1, r3
 801d176:	480c      	ldr	r0, [pc, #48]	@ (801d1a8 <HAL_SPI_MspInit+0x32c>)
 801d178:	f7f5 fdbc 	bl	8012cf4 <HAL_GPIO_Init>
}
 801d17c:	bf00      	nop
 801d17e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 801d182:	46bd      	mov	sp, r7
 801d184:	bd80      	pop	{r7, pc}
 801d186:	bf00      	nop
 801d188:	40013000 	.word	0x40013000
 801d18c:	58024400 	.word	0x58024400
 801d190:	58020c00 	.word	0x58020c00
 801d194:	58020400 	.word	0x58020400
 801d198:	40003800 	.word	0x40003800
 801d19c:	40003c00 	.word	0x40003c00
 801d1a0:	58020800 	.word	0x58020800
 801d1a4:	40013400 	.word	0x40013400
 801d1a8:	58021000 	.word	0x58021000

0801d1ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801d1ac:	b480      	push	{r7}
 801d1ae:	b083      	sub	sp, #12
 801d1b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801d1b2:	4b0a      	ldr	r3, [pc, #40]	@ (801d1dc <HAL_MspInit+0x30>)
 801d1b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d1b8:	4a08      	ldr	r2, [pc, #32]	@ (801d1dc <HAL_MspInit+0x30>)
 801d1ba:	f043 0302 	orr.w	r3, r3, #2
 801d1be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801d1c2:	4b06      	ldr	r3, [pc, #24]	@ (801d1dc <HAL_MspInit+0x30>)
 801d1c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d1c8:	f003 0302 	and.w	r3, r3, #2
 801d1cc:	607b      	str	r3, [r7, #4]
 801d1ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801d1d0:	bf00      	nop
 801d1d2:	370c      	adds	r7, #12
 801d1d4:	46bd      	mov	sp, r7
 801d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d1da:	4770      	bx	lr
 801d1dc:	58024400 	.word	0x58024400

0801d1e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 801d1e0:	b480      	push	{r7}
 801d1e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 801d1e4:	bf00      	nop
 801d1e6:	46bd      	mov	sp, r7
 801d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d1ec:	4770      	bx	lr

0801d1ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801d1ee:	b480      	push	{r7}
 801d1f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801d1f2:	bf00      	nop
 801d1f4:	e7fd      	b.n	801d1f2 <HardFault_Handler+0x4>

0801d1f6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 801d1f6:	b480      	push	{r7}
 801d1f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 801d1fa:	bf00      	nop
 801d1fc:	e7fd      	b.n	801d1fa <MemManage_Handler+0x4>

0801d1fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801d1fe:	b480      	push	{r7}
 801d200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801d202:	bf00      	nop
 801d204:	e7fd      	b.n	801d202 <BusFault_Handler+0x4>

0801d206 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 801d206:	b480      	push	{r7}
 801d208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 801d20a:	bf00      	nop
 801d20c:	e7fd      	b.n	801d20a <UsageFault_Handler+0x4>

0801d20e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 801d20e:	b480      	push	{r7}
 801d210:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801d212:	bf00      	nop
 801d214:	46bd      	mov	sp, r7
 801d216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d21a:	4770      	bx	lr

0801d21c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 801d21c:	b480      	push	{r7}
 801d21e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 801d220:	bf00      	nop
 801d222:	46bd      	mov	sp, r7
 801d224:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d228:	4770      	bx	lr

0801d22a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 801d22a:	b480      	push	{r7}
 801d22c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 801d22e:	bf00      	nop
 801d230:	46bd      	mov	sp, r7
 801d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d236:	4770      	bx	lr

0801d238 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 801d238:	b580      	push	{r7, lr}
 801d23a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 801d23c:	f7f3 febe 	bl	8010fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 801d240:	bf00      	nop
 801d242:	bd80      	pop	{r7, pc}

0801d244 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 801d244:	b580      	push	{r7, lr}
 801d246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	TIM6_Sensor_IRQ();
 801d248:	f001 f814 	bl	801e274 <TIM6_Sensor_IRQ>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 801d24c:	4802      	ldr	r0, [pc, #8]	@ (801d258 <TIM6_DAC_IRQHandler+0x14>)
 801d24e:	f7fb fc82 	bl	8018b56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 801d252:	bf00      	nop
 801d254:	bd80      	pop	{r7, pc}
 801d256:	bf00      	nop
 801d258:	24002ec0 	.word	0x24002ec0

0801d25c <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 801d25c:	b580      	push	{r7, lr}
 801d25e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */
  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 801d260:	4803      	ldr	r0, [pc, #12]	@ (801d270 <LPTIM3_IRQHandler+0x14>)
 801d262:	f7f6 ff23 	bl	80140ac <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */
  Battery_LPTIM3_IRQ();
 801d266:	f000 ffd7 	bl	801e218 <Battery_LPTIM3_IRQ>


  /* USER CODE END LPTIM3_IRQn 1 */
}
 801d26a:	bf00      	nop
 801d26c:	bd80      	pop	{r7, pc}
 801d26e:	bf00      	nop
 801d270:	2400057c 	.word	0x2400057c

0801d274 <LPTIM4_IRQHandler>:

/**
  * @brief This function handles LPTIM4 global interrupt.
  */
void LPTIM4_IRQHandler(void)
{
 801d274:	b580      	push	{r7, lr}
 801d276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM4_IRQn 0 */

  /* USER CODE END LPTIM4_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim4);
 801d278:	4803      	ldr	r0, [pc, #12]	@ (801d288 <LPTIM4_IRQHandler+0x14>)
 801d27a:	f7f6 ff17 	bl	80140ac <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM4_IRQn 1 */
  Motor_LPTIM4_IRQ();
 801d27e:	f000 ffa1 	bl	801e1c4 <Motor_LPTIM4_IRQ>
  /* USER CODE END LPTIM4_IRQn 1 */
}
 801d282:	bf00      	nop
 801d284:	bd80      	pop	{r7, pc}
 801d286:	bf00      	nop
 801d288:	240005b4 	.word	0x240005b4

0801d28c <LPTIM5_IRQHandler>:

/**
  * @brief This function handles LPTIM5 global interrupt.
  */
void LPTIM5_IRQHandler(void)
{
 801d28c:	b580      	push	{r7, lr}
 801d28e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM5_IRQn 0 */

  /* USER CODE END LPTIM5_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim5);
 801d290:	4803      	ldr	r0, [pc, #12]	@ (801d2a0 <LPTIM5_IRQHandler+0x14>)
 801d292:	f7f6 ff0b 	bl	80140ac <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM5_IRQn 1 */
  Drive_LPTIM5_IRQ();
 801d296:	f000 ff8e 	bl	801e1b6 <Drive_LPTIM5_IRQ>
  /* USER CODE END LPTIM5_IRQn 1 */
}
 801d29a:	bf00      	nop
 801d29c:	bd80      	pop	{r7, pc}
 801d29e:	bf00      	nop
 801d2a0:	240005ec 	.word	0x240005ec

0801d2a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 801d2a4:	b480      	push	{r7}
 801d2a6:	af00      	add	r7, sp, #0
  return 1;
 801d2a8:	2301      	movs	r3, #1
}
 801d2aa:	4618      	mov	r0, r3
 801d2ac:	46bd      	mov	sp, r7
 801d2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d2b2:	4770      	bx	lr

0801d2b4 <_kill>:

int _kill(int pid, int sig)
{
 801d2b4:	b580      	push	{r7, lr}
 801d2b6:	b082      	sub	sp, #8
 801d2b8:	af00      	add	r7, sp, #0
 801d2ba:	6078      	str	r0, [r7, #4]
 801d2bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 801d2be:	f001 ff9d 	bl	801f1fc <__errno>
 801d2c2:	4603      	mov	r3, r0
 801d2c4:	2216      	movs	r2, #22
 801d2c6:	601a      	str	r2, [r3, #0]
  return -1;
 801d2c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d2cc:	4618      	mov	r0, r3
 801d2ce:	3708      	adds	r7, #8
 801d2d0:	46bd      	mov	sp, r7
 801d2d2:	bd80      	pop	{r7, pc}

0801d2d4 <_exit>:

void _exit (int status)
{
 801d2d4:	b580      	push	{r7, lr}
 801d2d6:	b082      	sub	sp, #8
 801d2d8:	af00      	add	r7, sp, #0
 801d2da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 801d2dc:	f04f 31ff 	mov.w	r1, #4294967295
 801d2e0:	6878      	ldr	r0, [r7, #4]
 801d2e2:	f7ff ffe7 	bl	801d2b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 801d2e6:	bf00      	nop
 801d2e8:	e7fd      	b.n	801d2e6 <_exit+0x12>

0801d2ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 801d2ea:	b580      	push	{r7, lr}
 801d2ec:	b086      	sub	sp, #24
 801d2ee:	af00      	add	r7, sp, #0
 801d2f0:	60f8      	str	r0, [r7, #12]
 801d2f2:	60b9      	str	r1, [r7, #8]
 801d2f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801d2f6:	2300      	movs	r3, #0
 801d2f8:	617b      	str	r3, [r7, #20]
 801d2fa:	e00a      	b.n	801d312 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 801d2fc:	f3af 8000 	nop.w
 801d300:	4601      	mov	r1, r0
 801d302:	68bb      	ldr	r3, [r7, #8]
 801d304:	1c5a      	adds	r2, r3, #1
 801d306:	60ba      	str	r2, [r7, #8]
 801d308:	b2ca      	uxtb	r2, r1
 801d30a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801d30c:	697b      	ldr	r3, [r7, #20]
 801d30e:	3301      	adds	r3, #1
 801d310:	617b      	str	r3, [r7, #20]
 801d312:	697a      	ldr	r2, [r7, #20]
 801d314:	687b      	ldr	r3, [r7, #4]
 801d316:	429a      	cmp	r2, r3
 801d318:	dbf0      	blt.n	801d2fc <_read+0x12>
  }

  return len;
 801d31a:	687b      	ldr	r3, [r7, #4]
}
 801d31c:	4618      	mov	r0, r3
 801d31e:	3718      	adds	r7, #24
 801d320:	46bd      	mov	sp, r7
 801d322:	bd80      	pop	{r7, pc}

0801d324 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 801d324:	b580      	push	{r7, lr}
 801d326:	b086      	sub	sp, #24
 801d328:	af00      	add	r7, sp, #0
 801d32a:	60f8      	str	r0, [r7, #12]
 801d32c:	60b9      	str	r1, [r7, #8]
 801d32e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801d330:	2300      	movs	r3, #0
 801d332:	617b      	str	r3, [r7, #20]
 801d334:	e009      	b.n	801d34a <_write+0x26>
  {
    __io_putchar(*ptr++);
 801d336:	68bb      	ldr	r3, [r7, #8]
 801d338:	1c5a      	adds	r2, r3, #1
 801d33a:	60ba      	str	r2, [r7, #8]
 801d33c:	781b      	ldrb	r3, [r3, #0]
 801d33e:	4618      	mov	r0, r3
 801d340:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801d344:	697b      	ldr	r3, [r7, #20]
 801d346:	3301      	adds	r3, #1
 801d348:	617b      	str	r3, [r7, #20]
 801d34a:	697a      	ldr	r2, [r7, #20]
 801d34c:	687b      	ldr	r3, [r7, #4]
 801d34e:	429a      	cmp	r2, r3
 801d350:	dbf1      	blt.n	801d336 <_write+0x12>
  }
  return len;
 801d352:	687b      	ldr	r3, [r7, #4]
}
 801d354:	4618      	mov	r0, r3
 801d356:	3718      	adds	r7, #24
 801d358:	46bd      	mov	sp, r7
 801d35a:	bd80      	pop	{r7, pc}

0801d35c <_close>:

int _close(int file)
{
 801d35c:	b480      	push	{r7}
 801d35e:	b083      	sub	sp, #12
 801d360:	af00      	add	r7, sp, #0
 801d362:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 801d364:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d368:	4618      	mov	r0, r3
 801d36a:	370c      	adds	r7, #12
 801d36c:	46bd      	mov	sp, r7
 801d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d372:	4770      	bx	lr

0801d374 <_fstat>:


int _fstat(int file, struct stat *st)
{
 801d374:	b480      	push	{r7}
 801d376:	b083      	sub	sp, #12
 801d378:	af00      	add	r7, sp, #0
 801d37a:	6078      	str	r0, [r7, #4]
 801d37c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 801d37e:	683b      	ldr	r3, [r7, #0]
 801d380:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801d384:	605a      	str	r2, [r3, #4]
  return 0;
 801d386:	2300      	movs	r3, #0
}
 801d388:	4618      	mov	r0, r3
 801d38a:	370c      	adds	r7, #12
 801d38c:	46bd      	mov	sp, r7
 801d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d392:	4770      	bx	lr

0801d394 <_isatty>:

int _isatty(int file)
{
 801d394:	b480      	push	{r7}
 801d396:	b083      	sub	sp, #12
 801d398:	af00      	add	r7, sp, #0
 801d39a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 801d39c:	2301      	movs	r3, #1
}
 801d39e:	4618      	mov	r0, r3
 801d3a0:	370c      	adds	r7, #12
 801d3a2:	46bd      	mov	sp, r7
 801d3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3a8:	4770      	bx	lr

0801d3aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 801d3aa:	b480      	push	{r7}
 801d3ac:	b085      	sub	sp, #20
 801d3ae:	af00      	add	r7, sp, #0
 801d3b0:	60f8      	str	r0, [r7, #12]
 801d3b2:	60b9      	str	r1, [r7, #8]
 801d3b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 801d3b6:	2300      	movs	r3, #0
}
 801d3b8:	4618      	mov	r0, r3
 801d3ba:	3714      	adds	r7, #20
 801d3bc:	46bd      	mov	sp, r7
 801d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3c2:	4770      	bx	lr

0801d3c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 801d3c4:	b580      	push	{r7, lr}
 801d3c6:	b086      	sub	sp, #24
 801d3c8:	af00      	add	r7, sp, #0
 801d3ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 801d3cc:	4a14      	ldr	r2, [pc, #80]	@ (801d420 <_sbrk+0x5c>)
 801d3ce:	4b15      	ldr	r3, [pc, #84]	@ (801d424 <_sbrk+0x60>)
 801d3d0:	1ad3      	subs	r3, r2, r3
 801d3d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801d3d4:	697b      	ldr	r3, [r7, #20]
 801d3d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 801d3d8:	4b13      	ldr	r3, [pc, #76]	@ (801d428 <_sbrk+0x64>)
 801d3da:	681b      	ldr	r3, [r3, #0]
 801d3dc:	2b00      	cmp	r3, #0
 801d3de:	d102      	bne.n	801d3e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 801d3e0:	4b11      	ldr	r3, [pc, #68]	@ (801d428 <_sbrk+0x64>)
 801d3e2:	4a12      	ldr	r2, [pc, #72]	@ (801d42c <_sbrk+0x68>)
 801d3e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801d3e6:	4b10      	ldr	r3, [pc, #64]	@ (801d428 <_sbrk+0x64>)
 801d3e8:	681a      	ldr	r2, [r3, #0]
 801d3ea:	687b      	ldr	r3, [r7, #4]
 801d3ec:	4413      	add	r3, r2
 801d3ee:	693a      	ldr	r2, [r7, #16]
 801d3f0:	429a      	cmp	r2, r3
 801d3f2:	d207      	bcs.n	801d404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 801d3f4:	f001 ff02 	bl	801f1fc <__errno>
 801d3f8:	4603      	mov	r3, r0
 801d3fa:	220c      	movs	r2, #12
 801d3fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 801d3fe:	f04f 33ff 	mov.w	r3, #4294967295
 801d402:	e009      	b.n	801d418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 801d404:	4b08      	ldr	r3, [pc, #32]	@ (801d428 <_sbrk+0x64>)
 801d406:	681b      	ldr	r3, [r3, #0]
 801d408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 801d40a:	4b07      	ldr	r3, [pc, #28]	@ (801d428 <_sbrk+0x64>)
 801d40c:	681a      	ldr	r2, [r3, #0]
 801d40e:	687b      	ldr	r3, [r7, #4]
 801d410:	4413      	add	r3, r2
 801d412:	4a05      	ldr	r2, [pc, #20]	@ (801d428 <_sbrk+0x64>)
 801d414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801d416:	68fb      	ldr	r3, [r7, #12]
}
 801d418:	4618      	mov	r0, r3
 801d41a:	3718      	adds	r7, #24
 801d41c:	46bd      	mov	sp, r7
 801d41e:	bd80      	pop	{r7, pc}
 801d420:	24080000 	.word	0x24080000
 801d424:	00000400 	.word	0x00000400
 801d428:	24002dd8 	.word	0x24002dd8
 801d42c:	24003610 	.word	0x24003610

0801d430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 801d430:	b480      	push	{r7}
 801d432:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 801d434:	4b29      	ldr	r3, [pc, #164]	@ (801d4dc <SystemInit+0xac>)
 801d436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d43a:	4a28      	ldr	r2, [pc, #160]	@ (801d4dc <SystemInit+0xac>)
 801d43c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 801d440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 801d444:	4b26      	ldr	r3, [pc, #152]	@ (801d4e0 <SystemInit+0xb0>)
 801d446:	681b      	ldr	r3, [r3, #0]
 801d448:	4a25      	ldr	r2, [pc, #148]	@ (801d4e0 <SystemInit+0xb0>)
 801d44a:	f043 0301 	orr.w	r3, r3, #1
 801d44e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 801d450:	4b23      	ldr	r3, [pc, #140]	@ (801d4e0 <SystemInit+0xb0>)
 801d452:	2200      	movs	r2, #0
 801d454:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 801d456:	4b22      	ldr	r3, [pc, #136]	@ (801d4e0 <SystemInit+0xb0>)
 801d458:	681a      	ldr	r2, [r3, #0]
 801d45a:	4921      	ldr	r1, [pc, #132]	@ (801d4e0 <SystemInit+0xb0>)
 801d45c:	4b21      	ldr	r3, [pc, #132]	@ (801d4e4 <SystemInit+0xb4>)
 801d45e:	4013      	ands	r3, r2
 801d460:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 801d462:	4b1f      	ldr	r3, [pc, #124]	@ (801d4e0 <SystemInit+0xb0>)
 801d464:	2200      	movs	r2, #0
 801d466:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 801d468:	4b1d      	ldr	r3, [pc, #116]	@ (801d4e0 <SystemInit+0xb0>)
 801d46a:	2200      	movs	r2, #0
 801d46c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 801d46e:	4b1c      	ldr	r3, [pc, #112]	@ (801d4e0 <SystemInit+0xb0>)
 801d470:	2200      	movs	r2, #0
 801d472:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 801d474:	4b1a      	ldr	r3, [pc, #104]	@ (801d4e0 <SystemInit+0xb0>)
 801d476:	2200      	movs	r2, #0
 801d478:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 801d47a:	4b19      	ldr	r3, [pc, #100]	@ (801d4e0 <SystemInit+0xb0>)
 801d47c:	2200      	movs	r2, #0
 801d47e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 801d480:	4b17      	ldr	r3, [pc, #92]	@ (801d4e0 <SystemInit+0xb0>)
 801d482:	2200      	movs	r2, #0
 801d484:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 801d486:	4b16      	ldr	r3, [pc, #88]	@ (801d4e0 <SystemInit+0xb0>)
 801d488:	2200      	movs	r2, #0
 801d48a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 801d48c:	4b14      	ldr	r3, [pc, #80]	@ (801d4e0 <SystemInit+0xb0>)
 801d48e:	2200      	movs	r2, #0
 801d490:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 801d492:	4b13      	ldr	r3, [pc, #76]	@ (801d4e0 <SystemInit+0xb0>)
 801d494:	2200      	movs	r2, #0
 801d496:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 801d498:	4b11      	ldr	r3, [pc, #68]	@ (801d4e0 <SystemInit+0xb0>)
 801d49a:	2200      	movs	r2, #0
 801d49c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 801d49e:	4b10      	ldr	r3, [pc, #64]	@ (801d4e0 <SystemInit+0xb0>)
 801d4a0:	2200      	movs	r2, #0
 801d4a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 801d4a4:	4b0e      	ldr	r3, [pc, #56]	@ (801d4e0 <SystemInit+0xb0>)
 801d4a6:	681b      	ldr	r3, [r3, #0]
 801d4a8:	4a0d      	ldr	r2, [pc, #52]	@ (801d4e0 <SystemInit+0xb0>)
 801d4aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801d4ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 801d4b0:	4b0b      	ldr	r3, [pc, #44]	@ (801d4e0 <SystemInit+0xb0>)
 801d4b2:	2200      	movs	r2, #0
 801d4b4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 801d4b6:	4b0c      	ldr	r3, [pc, #48]	@ (801d4e8 <SystemInit+0xb8>)
 801d4b8:	681a      	ldr	r2, [r3, #0]
 801d4ba:	4b0c      	ldr	r3, [pc, #48]	@ (801d4ec <SystemInit+0xbc>)
 801d4bc:	4013      	ands	r3, r2
 801d4be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d4c2:	d202      	bcs.n	801d4ca <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 801d4c4:	4b0a      	ldr	r3, [pc, #40]	@ (801d4f0 <SystemInit+0xc0>)
 801d4c6:	2201      	movs	r2, #1
 801d4c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801d4ca:	4b04      	ldr	r3, [pc, #16]	@ (801d4dc <SystemInit+0xac>)
 801d4cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801d4d0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 801d4d2:	bf00      	nop
 801d4d4:	46bd      	mov	sp, r7
 801d4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4da:	4770      	bx	lr
 801d4dc:	e000ed00 	.word	0xe000ed00
 801d4e0:	58024400 	.word	0x58024400
 801d4e4:	eaf6ed7f 	.word	0xeaf6ed7f
 801d4e8:	5c001000 	.word	0x5c001000
 801d4ec:	ffff0000 	.word	0xffff0000
 801d4f0:	51008108 	.word	0x51008108

0801d4f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 801d4f4:	b580      	push	{r7, lr}
 801d4f6:	b09a      	sub	sp, #104	@ 0x68
 801d4f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 801d4fa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801d4fe:	2200      	movs	r2, #0
 801d500:	601a      	str	r2, [r3, #0]
 801d502:	605a      	str	r2, [r3, #4]
 801d504:	609a      	str	r2, [r3, #8]
 801d506:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d508:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801d50c:	2200      	movs	r2, #0
 801d50e:	601a      	str	r2, [r3, #0]
 801d510:	605a      	str	r2, [r3, #4]
 801d512:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801d514:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d518:	2200      	movs	r2, #0
 801d51a:	601a      	str	r2, [r3, #0]
 801d51c:	605a      	str	r2, [r3, #4]
 801d51e:	609a      	str	r2, [r3, #8]
 801d520:	60da      	str	r2, [r3, #12]
 801d522:	611a      	str	r2, [r3, #16]
 801d524:	615a      	str	r2, [r3, #20]
 801d526:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 801d528:	1d3b      	adds	r3, r7, #4
 801d52a:	222c      	movs	r2, #44	@ 0x2c
 801d52c:	2100      	movs	r1, #0
 801d52e:	4618      	mov	r0, r3
 801d530:	f001 fdee 	bl	801f110 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 801d534:	4b44      	ldr	r3, [pc, #272]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d536:	4a45      	ldr	r2, [pc, #276]	@ (801d64c <MX_TIM1_Init+0x158>)
 801d538:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 801d53a:	4b43      	ldr	r3, [pc, #268]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d53c:	220b      	movs	r2, #11
 801d53e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d540:	4b41      	ldr	r3, [pc, #260]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d542:	2200      	movs	r2, #0
 801d544:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 801d546:	4b40      	ldr	r3, [pc, #256]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d548:	f240 32e7 	movw	r2, #999	@ 0x3e7
 801d54c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801d54e:	4b3e      	ldr	r3, [pc, #248]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d550:	2200      	movs	r2, #0
 801d552:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 801d554:	4b3c      	ldr	r3, [pc, #240]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d556:	2200      	movs	r2, #0
 801d558:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 801d55a:	4b3b      	ldr	r3, [pc, #236]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d55c:	2280      	movs	r2, #128	@ 0x80
 801d55e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 801d560:	4839      	ldr	r0, [pc, #228]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d562:	f7fb fa4a 	bl	80189fa <HAL_TIM_Base_Init>
 801d566:	4603      	mov	r3, r0
 801d568:	2b00      	cmp	r3, #0
 801d56a:	d001      	beq.n	801d570 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 801d56c:	f7ff fa46 	bl	801c9fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801d570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801d574:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 801d576:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801d57a:	4619      	mov	r1, r3
 801d57c:	4832      	ldr	r0, [pc, #200]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d57e:	f7fb fd05 	bl	8018f8c <HAL_TIM_ConfigClockSource>
 801d582:	4603      	mov	r3, r0
 801d584:	2b00      	cmp	r3, #0
 801d586:	d001      	beq.n	801d58c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 801d588:	f7ff fa38 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 801d58c:	482e      	ldr	r0, [pc, #184]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d58e:	f7fb fa8b 	bl	8018aa8 <HAL_TIM_PWM_Init>
 801d592:	4603      	mov	r3, r0
 801d594:	2b00      	cmp	r3, #0
 801d596:	d001      	beq.n	801d59c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 801d598:	f7ff fa30 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d59c:	2300      	movs	r3, #0
 801d59e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 801d5a0:	2300      	movs	r3, #0
 801d5a2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d5a4:	2300      	movs	r3, #0
 801d5a6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 801d5a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801d5ac:	4619      	mov	r1, r3
 801d5ae:	4826      	ldr	r0, [pc, #152]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d5b0:	f7fc faec 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d5b4:	4603      	mov	r3, r0
 801d5b6:	2b00      	cmp	r3, #0
 801d5b8:	d001      	beq.n	801d5be <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 801d5ba:	f7ff fa1f 	bl	801c9fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 801d5be:	2370      	movs	r3, #112	@ 0x70
 801d5c0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 801d5c2:	2300      	movs	r3, #0
 801d5c4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801d5c6:	2300      	movs	r3, #0
 801d5c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 801d5ca:	2300      	movs	r3, #0
 801d5cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801d5ce:	2300      	movs	r3, #0
 801d5d0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 801d5d2:	2300      	movs	r3, #0
 801d5d4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801d5d6:	2300      	movs	r3, #0
 801d5d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801d5da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d5de:	2204      	movs	r2, #4
 801d5e0:	4619      	mov	r1, r3
 801d5e2:	4819      	ldr	r0, [pc, #100]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d5e4:	f7fb fbbe 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d5e8:	4603      	mov	r3, r0
 801d5ea:	2b00      	cmp	r3, #0
 801d5ec:	d001      	beq.n	801d5f2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 801d5ee:	f7ff fa05 	bl	801c9fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801d5f2:	2300      	movs	r3, #0
 801d5f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 801d5f6:	2300      	movs	r3, #0
 801d5f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 801d5fa:	2300      	movs	r3, #0
 801d5fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 801d5fe:	2300      	movs	r3, #0
 801d600:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 801d602:	2300      	movs	r3, #0
 801d604:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801d606:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801d60a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 801d60c:	2300      	movs	r3, #0
 801d60e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 801d610:	2300      	movs	r3, #0
 801d612:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 801d614:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801d618:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 801d61a:	2300      	movs	r3, #0
 801d61c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 801d61e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801d622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 801d624:	1d3b      	adds	r3, r7, #4
 801d626:	4619      	mov	r1, r3
 801d628:	4807      	ldr	r0, [pc, #28]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d62a:	f7fc fb3d 	bl	8019ca8 <HAL_TIMEx_ConfigBreakDeadTime>
 801d62e:	4603      	mov	r3, r0
 801d630:	2b00      	cmp	r3, #0
 801d632:	d001      	beq.n	801d638 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 801d634:	f7ff f9e2 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 801d638:	4803      	ldr	r0, [pc, #12]	@ (801d648 <MX_TIM1_Init+0x154>)
 801d63a:	f000 fb71 	bl	801dd20 <HAL_TIM_MspPostInit>

}
 801d63e:	bf00      	nop
 801d640:	3768      	adds	r7, #104	@ 0x68
 801d642:	46bd      	mov	sp, r7
 801d644:	bd80      	pop	{r7, pc}
 801d646:	bf00      	nop
 801d648:	24002ddc 	.word	0x24002ddc
 801d64c:	40010000 	.word	0x40010000

0801d650 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 801d650:	b580      	push	{r7, lr}
 801d652:	b08a      	sub	sp, #40	@ 0x28
 801d654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d656:	f107 031c 	add.w	r3, r7, #28
 801d65a:	2200      	movs	r2, #0
 801d65c:	601a      	str	r2, [r3, #0]
 801d65e:	605a      	str	r2, [r3, #4]
 801d660:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801d662:	463b      	mov	r3, r7
 801d664:	2200      	movs	r2, #0
 801d666:	601a      	str	r2, [r3, #0]
 801d668:	605a      	str	r2, [r3, #4]
 801d66a:	609a      	str	r2, [r3, #8]
 801d66c:	60da      	str	r2, [r3, #12]
 801d66e:	611a      	str	r2, [r3, #16]
 801d670:	615a      	str	r2, [r3, #20]
 801d672:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 801d674:	4b2c      	ldr	r3, [pc, #176]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d676:	4a2d      	ldr	r2, [pc, #180]	@ (801d72c <MX_TIM3_Init+0xdc>)
 801d678:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 801d67a:	4b2b      	ldr	r3, [pc, #172]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d67c:	2200      	movs	r2, #0
 801d67e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d680:	4b29      	ldr	r3, [pc, #164]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d682:	2200      	movs	r2, #0
 801d684:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 801d686:	4b28      	ldr	r3, [pc, #160]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801d68c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801d68e:	4b26      	ldr	r3, [pc, #152]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d690:	2200      	movs	r2, #0
 801d692:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801d694:	4b24      	ldr	r3, [pc, #144]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d696:	2200      	movs	r2, #0
 801d698:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 801d69a:	4823      	ldr	r0, [pc, #140]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d69c:	f7fb fa04 	bl	8018aa8 <HAL_TIM_PWM_Init>
 801d6a0:	4603      	mov	r3, r0
 801d6a2:	2b00      	cmp	r3, #0
 801d6a4:	d001      	beq.n	801d6aa <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 801d6a6:	f7ff f9a9 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d6aa:	2300      	movs	r3, #0
 801d6ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d6ae:	2300      	movs	r3, #0
 801d6b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801d6b2:	f107 031c 	add.w	r3, r7, #28
 801d6b6:	4619      	mov	r1, r3
 801d6b8:	481b      	ldr	r0, [pc, #108]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d6ba:	f7fc fa67 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d6be:	4603      	mov	r3, r0
 801d6c0:	2b00      	cmp	r3, #0
 801d6c2:	d001      	beq.n	801d6c8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 801d6c4:	f7ff f99a 	bl	801c9fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801d6c8:	2360      	movs	r3, #96	@ 0x60
 801d6ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 801d6cc:	2300      	movs	r3, #0
 801d6ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801d6d0:	2300      	movs	r3, #0
 801d6d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801d6d4:	2300      	movs	r3, #0
 801d6d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 801d6d8:	463b      	mov	r3, r7
 801d6da:	2200      	movs	r2, #0
 801d6dc:	4619      	mov	r1, r3
 801d6de:	4812      	ldr	r0, [pc, #72]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d6e0:	f7fb fb40 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d6e4:	4603      	mov	r3, r0
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	d001      	beq.n	801d6ee <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 801d6ea:	f7ff f987 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801d6ee:	463b      	mov	r3, r7
 801d6f0:	2204      	movs	r2, #4
 801d6f2:	4619      	mov	r1, r3
 801d6f4:	480c      	ldr	r0, [pc, #48]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d6f6:	f7fb fb35 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d6fa:	4603      	mov	r3, r0
 801d6fc:	2b00      	cmp	r3, #0
 801d6fe:	d001      	beq.n	801d704 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 801d700:	f7ff f97c 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 801d704:	463b      	mov	r3, r7
 801d706:	2208      	movs	r2, #8
 801d708:	4619      	mov	r1, r3
 801d70a:	4807      	ldr	r0, [pc, #28]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d70c:	f7fb fb2a 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d710:	4603      	mov	r3, r0
 801d712:	2b00      	cmp	r3, #0
 801d714:	d001      	beq.n	801d71a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 801d716:	f7ff f971 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 801d71a:	4803      	ldr	r0, [pc, #12]	@ (801d728 <MX_TIM3_Init+0xd8>)
 801d71c:	f000 fb00 	bl	801dd20 <HAL_TIM_MspPostInit>

}
 801d720:	bf00      	nop
 801d722:	3728      	adds	r7, #40	@ 0x28
 801d724:	46bd      	mov	sp, r7
 801d726:	bd80      	pop	{r7, pc}
 801d728:	24002e28 	.word	0x24002e28
 801d72c:	40000400 	.word	0x40000400

0801d730 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 801d730:	b580      	push	{r7, lr}
 801d732:	b08a      	sub	sp, #40	@ 0x28
 801d734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d736:	f107 031c 	add.w	r3, r7, #28
 801d73a:	2200      	movs	r2, #0
 801d73c:	601a      	str	r2, [r3, #0]
 801d73e:	605a      	str	r2, [r3, #4]
 801d740:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801d742:	463b      	mov	r3, r7
 801d744:	2200      	movs	r2, #0
 801d746:	601a      	str	r2, [r3, #0]
 801d748:	605a      	str	r2, [r3, #4]
 801d74a:	609a      	str	r2, [r3, #8]
 801d74c:	60da      	str	r2, [r3, #12]
 801d74e:	611a      	str	r2, [r3, #16]
 801d750:	615a      	str	r2, [r3, #20]
 801d752:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 801d754:	4b2c      	ldr	r3, [pc, #176]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d756:	4a2d      	ldr	r2, [pc, #180]	@ (801d80c <MX_TIM4_Init+0xdc>)
 801d758:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 801d75a:	4b2b      	ldr	r3, [pc, #172]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d75c:	2200      	movs	r2, #0
 801d75e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d760:	4b29      	ldr	r3, [pc, #164]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d762:	2200      	movs	r2, #0
 801d764:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 801d766:	4b28      	ldr	r3, [pc, #160]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d768:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801d76c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801d76e:	4b26      	ldr	r3, [pc, #152]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d770:	2200      	movs	r2, #0
 801d772:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801d774:	4b24      	ldr	r3, [pc, #144]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d776:	2200      	movs	r2, #0
 801d778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 801d77a:	4823      	ldr	r0, [pc, #140]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d77c:	f7fb f994 	bl	8018aa8 <HAL_TIM_PWM_Init>
 801d780:	4603      	mov	r3, r0
 801d782:	2b00      	cmp	r3, #0
 801d784:	d001      	beq.n	801d78a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 801d786:	f7ff f939 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d78a:	2300      	movs	r3, #0
 801d78c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d78e:	2300      	movs	r3, #0
 801d790:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 801d792:	f107 031c 	add.w	r3, r7, #28
 801d796:	4619      	mov	r1, r3
 801d798:	481b      	ldr	r0, [pc, #108]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d79a:	f7fc f9f7 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d79e:	4603      	mov	r3, r0
 801d7a0:	2b00      	cmp	r3, #0
 801d7a2:	d001      	beq.n	801d7a8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 801d7a4:	f7ff f92a 	bl	801c9fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801d7a8:	2360      	movs	r3, #96	@ 0x60
 801d7aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 801d7ac:	2300      	movs	r3, #0
 801d7ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801d7b0:	2300      	movs	r3, #0
 801d7b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801d7b4:	2300      	movs	r3, #0
 801d7b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801d7b8:	463b      	mov	r3, r7
 801d7ba:	2204      	movs	r2, #4
 801d7bc:	4619      	mov	r1, r3
 801d7be:	4812      	ldr	r0, [pc, #72]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d7c0:	f7fb fad0 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d7c4:	4603      	mov	r3, r0
 801d7c6:	2b00      	cmp	r3, #0
 801d7c8:	d001      	beq.n	801d7ce <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 801d7ca:	f7ff f917 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 801d7ce:	463b      	mov	r3, r7
 801d7d0:	2208      	movs	r2, #8
 801d7d2:	4619      	mov	r1, r3
 801d7d4:	480c      	ldr	r0, [pc, #48]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d7d6:	f7fb fac5 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d7da:	4603      	mov	r3, r0
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d001      	beq.n	801d7e4 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 801d7e0:	f7ff f90c 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801d7e4:	463b      	mov	r3, r7
 801d7e6:	220c      	movs	r2, #12
 801d7e8:	4619      	mov	r1, r3
 801d7ea:	4807      	ldr	r0, [pc, #28]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d7ec:	f7fb faba 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d7f0:	4603      	mov	r3, r0
 801d7f2:	2b00      	cmp	r3, #0
 801d7f4:	d001      	beq.n	801d7fa <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 801d7f6:	f7ff f901 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 801d7fa:	4803      	ldr	r0, [pc, #12]	@ (801d808 <MX_TIM4_Init+0xd8>)
 801d7fc:	f000 fa90 	bl	801dd20 <HAL_TIM_MspPostInit>

}
 801d800:	bf00      	nop
 801d802:	3728      	adds	r7, #40	@ 0x28
 801d804:	46bd      	mov	sp, r7
 801d806:	bd80      	pop	{r7, pc}
 801d808:	24002e74 	.word	0x24002e74
 801d80c:	40000800 	.word	0x40000800

0801d810 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 801d810:	b580      	push	{r7, lr}
 801d812:	b084      	sub	sp, #16
 801d814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d816:	1d3b      	adds	r3, r7, #4
 801d818:	2200      	movs	r2, #0
 801d81a:	601a      	str	r2, [r3, #0]
 801d81c:	605a      	str	r2, [r3, #4]
 801d81e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 801d820:	4b14      	ldr	r3, [pc, #80]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d822:	4a15      	ldr	r2, [pc, #84]	@ (801d878 <MX_TIM6_Init+0x68>)
 801d824:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 801d826:	4b13      	ldr	r3, [pc, #76]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d828:	2200      	movs	r2, #0
 801d82a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d82c:	4b11      	ldr	r3, [pc, #68]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d82e:	2200      	movs	r2, #0
 801d830:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 801d832:	4b10      	ldr	r3, [pc, #64]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d834:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801d838:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801d83a:	4b0e      	ldr	r3, [pc, #56]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d83c:	2200      	movs	r2, #0
 801d83e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 801d840:	480c      	ldr	r0, [pc, #48]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d842:	f7fb f8da 	bl	80189fa <HAL_TIM_Base_Init>
 801d846:	4603      	mov	r3, r0
 801d848:	2b00      	cmp	r3, #0
 801d84a:	d001      	beq.n	801d850 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 801d84c:	f7ff f8d6 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d850:	2300      	movs	r3, #0
 801d852:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d854:	2300      	movs	r3, #0
 801d856:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 801d858:	1d3b      	adds	r3, r7, #4
 801d85a:	4619      	mov	r1, r3
 801d85c:	4805      	ldr	r0, [pc, #20]	@ (801d874 <MX_TIM6_Init+0x64>)
 801d85e:	f7fc f995 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d862:	4603      	mov	r3, r0
 801d864:	2b00      	cmp	r3, #0
 801d866:	d001      	beq.n	801d86c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 801d868:	f7ff f8c8 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 801d86c:	bf00      	nop
 801d86e:	3710      	adds	r7, #16
 801d870:	46bd      	mov	sp, r7
 801d872:	bd80      	pop	{r7, pc}
 801d874:	24002ec0 	.word	0x24002ec0
 801d878:	40001000 	.word	0x40001000

0801d87c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 801d87c:	b580      	push	{r7, lr}
 801d87e:	b084      	sub	sp, #16
 801d880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d882:	1d3b      	adds	r3, r7, #4
 801d884:	2200      	movs	r2, #0
 801d886:	601a      	str	r2, [r3, #0]
 801d888:	605a      	str	r2, [r3, #4]
 801d88a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */
  void Drive_TIM7_IRQ();
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 801d88c:	4b14      	ldr	r3, [pc, #80]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d88e:	4a15      	ldr	r2, [pc, #84]	@ (801d8e4 <MX_TIM7_Init+0x68>)
 801d890:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 801d892:	4b13      	ldr	r3, [pc, #76]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d894:	2200      	movs	r2, #0
 801d896:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d898:	4b11      	ldr	r3, [pc, #68]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d89a:	2200      	movs	r2, #0
 801d89c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 801d89e:	4b10      	ldr	r3, [pc, #64]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d8a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801d8a4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801d8a6:	4b0e      	ldr	r3, [pc, #56]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d8a8:	2200      	movs	r2, #0
 801d8aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 801d8ac:	480c      	ldr	r0, [pc, #48]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d8ae:	f7fb f8a4 	bl	80189fa <HAL_TIM_Base_Init>
 801d8b2:	4603      	mov	r3, r0
 801d8b4:	2b00      	cmp	r3, #0
 801d8b6:	d001      	beq.n	801d8bc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 801d8b8:	f7ff f8a0 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d8bc:	2300      	movs	r3, #0
 801d8be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d8c0:	2300      	movs	r3, #0
 801d8c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 801d8c4:	1d3b      	adds	r3, r7, #4
 801d8c6:	4619      	mov	r1, r3
 801d8c8:	4805      	ldr	r0, [pc, #20]	@ (801d8e0 <MX_TIM7_Init+0x64>)
 801d8ca:	f7fc f95f 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d8ce:	4603      	mov	r3, r0
 801d8d0:	2b00      	cmp	r3, #0
 801d8d2:	d001      	beq.n	801d8d8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 801d8d4:	f7ff f892 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 801d8d8:	bf00      	nop
 801d8da:	3710      	adds	r7, #16
 801d8dc:	46bd      	mov	sp, r7
 801d8de:	bd80      	pop	{r7, pc}
 801d8e0:	24002f0c 	.word	0x24002f0c
 801d8e4:	40001400 	.word	0x40001400

0801d8e8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 801d8e8:	b580      	push	{r7, lr}
 801d8ea:	b09a      	sub	sp, #104	@ 0x68
 801d8ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 801d8ee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801d8f2:	2200      	movs	r2, #0
 801d8f4:	601a      	str	r2, [r3, #0]
 801d8f6:	605a      	str	r2, [r3, #4]
 801d8f8:	609a      	str	r2, [r3, #8]
 801d8fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801d8fc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801d900:	2200      	movs	r2, #0
 801d902:	601a      	str	r2, [r3, #0]
 801d904:	605a      	str	r2, [r3, #4]
 801d906:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801d908:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d90c:	2200      	movs	r2, #0
 801d90e:	601a      	str	r2, [r3, #0]
 801d910:	605a      	str	r2, [r3, #4]
 801d912:	609a      	str	r2, [r3, #8]
 801d914:	60da      	str	r2, [r3, #12]
 801d916:	611a      	str	r2, [r3, #16]
 801d918:	615a      	str	r2, [r3, #20]
 801d91a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 801d91c:	1d3b      	adds	r3, r7, #4
 801d91e:	222c      	movs	r2, #44	@ 0x2c
 801d920:	2100      	movs	r1, #0
 801d922:	4618      	mov	r0, r3
 801d924:	f001 fbf4 	bl	801f110 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 801d928:	4b3f      	ldr	r3, [pc, #252]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d92a:	4a40      	ldr	r2, [pc, #256]	@ (801da2c <MX_TIM15_Init+0x144>)
 801d92c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 239;
 801d92e:	4b3e      	ldr	r3, [pc, #248]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d930:	22ef      	movs	r2, #239	@ 0xef
 801d932:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 801d934:	4b3c      	ldr	r3, [pc, #240]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d936:	2200      	movs	r2, #0
 801d938:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 319;
 801d93a:	4b3b      	ldr	r3, [pc, #236]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d93c:	f240 123f 	movw	r2, #319	@ 0x13f
 801d940:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801d942:	4b39      	ldr	r3, [pc, #228]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d944:	2200      	movs	r2, #0
 801d946:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 801d948:	4b37      	ldr	r3, [pc, #220]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d94a:	2200      	movs	r2, #0
 801d94c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801d94e:	4b36      	ldr	r3, [pc, #216]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d950:	2200      	movs	r2, #0
 801d952:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 801d954:	4834      	ldr	r0, [pc, #208]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d956:	f7fb f850 	bl	80189fa <HAL_TIM_Base_Init>
 801d95a:	4603      	mov	r3, r0
 801d95c:	2b00      	cmp	r3, #0
 801d95e:	d001      	beq.n	801d964 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 801d960:	f7ff f84c 	bl	801c9fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801d964:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801d968:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 801d96a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801d96e:	4619      	mov	r1, r3
 801d970:	482d      	ldr	r0, [pc, #180]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d972:	f7fb fb0b 	bl	8018f8c <HAL_TIM_ConfigClockSource>
 801d976:	4603      	mov	r3, r0
 801d978:	2b00      	cmp	r3, #0
 801d97a:	d001      	beq.n	801d980 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 801d97c:	f7ff f83e 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 801d980:	4829      	ldr	r0, [pc, #164]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d982:	f7fb f891 	bl	8018aa8 <HAL_TIM_PWM_Init>
 801d986:	4603      	mov	r3, r0
 801d988:	2b00      	cmp	r3, #0
 801d98a:	d001      	beq.n	801d990 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 801d98c:	f7ff f836 	bl	801c9fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801d990:	2300      	movs	r3, #0
 801d992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801d994:	2300      	movs	r3, #0
 801d996:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 801d998:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801d99c:	4619      	mov	r1, r3
 801d99e:	4822      	ldr	r0, [pc, #136]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d9a0:	f7fc f8f4 	bl	8019b8c <HAL_TIMEx_MasterConfigSynchronization>
 801d9a4:	4603      	mov	r3, r0
 801d9a6:	2b00      	cmp	r3, #0
 801d9a8:	d001      	beq.n	801d9ae <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 801d9aa:	f7ff f827 	bl	801c9fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801d9ae:	2360      	movs	r3, #96	@ 0x60
 801d9b0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 801d9b2:	2300      	movs	r3, #0
 801d9b4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801d9b6:	2300      	movs	r3, #0
 801d9b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 801d9ba:	2300      	movs	r3, #0
 801d9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801d9be:	2300      	movs	r3, #0
 801d9c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 801d9c2:	2300      	movs	r3, #0
 801d9c4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801d9c6:	2300      	movs	r3, #0
 801d9c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 801d9ca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801d9ce:	2200      	movs	r2, #0
 801d9d0:	4619      	mov	r1, r3
 801d9d2:	4815      	ldr	r0, [pc, #84]	@ (801da28 <MX_TIM15_Init+0x140>)
 801d9d4:	f7fb f9c6 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801d9d8:	4603      	mov	r3, r0
 801d9da:	2b00      	cmp	r3, #0
 801d9dc:	d001      	beq.n	801d9e2 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 801d9de:	f7ff f80d 	bl	801c9fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801d9e2:	2300      	movs	r3, #0
 801d9e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 801d9e6:	2300      	movs	r3, #0
 801d9e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 801d9ea:	2300      	movs	r3, #0
 801d9ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 801d9ee:	2300      	movs	r3, #0
 801d9f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 801d9f2:	2300      	movs	r3, #0
 801d9f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801d9f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801d9fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 801d9fc:	2300      	movs	r3, #0
 801d9fe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 801da00:	2300      	movs	r3, #0
 801da02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 801da04:	1d3b      	adds	r3, r7, #4
 801da06:	4619      	mov	r1, r3
 801da08:	4807      	ldr	r0, [pc, #28]	@ (801da28 <MX_TIM15_Init+0x140>)
 801da0a:	f7fc f94d 	bl	8019ca8 <HAL_TIMEx_ConfigBreakDeadTime>
 801da0e:	4603      	mov	r3, r0
 801da10:	2b00      	cmp	r3, #0
 801da12:	d001      	beq.n	801da18 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 801da14:	f7fe fff2 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 801da18:	4803      	ldr	r0, [pc, #12]	@ (801da28 <MX_TIM15_Init+0x140>)
 801da1a:	f000 f981 	bl	801dd20 <HAL_TIM_MspPostInit>

}
 801da1e:	bf00      	nop
 801da20:	3768      	adds	r7, #104	@ 0x68
 801da22:	46bd      	mov	sp, r7
 801da24:	bd80      	pop	{r7, pc}
 801da26:	bf00      	nop
 801da28:	24002f58 	.word	0x24002f58
 801da2c:	40014000 	.word	0x40014000

0801da30 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 801da30:	b580      	push	{r7, lr}
 801da32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 801da34:	4b10      	ldr	r3, [pc, #64]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da36:	4a11      	ldr	r2, [pc, #68]	@ (801da7c <MX_TIM16_Init+0x4c>)
 801da38:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 599;
 801da3a:	4b0f      	ldr	r3, [pc, #60]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da3c:	f240 2257 	movw	r2, #599	@ 0x257
 801da40:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 801da42:	4b0d      	ldr	r3, [pc, #52]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da44:	2200      	movs	r2, #0
 801da46:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 801da48:	4b0b      	ldr	r3, [pc, #44]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801da4e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801da50:	4b09      	ldr	r3, [pc, #36]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da52:	2200      	movs	r2, #0
 801da54:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 801da56:	4b08      	ldr	r3, [pc, #32]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da58:	2200      	movs	r2, #0
 801da5a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801da5c:	4b06      	ldr	r3, [pc, #24]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da5e:	2200      	movs	r2, #0
 801da60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 801da62:	4805      	ldr	r0, [pc, #20]	@ (801da78 <MX_TIM16_Init+0x48>)
 801da64:	f7fa ffc9 	bl	80189fa <HAL_TIM_Base_Init>
 801da68:	4603      	mov	r3, r0
 801da6a:	2b00      	cmp	r3, #0
 801da6c:	d001      	beq.n	801da72 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 801da6e:	f7fe ffc5 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 801da72:	bf00      	nop
 801da74:	bd80      	pop	{r7, pc}
 801da76:	bf00      	nop
 801da78:	24002fa4 	.word	0x24002fa4
 801da7c:	40014400 	.word	0x40014400

0801da80 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 801da80:	b580      	push	{r7, lr}
 801da82:	b092      	sub	sp, #72	@ 0x48
 801da84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 801da86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801da8a:	2200      	movs	r2, #0
 801da8c:	601a      	str	r2, [r3, #0]
 801da8e:	605a      	str	r2, [r3, #4]
 801da90:	609a      	str	r2, [r3, #8]
 801da92:	60da      	str	r2, [r3, #12]
 801da94:	611a      	str	r2, [r3, #16]
 801da96:	615a      	str	r2, [r3, #20]
 801da98:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 801da9a:	463b      	mov	r3, r7
 801da9c:	222c      	movs	r2, #44	@ 0x2c
 801da9e:	2100      	movs	r1, #0
 801daa0:	4618      	mov	r0, r3
 801daa2:	f001 fb35 	bl	801f110 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 801daa6:	4b31      	ldr	r3, [pc, #196]	@ (801db6c <MX_TIM17_Init+0xec>)
 801daa8:	4a31      	ldr	r2, [pc, #196]	@ (801db70 <MX_TIM17_Init+0xf0>)
 801daaa:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 11;
 801daac:	4b2f      	ldr	r3, [pc, #188]	@ (801db6c <MX_TIM17_Init+0xec>)
 801daae:	220b      	movs	r2, #11
 801dab0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 801dab2:	4b2e      	ldr	r3, [pc, #184]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dab4:	2200      	movs	r2, #0
 801dab6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 801dab8:	4b2c      	ldr	r3, [pc, #176]	@ (801db6c <MX_TIM17_Init+0xec>)
 801daba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 801dabe:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801dac0:	4b2a      	ldr	r3, [pc, #168]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dac2:	2200      	movs	r2, #0
 801dac4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 801dac6:	4b29      	ldr	r3, [pc, #164]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dac8:	2200      	movs	r2, #0
 801daca:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801dacc:	4b27      	ldr	r3, [pc, #156]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dace:	2200      	movs	r2, #0
 801dad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 801dad2:	4826      	ldr	r0, [pc, #152]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dad4:	f7fa ff91 	bl	80189fa <HAL_TIM_Base_Init>
 801dad8:	4603      	mov	r3, r0
 801dada:	2b00      	cmp	r3, #0
 801dadc:	d001      	beq.n	801dae2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 801dade:	f7fe ff8d 	bl	801c9fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 801dae2:	4822      	ldr	r0, [pc, #136]	@ (801db6c <MX_TIM17_Init+0xec>)
 801dae4:	f7fa ffe0 	bl	8018aa8 <HAL_TIM_PWM_Init>
 801dae8:	4603      	mov	r3, r0
 801daea:	2b00      	cmp	r3, #0
 801daec:	d001      	beq.n	801daf2 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 801daee:	f7fe ff85 	bl	801c9fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801daf2:	2360      	movs	r3, #96	@ 0x60
 801daf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 801daf6:	2300      	movs	r3, #0
 801daf8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801dafa:	2300      	movs	r3, #0
 801dafc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 801dafe:	2300      	movs	r3, #0
 801db00:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801db02:	2300      	movs	r3, #0
 801db04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 801db06:	2300      	movs	r3, #0
 801db08:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801db0a:	2300      	movs	r3, #0
 801db0c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 801db0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801db12:	2200      	movs	r2, #0
 801db14:	4619      	mov	r1, r3
 801db16:	4815      	ldr	r0, [pc, #84]	@ (801db6c <MX_TIM17_Init+0xec>)
 801db18:	f7fb f924 	bl	8018d64 <HAL_TIM_PWM_ConfigChannel>
 801db1c:	4603      	mov	r3, r0
 801db1e:	2b00      	cmp	r3, #0
 801db20:	d001      	beq.n	801db26 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 801db22:	f7fe ff6b 	bl	801c9fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801db26:	2300      	movs	r3, #0
 801db28:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 801db2a:	2300      	movs	r3, #0
 801db2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 801db2e:	2300      	movs	r3, #0
 801db30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 801db32:	2300      	movs	r3, #0
 801db34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 801db36:	2300      	movs	r3, #0
 801db38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801db3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801db3e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 801db40:	2300      	movs	r3, #0
 801db42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 801db44:	2300      	movs	r3, #0
 801db46:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 801db48:	463b      	mov	r3, r7
 801db4a:	4619      	mov	r1, r3
 801db4c:	4807      	ldr	r0, [pc, #28]	@ (801db6c <MX_TIM17_Init+0xec>)
 801db4e:	f7fc f8ab 	bl	8019ca8 <HAL_TIMEx_ConfigBreakDeadTime>
 801db52:	4603      	mov	r3, r0
 801db54:	2b00      	cmp	r3, #0
 801db56:	d001      	beq.n	801db5c <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 801db58:	f7fe ff50 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 801db5c:	4803      	ldr	r0, [pc, #12]	@ (801db6c <MX_TIM17_Init+0xec>)
 801db5e:	f000 f8df 	bl	801dd20 <HAL_TIM_MspPostInit>

}
 801db62:	bf00      	nop
 801db64:	3748      	adds	r7, #72	@ 0x48
 801db66:	46bd      	mov	sp, r7
 801db68:	bd80      	pop	{r7, pc}
 801db6a:	bf00      	nop
 801db6c:	24002ff0 	.word	0x24002ff0
 801db70:	40014800 	.word	0x40014800

0801db74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 801db74:	b580      	push	{r7, lr}
 801db76:	b088      	sub	sp, #32
 801db78:	af00      	add	r7, sp, #0
 801db7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 801db7c:	687b      	ldr	r3, [r7, #4]
 801db7e:	681b      	ldr	r3, [r3, #0]
 801db80:	4a43      	ldr	r2, [pc, #268]	@ (801dc90 <HAL_TIM_Base_MspInit+0x11c>)
 801db82:	4293      	cmp	r3, r2
 801db84:	d10f      	bne.n	801dba6 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 801db86:	4b43      	ldr	r3, [pc, #268]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801db88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801db8c:	4a41      	ldr	r2, [pc, #260]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801db8e:	f043 0301 	orr.w	r3, r3, #1
 801db92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801db96:	4b3f      	ldr	r3, [pc, #252]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801db98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801db9c:	f003 0301 	and.w	r3, r3, #1
 801dba0:	61fb      	str	r3, [r7, #28]
 801dba2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 801dba4:	e06f      	b.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM6)
 801dba6:	687b      	ldr	r3, [r7, #4]
 801dba8:	681b      	ldr	r3, [r3, #0]
 801dbaa:	4a3b      	ldr	r2, [pc, #236]	@ (801dc98 <HAL_TIM_Base_MspInit+0x124>)
 801dbac:	4293      	cmp	r3, r2
 801dbae:	d117      	bne.n	801dbe0 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 801dbb0:	4b38      	ldr	r3, [pc, #224]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dbb6:	4a37      	ldr	r2, [pc, #220]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbb8:	f043 0310 	orr.w	r3, r3, #16
 801dbbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801dbc0:	4b34      	ldr	r3, [pc, #208]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dbc6:	f003 0310 	and.w	r3, r3, #16
 801dbca:	61bb      	str	r3, [r7, #24]
 801dbcc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 801dbce:	2200      	movs	r2, #0
 801dbd0:	2100      	movs	r1, #0
 801dbd2:	2036      	movs	r0, #54	@ 0x36
 801dbd4:	f7f4 ffe1 	bl	8012b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 801dbd8:	2036      	movs	r0, #54	@ 0x36
 801dbda:	f7f4 fff8 	bl	8012bce <HAL_NVIC_EnableIRQ>
}
 801dbde:	e052      	b.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM7)
 801dbe0:	687b      	ldr	r3, [r7, #4]
 801dbe2:	681b      	ldr	r3, [r3, #0]
 801dbe4:	4a2d      	ldr	r2, [pc, #180]	@ (801dc9c <HAL_TIM_Base_MspInit+0x128>)
 801dbe6:	4293      	cmp	r3, r2
 801dbe8:	d10f      	bne.n	801dc0a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM7_CLK_ENABLE();
 801dbea:	4b2a      	ldr	r3, [pc, #168]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dbf0:	4a28      	ldr	r2, [pc, #160]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbf2:	f043 0320 	orr.w	r3, r3, #32
 801dbf6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801dbfa:	4b26      	ldr	r3, [pc, #152]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dbfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dc00:	f003 0320 	and.w	r3, r3, #32
 801dc04:	617b      	str	r3, [r7, #20]
 801dc06:	697b      	ldr	r3, [r7, #20]
}
 801dc08:	e03d      	b.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 801dc0a:	687b      	ldr	r3, [r7, #4]
 801dc0c:	681b      	ldr	r3, [r3, #0]
 801dc0e:	4a24      	ldr	r2, [pc, #144]	@ (801dca0 <HAL_TIM_Base_MspInit+0x12c>)
 801dc10:	4293      	cmp	r3, r2
 801dc12:	d10f      	bne.n	801dc34 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 801dc14:	4b1f      	ldr	r3, [pc, #124]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc1a:	4a1e      	ldr	r2, [pc, #120]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801dc20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801dc24:	4b1b      	ldr	r3, [pc, #108]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801dc2e:	613b      	str	r3, [r7, #16]
 801dc30:	693b      	ldr	r3, [r7, #16]
}
 801dc32:	e028      	b.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM16)
 801dc34:	687b      	ldr	r3, [r7, #4]
 801dc36:	681b      	ldr	r3, [r3, #0]
 801dc38:	4a1a      	ldr	r2, [pc, #104]	@ (801dca4 <HAL_TIM_Base_MspInit+0x130>)
 801dc3a:	4293      	cmp	r3, r2
 801dc3c:	d10f      	bne.n	801dc5e <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 801dc3e:	4b15      	ldr	r3, [pc, #84]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc44:	4a13      	ldr	r2, [pc, #76]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801dc4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801dc4e:	4b11      	ldr	r3, [pc, #68]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dc58:	60fb      	str	r3, [r7, #12]
 801dc5a:	68fb      	ldr	r3, [r7, #12]
}
 801dc5c:	e013      	b.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM17)
 801dc5e:	687b      	ldr	r3, [r7, #4]
 801dc60:	681b      	ldr	r3, [r3, #0]
 801dc62:	4a11      	ldr	r2, [pc, #68]	@ (801dca8 <HAL_TIM_Base_MspInit+0x134>)
 801dc64:	4293      	cmp	r3, r2
 801dc66:	d10e      	bne.n	801dc86 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM17_CLK_ENABLE();
 801dc68:	4b0a      	ldr	r3, [pc, #40]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc6e:	4a09      	ldr	r2, [pc, #36]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801dc74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801dc78:	4b06      	ldr	r3, [pc, #24]	@ (801dc94 <HAL_TIM_Base_MspInit+0x120>)
 801dc7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801dc82:	60bb      	str	r3, [r7, #8]
 801dc84:	68bb      	ldr	r3, [r7, #8]
}
 801dc86:	bf00      	nop
 801dc88:	3720      	adds	r7, #32
 801dc8a:	46bd      	mov	sp, r7
 801dc8c:	bd80      	pop	{r7, pc}
 801dc8e:	bf00      	nop
 801dc90:	40010000 	.word	0x40010000
 801dc94:	58024400 	.word	0x58024400
 801dc98:	40001000 	.word	0x40001000
 801dc9c:	40001400 	.word	0x40001400
 801dca0:	40014000 	.word	0x40014000
 801dca4:	40014400 	.word	0x40014400
 801dca8:	40014800 	.word	0x40014800

0801dcac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 801dcac:	b480      	push	{r7}
 801dcae:	b085      	sub	sp, #20
 801dcb0:	af00      	add	r7, sp, #0
 801dcb2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 801dcb4:	687b      	ldr	r3, [r7, #4]
 801dcb6:	681b      	ldr	r3, [r3, #0]
 801dcb8:	4a16      	ldr	r2, [pc, #88]	@ (801dd14 <HAL_TIM_PWM_MspInit+0x68>)
 801dcba:	4293      	cmp	r3, r2
 801dcbc:	d10f      	bne.n	801dcde <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 801dcbe:	4b16      	ldr	r3, [pc, #88]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dcc4:	4a14      	ldr	r2, [pc, #80]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcc6:	f043 0302 	orr.w	r3, r3, #2
 801dcca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801dcce:	4b12      	ldr	r3, [pc, #72]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dcd4:	f003 0302 	and.w	r3, r3, #2
 801dcd8:	60fb      	str	r3, [r7, #12]
 801dcda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 801dcdc:	e013      	b.n	801dd06 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 801dcde:	687b      	ldr	r3, [r7, #4]
 801dce0:	681b      	ldr	r3, [r3, #0]
 801dce2:	4a0e      	ldr	r2, [pc, #56]	@ (801dd1c <HAL_TIM_PWM_MspInit+0x70>)
 801dce4:	4293      	cmp	r3, r2
 801dce6:	d10e      	bne.n	801dd06 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 801dce8:	4b0b      	ldr	r3, [pc, #44]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dcee:	4a0a      	ldr	r2, [pc, #40]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcf0:	f043 0304 	orr.w	r3, r3, #4
 801dcf4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801dcf8:	4b07      	ldr	r3, [pc, #28]	@ (801dd18 <HAL_TIM_PWM_MspInit+0x6c>)
 801dcfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dcfe:	f003 0304 	and.w	r3, r3, #4
 801dd02:	60bb      	str	r3, [r7, #8]
 801dd04:	68bb      	ldr	r3, [r7, #8]
}
 801dd06:	bf00      	nop
 801dd08:	3714      	adds	r7, #20
 801dd0a:	46bd      	mov	sp, r7
 801dd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd10:	4770      	bx	lr
 801dd12:	bf00      	nop
 801dd14:	40000400 	.word	0x40000400
 801dd18:	58024400 	.word	0x58024400
 801dd1c:	40000800 	.word	0x40000800

0801dd20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 801dd20:	b580      	push	{r7, lr}
 801dd22:	b08c      	sub	sp, #48	@ 0x30
 801dd24:	af00      	add	r7, sp, #0
 801dd26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801dd28:	f107 031c 	add.w	r3, r7, #28
 801dd2c:	2200      	movs	r2, #0
 801dd2e:	601a      	str	r2, [r3, #0]
 801dd30:	605a      	str	r2, [r3, #4]
 801dd32:	609a      	str	r2, [r3, #8]
 801dd34:	60da      	str	r2, [r3, #12]
 801dd36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 801dd38:	687b      	ldr	r3, [r7, #4]
 801dd3a:	681b      	ldr	r3, [r3, #0]
 801dd3c:	4a5e      	ldr	r2, [pc, #376]	@ (801deb8 <HAL_TIM_MspPostInit+0x198>)
 801dd3e:	4293      	cmp	r3, r2
 801dd40:	d120      	bne.n	801dd84 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801dd42:	4b5e      	ldr	r3, [pc, #376]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dd44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dd48:	4a5c      	ldr	r2, [pc, #368]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dd4a:	f043 0310 	orr.w	r3, r3, #16
 801dd4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801dd52:	4b5a      	ldr	r3, [pc, #360]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dd54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dd58:	f003 0310 	and.w	r3, r3, #16
 801dd5c:	61bb      	str	r3, [r7, #24]
 801dd5e:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 801dd60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dd64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801dd66:	2302      	movs	r3, #2
 801dd68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801dd6a:	2300      	movs	r3, #0
 801dd6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801dd6e:	2300      	movs	r3, #0
 801dd70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 801dd72:	2301      	movs	r3, #1
 801dd74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801dd76:	f107 031c 	add.w	r3, r7, #28
 801dd7a:	4619      	mov	r1, r3
 801dd7c:	4850      	ldr	r0, [pc, #320]	@ (801dec0 <HAL_TIM_MspPostInit+0x1a0>)
 801dd7e:	f7f4 ffb9 	bl	8012cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 801dd82:	e095      	b.n	801deb0 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM3)
 801dd84:	687b      	ldr	r3, [r7, #4]
 801dd86:	681b      	ldr	r3, [r3, #0]
 801dd88:	4a4e      	ldr	r2, [pc, #312]	@ (801dec4 <HAL_TIM_MspPostInit+0x1a4>)
 801dd8a:	4293      	cmp	r3, r2
 801dd8c:	d120      	bne.n	801ddd0 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801dd8e:	4b4b      	ldr	r3, [pc, #300]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dd90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dd94:	4a49      	ldr	r2, [pc, #292]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dd96:	f043 0304 	orr.w	r3, r3, #4
 801dd9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801dd9e:	4b47      	ldr	r3, [pc, #284]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dda0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dda4:	f003 0304 	and.w	r3, r3, #4
 801dda8:	617b      	str	r3, [r7, #20]
 801ddaa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MTR_R_INH1_Pin|MTR_R_INH2_Pin|MTR_R_INH3_Pin;
 801ddac:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 801ddb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801ddb2:	2302      	movs	r3, #2
 801ddb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801ddb6:	2300      	movs	r3, #0
 801ddb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801ddba:	2300      	movs	r3, #0
 801ddbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801ddbe:	2302      	movs	r3, #2
 801ddc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801ddc2:	f107 031c 	add.w	r3, r7, #28
 801ddc6:	4619      	mov	r1, r3
 801ddc8:	483f      	ldr	r0, [pc, #252]	@ (801dec8 <HAL_TIM_MspPostInit+0x1a8>)
 801ddca:	f7f4 ff93 	bl	8012cf4 <HAL_GPIO_Init>
}
 801ddce:	e06f      	b.n	801deb0 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM4)
 801ddd0:	687b      	ldr	r3, [r7, #4]
 801ddd2:	681b      	ldr	r3, [r3, #0]
 801ddd4:	4a3d      	ldr	r2, [pc, #244]	@ (801decc <HAL_TIM_MspPostInit+0x1ac>)
 801ddd6:	4293      	cmp	r3, r2
 801ddd8:	d120      	bne.n	801de1c <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801ddda:	4b38      	ldr	r3, [pc, #224]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dde0:	4a36      	ldr	r2, [pc, #216]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801dde2:	f043 0308 	orr.w	r3, r3, #8
 801dde6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801ddea:	4b34      	ldr	r3, [pc, #208]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801ddec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ddf0:	f003 0308 	and.w	r3, r3, #8
 801ddf4:	613b      	str	r3, [r7, #16]
 801ddf6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_L_INH1_Pin|MTR_L_INH2_Pin|MTR_L_INH3_Pin;
 801ddf8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 801ddfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801ddfe:	2302      	movs	r3, #2
 801de00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801de02:	2300      	movs	r3, #0
 801de04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de06:	2300      	movs	r3, #0
 801de08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 801de0a:	2302      	movs	r3, #2
 801de0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801de0e:	f107 031c 	add.w	r3, r7, #28
 801de12:	4619      	mov	r1, r3
 801de14:	482e      	ldr	r0, [pc, #184]	@ (801ded0 <HAL_TIM_MspPostInit+0x1b0>)
 801de16:	f7f4 ff6d 	bl	8012cf4 <HAL_GPIO_Init>
}
 801de1a:	e049      	b.n	801deb0 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM15)
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	681b      	ldr	r3, [r3, #0]
 801de20:	4a2c      	ldr	r2, [pc, #176]	@ (801ded4 <HAL_TIM_MspPostInit+0x1b4>)
 801de22:	4293      	cmp	r3, r2
 801de24:	d11f      	bne.n	801de66 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801de26:	4b25      	ldr	r3, [pc, #148]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801de2c:	4a23      	ldr	r2, [pc, #140]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de2e:	f043 0310 	orr.w	r3, r3, #16
 801de32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801de36:	4b21      	ldr	r3, [pc, #132]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801de3c:	f003 0310 	and.w	r3, r3, #16
 801de40:	60fb      	str	r3, [r7, #12]
 801de42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_Pin;
 801de44:	2320      	movs	r3, #32
 801de46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801de48:	2302      	movs	r3, #2
 801de4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801de4c:	2300      	movs	r3, #0
 801de4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de50:	2300      	movs	r3, #0
 801de52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 801de54:	2304      	movs	r3, #4
 801de56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 801de58:	f107 031c 	add.w	r3, r7, #28
 801de5c:	4619      	mov	r1, r3
 801de5e:	4818      	ldr	r0, [pc, #96]	@ (801dec0 <HAL_TIM_MspPostInit+0x1a0>)
 801de60:	f7f4 ff48 	bl	8012cf4 <HAL_GPIO_Init>
}
 801de64:	e024      	b.n	801deb0 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM17)
 801de66:	687b      	ldr	r3, [r7, #4]
 801de68:	681b      	ldr	r3, [r3, #0]
 801de6a:	4a1b      	ldr	r2, [pc, #108]	@ (801ded8 <HAL_TIM_MspPostInit+0x1b8>)
 801de6c:	4293      	cmp	r3, r2
 801de6e:	d11f      	bne.n	801deb0 <HAL_TIM_MspPostInit+0x190>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801de70:	4b12      	ldr	r3, [pc, #72]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801de76:	4a11      	ldr	r2, [pc, #68]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de78:	f043 0302 	orr.w	r3, r3, #2
 801de7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801de80:	4b0e      	ldr	r3, [pc, #56]	@ (801debc <HAL_TIM_MspPostInit+0x19c>)
 801de82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801de86:	f003 0302 	and.w	r3, r3, #2
 801de8a:	60bb      	str	r3, [r7, #8]
 801de8c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 801de8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801de92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801de94:	2302      	movs	r3, #2
 801de96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801de98:	2300      	movs	r3, #0
 801de9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de9c:	2300      	movs	r3, #0
 801de9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 801dea0:	2301      	movs	r3, #1
 801dea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 801dea4:	f107 031c 	add.w	r3, r7, #28
 801dea8:	4619      	mov	r1, r3
 801deaa:	480c      	ldr	r0, [pc, #48]	@ (801dedc <HAL_TIM_MspPostInit+0x1bc>)
 801deac:	f7f4 ff22 	bl	8012cf4 <HAL_GPIO_Init>
}
 801deb0:	bf00      	nop
 801deb2:	3730      	adds	r7, #48	@ 0x30
 801deb4:	46bd      	mov	sp, r7
 801deb6:	bd80      	pop	{r7, pc}
 801deb8:	40010000 	.word	0x40010000
 801debc:	58024400 	.word	0x58024400
 801dec0:	58021000 	.word	0x58021000
 801dec4:	40000400 	.word	0x40000400
 801dec8:	58020800 	.word	0x58020800
 801decc:	40000800 	.word	0x40000800
 801ded0:	58020c00 	.word	0x58020c00
 801ded4:	40014000 	.word	0x40014000
 801ded8:	40014800 	.word	0x40014800
 801dedc:	58020400 	.word	0x58020400

0801dee0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 801dee0:	b580      	push	{r7, lr}
 801dee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 801dee4:	4b22      	ldr	r3, [pc, #136]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801dee6:	4a23      	ldr	r2, [pc, #140]	@ (801df74 <MX_USART2_UART_Init+0x94>)
 801dee8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 801deea:	4b21      	ldr	r3, [pc, #132]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801deec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 801def0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 801def2:	4b1f      	ldr	r3, [pc, #124]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801def4:	2200      	movs	r2, #0
 801def6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 801def8:	4b1d      	ldr	r3, [pc, #116]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801defa:	2200      	movs	r2, #0
 801defc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 801defe:	4b1c      	ldr	r3, [pc, #112]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df00:	2200      	movs	r2, #0
 801df02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 801df04:	4b1a      	ldr	r3, [pc, #104]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df06:	220c      	movs	r2, #12
 801df08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801df0a:	4b19      	ldr	r3, [pc, #100]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df0c:	2200      	movs	r2, #0
 801df0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 801df10:	4b17      	ldr	r3, [pc, #92]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df12:	2200      	movs	r2, #0
 801df14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801df16:	4b16      	ldr	r3, [pc, #88]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df18:	2200      	movs	r2, #0
 801df1a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 801df1c:	4b14      	ldr	r3, [pc, #80]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df1e:	2200      	movs	r2, #0
 801df20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801df22:	4b13      	ldr	r3, [pc, #76]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df24:	2200      	movs	r2, #0
 801df26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 801df28:	4811      	ldr	r0, [pc, #68]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df2a:	f7fb ff7e 	bl	8019e2a <HAL_UART_Init>
 801df2e:	4603      	mov	r3, r0
 801df30:	2b00      	cmp	r3, #0
 801df32:	d001      	beq.n	801df38 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 801df34:	f7fe fd62 	bl	801c9fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 801df38:	2100      	movs	r1, #0
 801df3a:	480d      	ldr	r0, [pc, #52]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df3c:	f7fc ff87 	bl	801ae4e <HAL_UARTEx_SetTxFifoThreshold>
 801df40:	4603      	mov	r3, r0
 801df42:	2b00      	cmp	r3, #0
 801df44:	d001      	beq.n	801df4a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 801df46:	f7fe fd59 	bl	801c9fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 801df4a:	2100      	movs	r1, #0
 801df4c:	4808      	ldr	r0, [pc, #32]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df4e:	f7fc ffbc 	bl	801aeca <HAL_UARTEx_SetRxFifoThreshold>
 801df52:	4603      	mov	r3, r0
 801df54:	2b00      	cmp	r3, #0
 801df56:	d001      	beq.n	801df5c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 801df58:	f7fe fd50 	bl	801c9fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 801df5c:	4804      	ldr	r0, [pc, #16]	@ (801df70 <MX_USART2_UART_Init+0x90>)
 801df5e:	f7fc ff3d 	bl	801addc <HAL_UARTEx_DisableFifoMode>
 801df62:	4603      	mov	r3, r0
 801df64:	2b00      	cmp	r3, #0
 801df66:	d001      	beq.n	801df6c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 801df68:	f7fe fd48 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 801df6c:	bf00      	nop
 801df6e:	bd80      	pop	{r7, pc}
 801df70:	2400303c 	.word	0x2400303c
 801df74:	40004400 	.word	0x40004400

0801df78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801df78:	b580      	push	{r7, lr}
 801df7a:	b0ba      	sub	sp, #232	@ 0xe8
 801df7c:	af00      	add	r7, sp, #0
 801df7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801df80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801df84:	2200      	movs	r2, #0
 801df86:	601a      	str	r2, [r3, #0]
 801df88:	605a      	str	r2, [r3, #4]
 801df8a:	609a      	str	r2, [r3, #8]
 801df8c:	60da      	str	r2, [r3, #12]
 801df8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801df90:	f107 0310 	add.w	r3, r7, #16
 801df94:	22c0      	movs	r2, #192	@ 0xc0
 801df96:	2100      	movs	r1, #0
 801df98:	4618      	mov	r0, r3
 801df9a:	f001 f8b9 	bl	801f110 <memset>
  if(uartHandle->Instance==USART2)
 801df9e:	687b      	ldr	r3, [r7, #4]
 801dfa0:	681b      	ldr	r3, [r3, #0]
 801dfa2:	4a26      	ldr	r2, [pc, #152]	@ (801e03c <HAL_UART_MspInit+0xc4>)
 801dfa4:	4293      	cmp	r3, r2
 801dfa6:	d145      	bne.n	801e034 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 801dfa8:	f04f 0202 	mov.w	r2, #2
 801dfac:	f04f 0300 	mov.w	r3, #0
 801dfb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 801dfb4:	2300      	movs	r3, #0
 801dfb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801dfba:	f107 0310 	add.w	r3, r7, #16
 801dfbe:	4618      	mov	r0, r3
 801dfc0:	f7f7 f996 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801dfc4:	4603      	mov	r3, r0
 801dfc6:	2b00      	cmp	r3, #0
 801dfc8:	d001      	beq.n	801dfce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 801dfca:	f7fe fd17 	bl	801c9fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 801dfce:	4b1c      	ldr	r3, [pc, #112]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dfd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dfd4:	4a1a      	ldr	r2, [pc, #104]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dfd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801dfda:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801dfde:	4b18      	ldr	r3, [pc, #96]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dfe0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801dfe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dfe8:	60fb      	str	r3, [r7, #12]
 801dfea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801dfec:	4b14      	ldr	r3, [pc, #80]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dfee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dff2:	4a13      	ldr	r2, [pc, #76]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dff4:	f043 0301 	orr.w	r3, r3, #1
 801dff8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801dffc:	4b10      	ldr	r3, [pc, #64]	@ (801e040 <HAL_UART_MspInit+0xc8>)
 801dffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e002:	f003 0301 	and.w	r3, r3, #1
 801e006:	60bb      	str	r3, [r7, #8]
 801e008:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 801e00a:	230c      	movs	r3, #12
 801e00c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e010:	2302      	movs	r3, #2
 801e012:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801e016:	2300      	movs	r3, #0
 801e018:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801e01c:	2300      	movs	r3, #0
 801e01e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 801e022:	2307      	movs	r3, #7
 801e024:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e028:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801e02c:	4619      	mov	r1, r3
 801e02e:	4805      	ldr	r0, [pc, #20]	@ (801e044 <HAL_UART_MspInit+0xcc>)
 801e030:	f7f4 fe60 	bl	8012cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 801e034:	bf00      	nop
 801e036:	37e8      	adds	r7, #232	@ 0xe8
 801e038:	46bd      	mov	sp, r7
 801e03a:	bd80      	pop	{r7, pc}
 801e03c:	40004400 	.word	0x40004400
 801e040:	58024400 	.word	0x58024400
 801e044:	58020000 	.word	0x58020000

0801e048 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 801e048:	b580      	push	{r7, lr}
 801e04a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801e04c:	4b0d      	ldr	r3, [pc, #52]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e04e:	4a0e      	ldr	r2, [pc, #56]	@ (801e088 <MX_USB_OTG_FS_HCD_Init+0x40>)
 801e050:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 16;
 801e052:	4b0c      	ldr	r3, [pc, #48]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e054:	2210      	movs	r2, #16
 801e056:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801e058:	4b0a      	ldr	r3, [pc, #40]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e05a:	2201      	movs	r2, #1
 801e05c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801e05e:	4b09      	ldr	r3, [pc, #36]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e060:	2200      	movs	r2, #0
 801e062:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 801e064:	4b07      	ldr	r3, [pc, #28]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e066:	2202      	movs	r2, #2
 801e068:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801e06a:	4b06      	ldr	r3, [pc, #24]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e06c:	2200      	movs	r2, #0
 801e06e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 801e070:	4804      	ldr	r0, [pc, #16]	@ (801e084 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 801e072:	f7f5 f808 	bl	8013086 <HAL_HCD_Init>
 801e076:	4603      	mov	r3, r0
 801e078:	2b00      	cmp	r3, #0
 801e07a:	d001      	beq.n	801e080 <MX_USB_OTG_FS_HCD_Init+0x38>
  {
    Error_Handler();
 801e07c:	f7fe fcbe 	bl	801c9fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 801e080:	bf00      	nop
 801e082:	bd80      	pop	{r7, pc}
 801e084:	240030d0 	.word	0x240030d0
 801e088:	40080000 	.word	0x40080000

0801e08c <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801e08c:	b580      	push	{r7, lr}
 801e08e:	b0ba      	sub	sp, #232	@ 0xe8
 801e090:	af00      	add	r7, sp, #0
 801e092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801e094:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801e098:	2200      	movs	r2, #0
 801e09a:	601a      	str	r2, [r3, #0]
 801e09c:	605a      	str	r2, [r3, #4]
 801e09e:	609a      	str	r2, [r3, #8]
 801e0a0:	60da      	str	r2, [r3, #12]
 801e0a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801e0a4:	f107 0310 	add.w	r3, r7, #16
 801e0a8:	22c0      	movs	r2, #192	@ 0xc0
 801e0aa:	2100      	movs	r1, #0
 801e0ac:	4618      	mov	r0, r3
 801e0ae:	f001 f82f 	bl	801f110 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 801e0b2:	687b      	ldr	r3, [r7, #4]
 801e0b4:	681b      	ldr	r3, [r3, #0]
 801e0b6:	4a28      	ldr	r2, [pc, #160]	@ (801e158 <HAL_HCD_MspInit+0xcc>)
 801e0b8:	4293      	cmp	r3, r2
 801e0ba:	d149      	bne.n	801e150 <HAL_HCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801e0bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801e0c0:	f04f 0300 	mov.w	r3, #0
 801e0c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801e0c8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 801e0cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801e0d0:	f107 0310 	add.w	r3, r7, #16
 801e0d4:	4618      	mov	r0, r3
 801e0d6:	f7f7 f90b 	bl	80152f0 <HAL_RCCEx_PeriphCLKConfig>
 801e0da:	4603      	mov	r3, r0
 801e0dc:	2b00      	cmp	r3, #0
 801e0de:	d001      	beq.n	801e0e4 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 801e0e0:	f7fe fc8c 	bl	801c9fc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801e0e4:	f7f6 f90e 	bl	8014304 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e0e8:	4b1c      	ldr	r3, [pc, #112]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e0ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e0ee:	4a1b      	ldr	r2, [pc, #108]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e0f0:	f043 0301 	orr.w	r3, r3, #1
 801e0f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801e0f8:	4b18      	ldr	r3, [pc, #96]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e0fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e0fe:	f003 0301 	and.w	r3, r3, #1
 801e102:	60fb      	str	r3, [r7, #12]
 801e104:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801e106:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801e10a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e10e:	2302      	movs	r3, #2
 801e110:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801e114:	2300      	movs	r3, #0
 801e116:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801e11a:	2300      	movs	r3, #0
 801e11c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801e120:	230a      	movs	r3, #10
 801e122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e126:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801e12a:	4619      	mov	r1, r3
 801e12c:	480c      	ldr	r0, [pc, #48]	@ (801e160 <HAL_HCD_MspInit+0xd4>)
 801e12e:	f7f4 fde1 	bl	8012cf4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e132:	4b0a      	ldr	r3, [pc, #40]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e134:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801e138:	4a08      	ldr	r2, [pc, #32]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e13a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801e13e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801e142:	4b06      	ldr	r3, [pc, #24]	@ (801e15c <HAL_HCD_MspInit+0xd0>)
 801e144:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801e148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e14c:	60bb      	str	r3, [r7, #8]
 801e14e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801e150:	bf00      	nop
 801e152:	37e8      	adds	r7, #232	@ 0xe8
 801e154:	46bd      	mov	sp, r7
 801e156:	bd80      	pop	{r7, pc}
 801e158:	40080000 	.word	0x40080000
 801e15c:	58024400 	.word	0x58024400
 801e160:	58020000 	.word	0x58020000

0801e164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 801e164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 801e19c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 801e168:	f7ff f962 	bl	801d430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801e16c:	480c      	ldr	r0, [pc, #48]	@ (801e1a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801e16e:	490d      	ldr	r1, [pc, #52]	@ (801e1a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 801e170:	4a0d      	ldr	r2, [pc, #52]	@ (801e1a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 801e172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801e174:	e002      	b.n	801e17c <LoopCopyDataInit>

0801e176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801e176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801e178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801e17a:	3304      	adds	r3, #4

0801e17c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801e17c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801e17e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 801e180:	d3f9      	bcc.n	801e176 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801e182:	4a0a      	ldr	r2, [pc, #40]	@ (801e1ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 801e184:	4c0a      	ldr	r4, [pc, #40]	@ (801e1b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 801e186:	2300      	movs	r3, #0
  b LoopFillZerobss
 801e188:	e001      	b.n	801e18e <LoopFillZerobss>

0801e18a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801e18a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801e18c:	3204      	adds	r2, #4

0801e18e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801e18e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 801e190:	d3fb      	bcc.n	801e18a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 801e192:	f001 f839 	bl	801f208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801e196:	f7fe f98d 	bl	801c4b4 <main>
  bx  lr
 801e19a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801e19c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 801e1a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 801e1a4:	24000204 	.word	0x24000204
  ldr r2, =_sidata
 801e1a8:	080219ec 	.word	0x080219ec
  ldr r2, =_sbss
 801e1ac:	24000208 	.word	0x24000208
  ldr r4, =_ebss
 801e1b0:	2400360c 	.word	0x2400360c

0801e1b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801e1b4:	e7fe      	b.n	801e1b4 <ADC3_IRQHandler>

0801e1b6 <Drive_LPTIM5_IRQ>:
	// =================================================================
}

//  :    (Control Loop) 
// LPTIM5  CUBEMX
void Drive_LPTIM5_IRQ() {
 801e1b6:	b480      	push	{r7}
 801e1b8:	af00      	add	r7, sp, #0
	// /  :
	//    -   <  : (accel)  
	//    -   >  : (decel)  
	//
	// =================================================================
}
 801e1ba:	bf00      	nop
 801e1bc:	46bd      	mov	sp, r7
 801e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1c2:	4770      	bx	lr

0801e1c4 <Motor_LPTIM4_IRQ>:
}


//     (Interrupt Service Routine) 
// CONTROL_PERIOD(: 0.5ms)  
void Motor_LPTIM4_IRQ() {
 801e1c4:	b480      	push	{r7}
 801e1c6:	af00      	add	r7, sp, #0
	// 2.  (+/-)   (PH Pin) High/Low 
	// 3.  () PWM Duty(0 ~ ARR)   
	//    : Duty = (Voltage / Battery_Voltage) * Timer_Period
	// ============================================================

}
 801e1c8:	bf00      	nop
 801e1ca:	46bd      	mov	sp, r7
 801e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1d0:	4770      	bx	lr
	...

0801e1d4 <Battery_ADC_Read>:
		0x000F, 0x000F //
		};



__STATIC_INLINE uint32_t Battery_ADC_Read() {
 801e1d4:	b580      	push	{r7, lr}
 801e1d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 801e1d8:	b672      	cpsid	i
}
 801e1da:	bf00      	nop

	static uint32_t adcValue = 0;
	__disable_irq();
	HAL_ADC_Start(&hadc2);
 801e1dc:	480c      	ldr	r0, [pc, #48]	@ (801e210 <Battery_ADC_Read+0x3c>)
 801e1de:	f7f3 fb5b 	bl	8011898 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK) {
 801e1e2:	f04f 31ff 	mov.w	r1, #4294967295
 801e1e6:	480a      	ldr	r0, [pc, #40]	@ (801e210 <Battery_ADC_Read+0x3c>)
 801e1e8:	f7f3 fc54 	bl	8011a94 <HAL_ADC_PollForConversion>
 801e1ec:	4603      	mov	r3, r0
 801e1ee:	2b00      	cmp	r3, #0
 801e1f0:	d105      	bne.n	801e1fe <Battery_ADC_Read+0x2a>
		adcValue = HAL_ADC_GetValue(&hadc2);
 801e1f2:	4807      	ldr	r0, [pc, #28]	@ (801e210 <Battery_ADC_Read+0x3c>)
 801e1f4:	f7f3 fd42 	bl	8011c7c <HAL_ADC_GetValue>
 801e1f8:	4603      	mov	r3, r0
 801e1fa:	4a06      	ldr	r2, [pc, #24]	@ (801e214 <Battery_ADC_Read+0x40>)
 801e1fc:	6013      	str	r3, [r2, #0]

	}

	HAL_ADC_Stop(&hadc2);
 801e1fe:	4804      	ldr	r0, [pc, #16]	@ (801e210 <Battery_ADC_Read+0x3c>)
 801e200:	f7f3 fc14 	bl	8011a2c <HAL_ADC_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 801e204:	b662      	cpsie	i
}
 801e206:	bf00      	nop
	__enable_irq();
	return adcValue;
 801e208:	4b02      	ldr	r3, [pc, #8]	@ (801e214 <Battery_ADC_Read+0x40>)
 801e20a:	681b      	ldr	r3, [r3, #0]
}
 801e20c:	4618      	mov	r0, r3
 801e20e:	bd80      	pop	{r7, pc}
 801e210:	240003e8 	.word	0x240003e8
 801e214:	240034b8 	.word	0x240034b8

0801e218 <Battery_LPTIM3_IRQ>:




void Battery_LPTIM3_IRQ() {
 801e218:	b580      	push	{r7, lr}
 801e21a:	af00      	add	r7, sp, #0
	battery_adc_raw = Battery_ADC_Read();
 801e21c:	f7ff ffda 	bl	801e1d4 <Battery_ADC_Read>
 801e220:	4603      	mov	r3, r0
 801e222:	4a0e      	ldr	r2, [pc, #56]	@ (801e25c <Battery_LPTIM3_IRQ+0x44>)
 801e224:	6013      	str	r3, [r2, #0]
    // : (ADC / Max) * Ref * Slope + Offset
    batteryVolt = (((float)battery_adc_raw) / ADC_RESOLUTION_MAX) * ADC_REF_VOLTAGE * BATTERY_CALIB_SLOPE + BATTERY_CALIB_OFFSET;
 801e226:	4b0d      	ldr	r3, [pc, #52]	@ (801e25c <Battery_LPTIM3_IRQ+0x44>)
 801e228:	681b      	ldr	r3, [r3, #0]
 801e22a:	ee07 3a90 	vmov	s15, r3
 801e22e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801e232:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 801e260 <Battery_LPTIM3_IRQ+0x48>
 801e236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801e23a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 801e264 <Battery_LPTIM3_IRQ+0x4c>
 801e23e:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e242:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 801e268 <Battery_LPTIM3_IRQ+0x50>
 801e246:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e24a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 801e26c <Battery_LPTIM3_IRQ+0x54>
 801e24e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801e252:	4b07      	ldr	r3, [pc, #28]	@ (801e270 <Battery_LPTIM3_IRQ+0x58>)
 801e254:	edc3 7a00 	vstr	s15, [r3]
}
 801e258:	bf00      	nop
 801e25a:	bd80      	pop	{r7, pc}
 801e25c:	240034b4 	.word	0x240034b4
 801e260:	477fff00 	.word	0x477fff00
 801e264:	40533333 	.word	0x40533333
 801e268:	4130f5c3 	.word	0x4130f5c3
 801e26c:	4013c6a8 	.word	0x4013c6a8
 801e270:	240034b0 	.word	0x240034b0

0801e274 <TIM6_Sensor_IRQ>:

}



void TIM6_Sensor_IRQ() {
 801e274:	b580      	push	{r7, lr}
 801e276:	b086      	sub	sp, #24
 801e278:	af00      	add	r7, sp, #0
    static uint8_t i = 0;
    uint32_t rawValue = 0;
 801e27a:	2300      	movs	r3, #0
 801e27c:	613b      	str	r3, [r7, #16]

    // 1.  MUX  (  )
    HAL_ADC_Start(&hadc1);
 801e27e:	4815      	ldr	r0, [pc, #84]	@ (801e2d4 <TIM6_Sensor_IRQ+0x60>)
 801e280:	f7f3 fb0a 	bl	8011898 <HAL_ADC_Start>

    // ============================================================
    // [TODO 1]   (Median Filter)
    // - ADC 3   
    // ============================================================
    if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 801e284:	2101      	movs	r1, #1
 801e286:	4813      	ldr	r0, [pc, #76]	@ (801e2d4 <TIM6_Sensor_IRQ+0x60>)
 801e288:	f7f3 fc04 	bl	8011a94 <HAL_ADC_PollForConversion>
 801e28c:	4603      	mov	r3, r0
 801e28e:	2b00      	cmp	r3, #0
 801e290:	d103      	bne.n	801e29a <TIM6_Sensor_IRQ+0x26>
        rawValue = HAL_ADC_GetValue(&hadc1); //  1  -> 3  
 801e292:	4810      	ldr	r0, [pc, #64]	@ (801e2d4 <TIM6_Sensor_IRQ+0x60>)
 801e294:	f7f3 fcf2 	bl	8011c7c <HAL_ADC_GetValue>
 801e298:	6138      	str	r0, [r7, #16]
    }

    HAL_ADC_Stop(&hadc1);
 801e29a:	480e      	ldr	r0, [pc, #56]	@ (801e2d4 <TIM6_Sensor_IRQ+0x60>)
 801e29c:	f7f3 fbc6 	bl	8011a2c <HAL_ADC_Stop>
    // -  Min(Black)/Max(White)  
    // ============================================================


    // 3.      (  )
    if (i == 15) {
 801e2a0:	4b0d      	ldr	r3, [pc, #52]	@ (801e2d8 <TIM6_Sensor_IRQ+0x64>)
 801e2a2:	781b      	ldrb	r3, [r3, #0]
 801e2a4:	2b0f      	cmp	r3, #15
 801e2a6:	d111      	bne.n	801e2cc <TIM6_Sensor_IRQ+0x58>
        int32_t weightedSum = 0;
 801e2a8:	2300      	movs	r3, #0
 801e2aa:	60fb      	str	r3, [r7, #12]
        int32_t sumOfSensorValues = 0;
 801e2ac:	2300      	movs	r3, #0
 801e2ae:	60bb      	str	r3, [r7, #8]

        int startIdx = 0;
 801e2b0:	2300      	movs	r3, #0
 801e2b2:	607b      	str	r3, [r7, #4]
        int endIdx = 15;
 801e2b4:	230f      	movs	r3, #15
 801e2b6:	603b      	str	r3, [r7, #0]
        // ============================================================
        // [TODO 4]    (Weighted Average)
        // :   startIdx ~ endIdx      .
        // : Position = Sum(Val * Pos_Weight) / Sum(Val)
        // ============================================================
        for (int k = startIdx; k <= endIdx; k++) {
 801e2b8:	687b      	ldr	r3, [r7, #4]
 801e2ba:	617b      	str	r3, [r7, #20]
 801e2bc:	e002      	b.n	801e2c4 <TIM6_Sensor_IRQ+0x50>
 801e2be:	697b      	ldr	r3, [r7, #20]
 801e2c0:	3301      	adds	r3, #1
 801e2c2:	617b      	str	r3, [r7, #20]
 801e2c4:	697a      	ldr	r2, [r7, #20]
 801e2c6:	683b      	ldr	r3, [r7, #0]
 801e2c8:	429a      	cmp	r2, r3
 801e2ca:	ddf8      	ble.n	801e2be <TIM6_Sensor_IRQ+0x4a>


    }


}
 801e2cc:	bf00      	nop
 801e2ce:	3718      	adds	r7, #24
 801e2d0:	46bd      	mov	sp, r7
 801e2d2:	bd80      	pop	{r7, pc}
 801e2d4:	24000384 	.word	0x24000384
 801e2d8:	240034bc 	.word	0x240034bc

0801e2dc <malloc>:
 801e2dc:	4b02      	ldr	r3, [pc, #8]	@ (801e2e8 <malloc+0xc>)
 801e2de:	4601      	mov	r1, r0
 801e2e0:	6818      	ldr	r0, [r3, #0]
 801e2e2:	f000 b825 	b.w	801e330 <_malloc_r>
 801e2e6:	bf00      	nop
 801e2e8:	24000048 	.word	0x24000048

0801e2ec <sbrk_aligned>:
 801e2ec:	b570      	push	{r4, r5, r6, lr}
 801e2ee:	4e0f      	ldr	r6, [pc, #60]	@ (801e32c <sbrk_aligned+0x40>)
 801e2f0:	460c      	mov	r4, r1
 801e2f2:	6831      	ldr	r1, [r6, #0]
 801e2f4:	4605      	mov	r5, r0
 801e2f6:	b911      	cbnz	r1, 801e2fe <sbrk_aligned+0x12>
 801e2f8:	f000 ff5e 	bl	801f1b8 <_sbrk_r>
 801e2fc:	6030      	str	r0, [r6, #0]
 801e2fe:	4621      	mov	r1, r4
 801e300:	4628      	mov	r0, r5
 801e302:	f000 ff59 	bl	801f1b8 <_sbrk_r>
 801e306:	1c43      	adds	r3, r0, #1
 801e308:	d103      	bne.n	801e312 <sbrk_aligned+0x26>
 801e30a:	f04f 34ff 	mov.w	r4, #4294967295
 801e30e:	4620      	mov	r0, r4
 801e310:	bd70      	pop	{r4, r5, r6, pc}
 801e312:	1cc4      	adds	r4, r0, #3
 801e314:	f024 0403 	bic.w	r4, r4, #3
 801e318:	42a0      	cmp	r0, r4
 801e31a:	d0f8      	beq.n	801e30e <sbrk_aligned+0x22>
 801e31c:	1a21      	subs	r1, r4, r0
 801e31e:	4628      	mov	r0, r5
 801e320:	f000 ff4a 	bl	801f1b8 <_sbrk_r>
 801e324:	3001      	adds	r0, #1
 801e326:	d1f2      	bne.n	801e30e <sbrk_aligned+0x22>
 801e328:	e7ef      	b.n	801e30a <sbrk_aligned+0x1e>
 801e32a:	bf00      	nop
 801e32c:	240034c0 	.word	0x240034c0

0801e330 <_malloc_r>:
 801e330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e334:	1ccd      	adds	r5, r1, #3
 801e336:	f025 0503 	bic.w	r5, r5, #3
 801e33a:	3508      	adds	r5, #8
 801e33c:	2d0c      	cmp	r5, #12
 801e33e:	bf38      	it	cc
 801e340:	250c      	movcc	r5, #12
 801e342:	2d00      	cmp	r5, #0
 801e344:	4606      	mov	r6, r0
 801e346:	db01      	blt.n	801e34c <_malloc_r+0x1c>
 801e348:	42a9      	cmp	r1, r5
 801e34a:	d904      	bls.n	801e356 <_malloc_r+0x26>
 801e34c:	230c      	movs	r3, #12
 801e34e:	6033      	str	r3, [r6, #0]
 801e350:	2000      	movs	r0, #0
 801e352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e42c <_malloc_r+0xfc>
 801e35a:	f000 f869 	bl	801e430 <__malloc_lock>
 801e35e:	f8d8 3000 	ldr.w	r3, [r8]
 801e362:	461c      	mov	r4, r3
 801e364:	bb44      	cbnz	r4, 801e3b8 <_malloc_r+0x88>
 801e366:	4629      	mov	r1, r5
 801e368:	4630      	mov	r0, r6
 801e36a:	f7ff ffbf 	bl	801e2ec <sbrk_aligned>
 801e36e:	1c43      	adds	r3, r0, #1
 801e370:	4604      	mov	r4, r0
 801e372:	d158      	bne.n	801e426 <_malloc_r+0xf6>
 801e374:	f8d8 4000 	ldr.w	r4, [r8]
 801e378:	4627      	mov	r7, r4
 801e37a:	2f00      	cmp	r7, #0
 801e37c:	d143      	bne.n	801e406 <_malloc_r+0xd6>
 801e37e:	2c00      	cmp	r4, #0
 801e380:	d04b      	beq.n	801e41a <_malloc_r+0xea>
 801e382:	6823      	ldr	r3, [r4, #0]
 801e384:	4639      	mov	r1, r7
 801e386:	4630      	mov	r0, r6
 801e388:	eb04 0903 	add.w	r9, r4, r3
 801e38c:	f000 ff14 	bl	801f1b8 <_sbrk_r>
 801e390:	4581      	cmp	r9, r0
 801e392:	d142      	bne.n	801e41a <_malloc_r+0xea>
 801e394:	6821      	ldr	r1, [r4, #0]
 801e396:	1a6d      	subs	r5, r5, r1
 801e398:	4629      	mov	r1, r5
 801e39a:	4630      	mov	r0, r6
 801e39c:	f7ff ffa6 	bl	801e2ec <sbrk_aligned>
 801e3a0:	3001      	adds	r0, #1
 801e3a2:	d03a      	beq.n	801e41a <_malloc_r+0xea>
 801e3a4:	6823      	ldr	r3, [r4, #0]
 801e3a6:	442b      	add	r3, r5
 801e3a8:	6023      	str	r3, [r4, #0]
 801e3aa:	f8d8 3000 	ldr.w	r3, [r8]
 801e3ae:	685a      	ldr	r2, [r3, #4]
 801e3b0:	bb62      	cbnz	r2, 801e40c <_malloc_r+0xdc>
 801e3b2:	f8c8 7000 	str.w	r7, [r8]
 801e3b6:	e00f      	b.n	801e3d8 <_malloc_r+0xa8>
 801e3b8:	6822      	ldr	r2, [r4, #0]
 801e3ba:	1b52      	subs	r2, r2, r5
 801e3bc:	d420      	bmi.n	801e400 <_malloc_r+0xd0>
 801e3be:	2a0b      	cmp	r2, #11
 801e3c0:	d917      	bls.n	801e3f2 <_malloc_r+0xc2>
 801e3c2:	1961      	adds	r1, r4, r5
 801e3c4:	42a3      	cmp	r3, r4
 801e3c6:	6025      	str	r5, [r4, #0]
 801e3c8:	bf18      	it	ne
 801e3ca:	6059      	strne	r1, [r3, #4]
 801e3cc:	6863      	ldr	r3, [r4, #4]
 801e3ce:	bf08      	it	eq
 801e3d0:	f8c8 1000 	streq.w	r1, [r8]
 801e3d4:	5162      	str	r2, [r4, r5]
 801e3d6:	604b      	str	r3, [r1, #4]
 801e3d8:	4630      	mov	r0, r6
 801e3da:	f000 f82f 	bl	801e43c <__malloc_unlock>
 801e3de:	f104 000b 	add.w	r0, r4, #11
 801e3e2:	1d23      	adds	r3, r4, #4
 801e3e4:	f020 0007 	bic.w	r0, r0, #7
 801e3e8:	1ac2      	subs	r2, r0, r3
 801e3ea:	bf1c      	itt	ne
 801e3ec:	1a1b      	subne	r3, r3, r0
 801e3ee:	50a3      	strne	r3, [r4, r2]
 801e3f0:	e7af      	b.n	801e352 <_malloc_r+0x22>
 801e3f2:	6862      	ldr	r2, [r4, #4]
 801e3f4:	42a3      	cmp	r3, r4
 801e3f6:	bf0c      	ite	eq
 801e3f8:	f8c8 2000 	streq.w	r2, [r8]
 801e3fc:	605a      	strne	r2, [r3, #4]
 801e3fe:	e7eb      	b.n	801e3d8 <_malloc_r+0xa8>
 801e400:	4623      	mov	r3, r4
 801e402:	6864      	ldr	r4, [r4, #4]
 801e404:	e7ae      	b.n	801e364 <_malloc_r+0x34>
 801e406:	463c      	mov	r4, r7
 801e408:	687f      	ldr	r7, [r7, #4]
 801e40a:	e7b6      	b.n	801e37a <_malloc_r+0x4a>
 801e40c:	461a      	mov	r2, r3
 801e40e:	685b      	ldr	r3, [r3, #4]
 801e410:	42a3      	cmp	r3, r4
 801e412:	d1fb      	bne.n	801e40c <_malloc_r+0xdc>
 801e414:	2300      	movs	r3, #0
 801e416:	6053      	str	r3, [r2, #4]
 801e418:	e7de      	b.n	801e3d8 <_malloc_r+0xa8>
 801e41a:	230c      	movs	r3, #12
 801e41c:	6033      	str	r3, [r6, #0]
 801e41e:	4630      	mov	r0, r6
 801e420:	f000 f80c 	bl	801e43c <__malloc_unlock>
 801e424:	e794      	b.n	801e350 <_malloc_r+0x20>
 801e426:	6005      	str	r5, [r0, #0]
 801e428:	e7d6      	b.n	801e3d8 <_malloc_r+0xa8>
 801e42a:	bf00      	nop
 801e42c:	240034c4 	.word	0x240034c4

0801e430 <__malloc_lock>:
 801e430:	4801      	ldr	r0, [pc, #4]	@ (801e438 <__malloc_lock+0x8>)
 801e432:	f000 bf0e 	b.w	801f252 <__retarget_lock_acquire_recursive>
 801e436:	bf00      	nop
 801e438:	24003608 	.word	0x24003608

0801e43c <__malloc_unlock>:
 801e43c:	4801      	ldr	r0, [pc, #4]	@ (801e444 <__malloc_unlock+0x8>)
 801e43e:	f000 bf09 	b.w	801f254 <__retarget_lock_release_recursive>
 801e442:	bf00      	nop
 801e444:	24003608 	.word	0x24003608

0801e448 <__cvt>:
 801e448:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e44a:	ed2d 8b02 	vpush	{d8}
 801e44e:	eeb0 8b40 	vmov.f64	d8, d0
 801e452:	b085      	sub	sp, #20
 801e454:	4617      	mov	r7, r2
 801e456:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801e458:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e45a:	ee18 2a90 	vmov	r2, s17
 801e45e:	f025 0520 	bic.w	r5, r5, #32
 801e462:	2a00      	cmp	r2, #0
 801e464:	bfb6      	itet	lt
 801e466:	222d      	movlt	r2, #45	@ 0x2d
 801e468:	2200      	movge	r2, #0
 801e46a:	eeb1 8b40 	vneglt.f64	d8, d0
 801e46e:	2d46      	cmp	r5, #70	@ 0x46
 801e470:	460c      	mov	r4, r1
 801e472:	701a      	strb	r2, [r3, #0]
 801e474:	d004      	beq.n	801e480 <__cvt+0x38>
 801e476:	2d45      	cmp	r5, #69	@ 0x45
 801e478:	d100      	bne.n	801e47c <__cvt+0x34>
 801e47a:	3401      	adds	r4, #1
 801e47c:	2102      	movs	r1, #2
 801e47e:	e000      	b.n	801e482 <__cvt+0x3a>
 801e480:	2103      	movs	r1, #3
 801e482:	ab03      	add	r3, sp, #12
 801e484:	9301      	str	r3, [sp, #4]
 801e486:	ab02      	add	r3, sp, #8
 801e488:	9300      	str	r3, [sp, #0]
 801e48a:	4622      	mov	r2, r4
 801e48c:	4633      	mov	r3, r6
 801e48e:	eeb0 0b48 	vmov.f64	d0, d8
 801e492:	f000 ff79 	bl	801f388 <_dtoa_r>
 801e496:	2d47      	cmp	r5, #71	@ 0x47
 801e498:	d114      	bne.n	801e4c4 <__cvt+0x7c>
 801e49a:	07fb      	lsls	r3, r7, #31
 801e49c:	d50a      	bpl.n	801e4b4 <__cvt+0x6c>
 801e49e:	1902      	adds	r2, r0, r4
 801e4a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4a8:	bf08      	it	eq
 801e4aa:	9203      	streq	r2, [sp, #12]
 801e4ac:	2130      	movs	r1, #48	@ 0x30
 801e4ae:	9b03      	ldr	r3, [sp, #12]
 801e4b0:	4293      	cmp	r3, r2
 801e4b2:	d319      	bcc.n	801e4e8 <__cvt+0xa0>
 801e4b4:	9b03      	ldr	r3, [sp, #12]
 801e4b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e4b8:	1a1b      	subs	r3, r3, r0
 801e4ba:	6013      	str	r3, [r2, #0]
 801e4bc:	b005      	add	sp, #20
 801e4be:	ecbd 8b02 	vpop	{d8}
 801e4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e4c4:	2d46      	cmp	r5, #70	@ 0x46
 801e4c6:	eb00 0204 	add.w	r2, r0, r4
 801e4ca:	d1e9      	bne.n	801e4a0 <__cvt+0x58>
 801e4cc:	7803      	ldrb	r3, [r0, #0]
 801e4ce:	2b30      	cmp	r3, #48	@ 0x30
 801e4d0:	d107      	bne.n	801e4e2 <__cvt+0x9a>
 801e4d2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4da:	bf1c      	itt	ne
 801e4dc:	f1c4 0401 	rsbne	r4, r4, #1
 801e4e0:	6034      	strne	r4, [r6, #0]
 801e4e2:	6833      	ldr	r3, [r6, #0]
 801e4e4:	441a      	add	r2, r3
 801e4e6:	e7db      	b.n	801e4a0 <__cvt+0x58>
 801e4e8:	1c5c      	adds	r4, r3, #1
 801e4ea:	9403      	str	r4, [sp, #12]
 801e4ec:	7019      	strb	r1, [r3, #0]
 801e4ee:	e7de      	b.n	801e4ae <__cvt+0x66>

0801e4f0 <__exponent>:
 801e4f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e4f2:	2900      	cmp	r1, #0
 801e4f4:	bfba      	itte	lt
 801e4f6:	4249      	neglt	r1, r1
 801e4f8:	232d      	movlt	r3, #45	@ 0x2d
 801e4fa:	232b      	movge	r3, #43	@ 0x2b
 801e4fc:	2909      	cmp	r1, #9
 801e4fe:	7002      	strb	r2, [r0, #0]
 801e500:	7043      	strb	r3, [r0, #1]
 801e502:	dd29      	ble.n	801e558 <__exponent+0x68>
 801e504:	f10d 0307 	add.w	r3, sp, #7
 801e508:	461d      	mov	r5, r3
 801e50a:	270a      	movs	r7, #10
 801e50c:	461a      	mov	r2, r3
 801e50e:	fbb1 f6f7 	udiv	r6, r1, r7
 801e512:	fb07 1416 	mls	r4, r7, r6, r1
 801e516:	3430      	adds	r4, #48	@ 0x30
 801e518:	f802 4c01 	strb.w	r4, [r2, #-1]
 801e51c:	460c      	mov	r4, r1
 801e51e:	2c63      	cmp	r4, #99	@ 0x63
 801e520:	f103 33ff 	add.w	r3, r3, #4294967295
 801e524:	4631      	mov	r1, r6
 801e526:	dcf1      	bgt.n	801e50c <__exponent+0x1c>
 801e528:	3130      	adds	r1, #48	@ 0x30
 801e52a:	1e94      	subs	r4, r2, #2
 801e52c:	f803 1c01 	strb.w	r1, [r3, #-1]
 801e530:	1c41      	adds	r1, r0, #1
 801e532:	4623      	mov	r3, r4
 801e534:	42ab      	cmp	r3, r5
 801e536:	d30a      	bcc.n	801e54e <__exponent+0x5e>
 801e538:	f10d 0309 	add.w	r3, sp, #9
 801e53c:	1a9b      	subs	r3, r3, r2
 801e53e:	42ac      	cmp	r4, r5
 801e540:	bf88      	it	hi
 801e542:	2300      	movhi	r3, #0
 801e544:	3302      	adds	r3, #2
 801e546:	4403      	add	r3, r0
 801e548:	1a18      	subs	r0, r3, r0
 801e54a:	b003      	add	sp, #12
 801e54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e54e:	f813 6b01 	ldrb.w	r6, [r3], #1
 801e552:	f801 6f01 	strb.w	r6, [r1, #1]!
 801e556:	e7ed      	b.n	801e534 <__exponent+0x44>
 801e558:	2330      	movs	r3, #48	@ 0x30
 801e55a:	3130      	adds	r1, #48	@ 0x30
 801e55c:	7083      	strb	r3, [r0, #2]
 801e55e:	70c1      	strb	r1, [r0, #3]
 801e560:	1d03      	adds	r3, r0, #4
 801e562:	e7f1      	b.n	801e548 <__exponent+0x58>
 801e564:	0000      	movs	r0, r0
	...

0801e568 <_printf_float>:
 801e568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e56c:	b08d      	sub	sp, #52	@ 0x34
 801e56e:	460c      	mov	r4, r1
 801e570:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801e574:	4616      	mov	r6, r2
 801e576:	461f      	mov	r7, r3
 801e578:	4605      	mov	r5, r0
 801e57a:	f000 fde5 	bl	801f148 <_localeconv_r>
 801e57e:	f8d0 b000 	ldr.w	fp, [r0]
 801e582:	4658      	mov	r0, fp
 801e584:	f7e1 fefc 	bl	8000380 <strlen>
 801e588:	2300      	movs	r3, #0
 801e58a:	930a      	str	r3, [sp, #40]	@ 0x28
 801e58c:	f8d8 3000 	ldr.w	r3, [r8]
 801e590:	f894 9018 	ldrb.w	r9, [r4, #24]
 801e594:	6822      	ldr	r2, [r4, #0]
 801e596:	9005      	str	r0, [sp, #20]
 801e598:	3307      	adds	r3, #7
 801e59a:	f023 0307 	bic.w	r3, r3, #7
 801e59e:	f103 0108 	add.w	r1, r3, #8
 801e5a2:	f8c8 1000 	str.w	r1, [r8]
 801e5a6:	ed93 0b00 	vldr	d0, [r3]
 801e5aa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801e808 <_printf_float+0x2a0>
 801e5ae:	eeb0 7bc0 	vabs.f64	d7, d0
 801e5b2:	eeb4 7b46 	vcmp.f64	d7, d6
 801e5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e5ba:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801e5be:	dd24      	ble.n	801e60a <_printf_float+0xa2>
 801e5c0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801e5c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e5c8:	d502      	bpl.n	801e5d0 <_printf_float+0x68>
 801e5ca:	232d      	movs	r3, #45	@ 0x2d
 801e5cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e5d0:	498f      	ldr	r1, [pc, #572]	@ (801e810 <_printf_float+0x2a8>)
 801e5d2:	4b90      	ldr	r3, [pc, #576]	@ (801e814 <_printf_float+0x2ac>)
 801e5d4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801e5d8:	bf8c      	ite	hi
 801e5da:	4688      	movhi	r8, r1
 801e5dc:	4698      	movls	r8, r3
 801e5de:	f022 0204 	bic.w	r2, r2, #4
 801e5e2:	2303      	movs	r3, #3
 801e5e4:	6123      	str	r3, [r4, #16]
 801e5e6:	6022      	str	r2, [r4, #0]
 801e5e8:	f04f 0a00 	mov.w	sl, #0
 801e5ec:	9700      	str	r7, [sp, #0]
 801e5ee:	4633      	mov	r3, r6
 801e5f0:	aa0b      	add	r2, sp, #44	@ 0x2c
 801e5f2:	4621      	mov	r1, r4
 801e5f4:	4628      	mov	r0, r5
 801e5f6:	f000 f9d1 	bl	801e99c <_printf_common>
 801e5fa:	3001      	adds	r0, #1
 801e5fc:	f040 8089 	bne.w	801e712 <_printf_float+0x1aa>
 801e600:	f04f 30ff 	mov.w	r0, #4294967295
 801e604:	b00d      	add	sp, #52	@ 0x34
 801e606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e60a:	eeb4 0b40 	vcmp.f64	d0, d0
 801e60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e612:	d709      	bvc.n	801e628 <_printf_float+0xc0>
 801e614:	ee10 3a90 	vmov	r3, s1
 801e618:	2b00      	cmp	r3, #0
 801e61a:	bfbc      	itt	lt
 801e61c:	232d      	movlt	r3, #45	@ 0x2d
 801e61e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801e622:	497d      	ldr	r1, [pc, #500]	@ (801e818 <_printf_float+0x2b0>)
 801e624:	4b7d      	ldr	r3, [pc, #500]	@ (801e81c <_printf_float+0x2b4>)
 801e626:	e7d5      	b.n	801e5d4 <_printf_float+0x6c>
 801e628:	6863      	ldr	r3, [r4, #4]
 801e62a:	1c59      	adds	r1, r3, #1
 801e62c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801e630:	d139      	bne.n	801e6a6 <_printf_float+0x13e>
 801e632:	2306      	movs	r3, #6
 801e634:	6063      	str	r3, [r4, #4]
 801e636:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801e63a:	2300      	movs	r3, #0
 801e63c:	6022      	str	r2, [r4, #0]
 801e63e:	9303      	str	r3, [sp, #12]
 801e640:	ab0a      	add	r3, sp, #40	@ 0x28
 801e642:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801e646:	ab09      	add	r3, sp, #36	@ 0x24
 801e648:	9300      	str	r3, [sp, #0]
 801e64a:	6861      	ldr	r1, [r4, #4]
 801e64c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801e650:	4628      	mov	r0, r5
 801e652:	f7ff fef9 	bl	801e448 <__cvt>
 801e656:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e65a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e65c:	4680      	mov	r8, r0
 801e65e:	d129      	bne.n	801e6b4 <_printf_float+0x14c>
 801e660:	1cc8      	adds	r0, r1, #3
 801e662:	db02      	blt.n	801e66a <_printf_float+0x102>
 801e664:	6863      	ldr	r3, [r4, #4]
 801e666:	4299      	cmp	r1, r3
 801e668:	dd41      	ble.n	801e6ee <_printf_float+0x186>
 801e66a:	f1a9 0902 	sub.w	r9, r9, #2
 801e66e:	fa5f f989 	uxtb.w	r9, r9
 801e672:	3901      	subs	r1, #1
 801e674:	464a      	mov	r2, r9
 801e676:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801e67a:	9109      	str	r1, [sp, #36]	@ 0x24
 801e67c:	f7ff ff38 	bl	801e4f0 <__exponent>
 801e680:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e682:	1813      	adds	r3, r2, r0
 801e684:	2a01      	cmp	r2, #1
 801e686:	4682      	mov	sl, r0
 801e688:	6123      	str	r3, [r4, #16]
 801e68a:	dc02      	bgt.n	801e692 <_printf_float+0x12a>
 801e68c:	6822      	ldr	r2, [r4, #0]
 801e68e:	07d2      	lsls	r2, r2, #31
 801e690:	d501      	bpl.n	801e696 <_printf_float+0x12e>
 801e692:	3301      	adds	r3, #1
 801e694:	6123      	str	r3, [r4, #16]
 801e696:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801e69a:	2b00      	cmp	r3, #0
 801e69c:	d0a6      	beq.n	801e5ec <_printf_float+0x84>
 801e69e:	232d      	movs	r3, #45	@ 0x2d
 801e6a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e6a4:	e7a2      	b.n	801e5ec <_printf_float+0x84>
 801e6a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e6aa:	d1c4      	bne.n	801e636 <_printf_float+0xce>
 801e6ac:	2b00      	cmp	r3, #0
 801e6ae:	d1c2      	bne.n	801e636 <_printf_float+0xce>
 801e6b0:	2301      	movs	r3, #1
 801e6b2:	e7bf      	b.n	801e634 <_printf_float+0xcc>
 801e6b4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e6b8:	d9db      	bls.n	801e672 <_printf_float+0x10a>
 801e6ba:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801e6be:	d118      	bne.n	801e6f2 <_printf_float+0x18a>
 801e6c0:	2900      	cmp	r1, #0
 801e6c2:	6863      	ldr	r3, [r4, #4]
 801e6c4:	dd0b      	ble.n	801e6de <_printf_float+0x176>
 801e6c6:	6121      	str	r1, [r4, #16]
 801e6c8:	b913      	cbnz	r3, 801e6d0 <_printf_float+0x168>
 801e6ca:	6822      	ldr	r2, [r4, #0]
 801e6cc:	07d0      	lsls	r0, r2, #31
 801e6ce:	d502      	bpl.n	801e6d6 <_printf_float+0x16e>
 801e6d0:	3301      	adds	r3, #1
 801e6d2:	440b      	add	r3, r1
 801e6d4:	6123      	str	r3, [r4, #16]
 801e6d6:	65a1      	str	r1, [r4, #88]	@ 0x58
 801e6d8:	f04f 0a00 	mov.w	sl, #0
 801e6dc:	e7db      	b.n	801e696 <_printf_float+0x12e>
 801e6de:	b913      	cbnz	r3, 801e6e6 <_printf_float+0x17e>
 801e6e0:	6822      	ldr	r2, [r4, #0]
 801e6e2:	07d2      	lsls	r2, r2, #31
 801e6e4:	d501      	bpl.n	801e6ea <_printf_float+0x182>
 801e6e6:	3302      	adds	r3, #2
 801e6e8:	e7f4      	b.n	801e6d4 <_printf_float+0x16c>
 801e6ea:	2301      	movs	r3, #1
 801e6ec:	e7f2      	b.n	801e6d4 <_printf_float+0x16c>
 801e6ee:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801e6f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e6f4:	4299      	cmp	r1, r3
 801e6f6:	db05      	blt.n	801e704 <_printf_float+0x19c>
 801e6f8:	6823      	ldr	r3, [r4, #0]
 801e6fa:	6121      	str	r1, [r4, #16]
 801e6fc:	07d8      	lsls	r0, r3, #31
 801e6fe:	d5ea      	bpl.n	801e6d6 <_printf_float+0x16e>
 801e700:	1c4b      	adds	r3, r1, #1
 801e702:	e7e7      	b.n	801e6d4 <_printf_float+0x16c>
 801e704:	2900      	cmp	r1, #0
 801e706:	bfd4      	ite	le
 801e708:	f1c1 0202 	rsble	r2, r1, #2
 801e70c:	2201      	movgt	r2, #1
 801e70e:	4413      	add	r3, r2
 801e710:	e7e0      	b.n	801e6d4 <_printf_float+0x16c>
 801e712:	6823      	ldr	r3, [r4, #0]
 801e714:	055a      	lsls	r2, r3, #21
 801e716:	d407      	bmi.n	801e728 <_printf_float+0x1c0>
 801e718:	6923      	ldr	r3, [r4, #16]
 801e71a:	4642      	mov	r2, r8
 801e71c:	4631      	mov	r1, r6
 801e71e:	4628      	mov	r0, r5
 801e720:	47b8      	blx	r7
 801e722:	3001      	adds	r0, #1
 801e724:	d12a      	bne.n	801e77c <_printf_float+0x214>
 801e726:	e76b      	b.n	801e600 <_printf_float+0x98>
 801e728:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e72c:	f240 80e0 	bls.w	801e8f0 <_printf_float+0x388>
 801e730:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e734:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e73c:	d133      	bne.n	801e7a6 <_printf_float+0x23e>
 801e73e:	4a38      	ldr	r2, [pc, #224]	@ (801e820 <_printf_float+0x2b8>)
 801e740:	2301      	movs	r3, #1
 801e742:	4631      	mov	r1, r6
 801e744:	4628      	mov	r0, r5
 801e746:	47b8      	blx	r7
 801e748:	3001      	adds	r0, #1
 801e74a:	f43f af59 	beq.w	801e600 <_printf_float+0x98>
 801e74e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e752:	4543      	cmp	r3, r8
 801e754:	db02      	blt.n	801e75c <_printf_float+0x1f4>
 801e756:	6823      	ldr	r3, [r4, #0]
 801e758:	07d8      	lsls	r0, r3, #31
 801e75a:	d50f      	bpl.n	801e77c <_printf_float+0x214>
 801e75c:	9b05      	ldr	r3, [sp, #20]
 801e75e:	465a      	mov	r2, fp
 801e760:	4631      	mov	r1, r6
 801e762:	4628      	mov	r0, r5
 801e764:	47b8      	blx	r7
 801e766:	3001      	adds	r0, #1
 801e768:	f43f af4a 	beq.w	801e600 <_printf_float+0x98>
 801e76c:	f04f 0900 	mov.w	r9, #0
 801e770:	f108 38ff 	add.w	r8, r8, #4294967295
 801e774:	f104 0a1a 	add.w	sl, r4, #26
 801e778:	45c8      	cmp	r8, r9
 801e77a:	dc09      	bgt.n	801e790 <_printf_float+0x228>
 801e77c:	6823      	ldr	r3, [r4, #0]
 801e77e:	079b      	lsls	r3, r3, #30
 801e780:	f100 8107 	bmi.w	801e992 <_printf_float+0x42a>
 801e784:	68e0      	ldr	r0, [r4, #12]
 801e786:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e788:	4298      	cmp	r0, r3
 801e78a:	bfb8      	it	lt
 801e78c:	4618      	movlt	r0, r3
 801e78e:	e739      	b.n	801e604 <_printf_float+0x9c>
 801e790:	2301      	movs	r3, #1
 801e792:	4652      	mov	r2, sl
 801e794:	4631      	mov	r1, r6
 801e796:	4628      	mov	r0, r5
 801e798:	47b8      	blx	r7
 801e79a:	3001      	adds	r0, #1
 801e79c:	f43f af30 	beq.w	801e600 <_printf_float+0x98>
 801e7a0:	f109 0901 	add.w	r9, r9, #1
 801e7a4:	e7e8      	b.n	801e778 <_printf_float+0x210>
 801e7a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e7a8:	2b00      	cmp	r3, #0
 801e7aa:	dc3b      	bgt.n	801e824 <_printf_float+0x2bc>
 801e7ac:	4a1c      	ldr	r2, [pc, #112]	@ (801e820 <_printf_float+0x2b8>)
 801e7ae:	2301      	movs	r3, #1
 801e7b0:	4631      	mov	r1, r6
 801e7b2:	4628      	mov	r0, r5
 801e7b4:	47b8      	blx	r7
 801e7b6:	3001      	adds	r0, #1
 801e7b8:	f43f af22 	beq.w	801e600 <_printf_float+0x98>
 801e7bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e7c0:	ea59 0303 	orrs.w	r3, r9, r3
 801e7c4:	d102      	bne.n	801e7cc <_printf_float+0x264>
 801e7c6:	6823      	ldr	r3, [r4, #0]
 801e7c8:	07d9      	lsls	r1, r3, #31
 801e7ca:	d5d7      	bpl.n	801e77c <_printf_float+0x214>
 801e7cc:	9b05      	ldr	r3, [sp, #20]
 801e7ce:	465a      	mov	r2, fp
 801e7d0:	4631      	mov	r1, r6
 801e7d2:	4628      	mov	r0, r5
 801e7d4:	47b8      	blx	r7
 801e7d6:	3001      	adds	r0, #1
 801e7d8:	f43f af12 	beq.w	801e600 <_printf_float+0x98>
 801e7dc:	f04f 0a00 	mov.w	sl, #0
 801e7e0:	f104 0b1a 	add.w	fp, r4, #26
 801e7e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e7e6:	425b      	negs	r3, r3
 801e7e8:	4553      	cmp	r3, sl
 801e7ea:	dc01      	bgt.n	801e7f0 <_printf_float+0x288>
 801e7ec:	464b      	mov	r3, r9
 801e7ee:	e794      	b.n	801e71a <_printf_float+0x1b2>
 801e7f0:	2301      	movs	r3, #1
 801e7f2:	465a      	mov	r2, fp
 801e7f4:	4631      	mov	r1, r6
 801e7f6:	4628      	mov	r0, r5
 801e7f8:	47b8      	blx	r7
 801e7fa:	3001      	adds	r0, #1
 801e7fc:	f43f af00 	beq.w	801e600 <_printf_float+0x98>
 801e800:	f10a 0a01 	add.w	sl, sl, #1
 801e804:	e7ee      	b.n	801e7e4 <_printf_float+0x27c>
 801e806:	bf00      	nop
 801e808:	ffffffff 	.word	0xffffffff
 801e80c:	7fefffff 	.word	0x7fefffff
 801e810:	0802166c 	.word	0x0802166c
 801e814:	08021668 	.word	0x08021668
 801e818:	08021674 	.word	0x08021674
 801e81c:	08021670 	.word	0x08021670
 801e820:	08021678 	.word	0x08021678
 801e824:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e826:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e82a:	4553      	cmp	r3, sl
 801e82c:	bfa8      	it	ge
 801e82e:	4653      	movge	r3, sl
 801e830:	2b00      	cmp	r3, #0
 801e832:	4699      	mov	r9, r3
 801e834:	dc37      	bgt.n	801e8a6 <_printf_float+0x33e>
 801e836:	2300      	movs	r3, #0
 801e838:	9307      	str	r3, [sp, #28]
 801e83a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e83e:	f104 021a 	add.w	r2, r4, #26
 801e842:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e844:	9907      	ldr	r1, [sp, #28]
 801e846:	9306      	str	r3, [sp, #24]
 801e848:	eba3 0309 	sub.w	r3, r3, r9
 801e84c:	428b      	cmp	r3, r1
 801e84e:	dc31      	bgt.n	801e8b4 <_printf_float+0x34c>
 801e850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e852:	459a      	cmp	sl, r3
 801e854:	dc3b      	bgt.n	801e8ce <_printf_float+0x366>
 801e856:	6823      	ldr	r3, [r4, #0]
 801e858:	07da      	lsls	r2, r3, #31
 801e85a:	d438      	bmi.n	801e8ce <_printf_float+0x366>
 801e85c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e85e:	ebaa 0903 	sub.w	r9, sl, r3
 801e862:	9b06      	ldr	r3, [sp, #24]
 801e864:	ebaa 0303 	sub.w	r3, sl, r3
 801e868:	4599      	cmp	r9, r3
 801e86a:	bfa8      	it	ge
 801e86c:	4699      	movge	r9, r3
 801e86e:	f1b9 0f00 	cmp.w	r9, #0
 801e872:	dc34      	bgt.n	801e8de <_printf_float+0x376>
 801e874:	f04f 0800 	mov.w	r8, #0
 801e878:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e87c:	f104 0b1a 	add.w	fp, r4, #26
 801e880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e882:	ebaa 0303 	sub.w	r3, sl, r3
 801e886:	eba3 0309 	sub.w	r3, r3, r9
 801e88a:	4543      	cmp	r3, r8
 801e88c:	f77f af76 	ble.w	801e77c <_printf_float+0x214>
 801e890:	2301      	movs	r3, #1
 801e892:	465a      	mov	r2, fp
 801e894:	4631      	mov	r1, r6
 801e896:	4628      	mov	r0, r5
 801e898:	47b8      	blx	r7
 801e89a:	3001      	adds	r0, #1
 801e89c:	f43f aeb0 	beq.w	801e600 <_printf_float+0x98>
 801e8a0:	f108 0801 	add.w	r8, r8, #1
 801e8a4:	e7ec      	b.n	801e880 <_printf_float+0x318>
 801e8a6:	4642      	mov	r2, r8
 801e8a8:	4631      	mov	r1, r6
 801e8aa:	4628      	mov	r0, r5
 801e8ac:	47b8      	blx	r7
 801e8ae:	3001      	adds	r0, #1
 801e8b0:	d1c1      	bne.n	801e836 <_printf_float+0x2ce>
 801e8b2:	e6a5      	b.n	801e600 <_printf_float+0x98>
 801e8b4:	2301      	movs	r3, #1
 801e8b6:	4631      	mov	r1, r6
 801e8b8:	4628      	mov	r0, r5
 801e8ba:	9206      	str	r2, [sp, #24]
 801e8bc:	47b8      	blx	r7
 801e8be:	3001      	adds	r0, #1
 801e8c0:	f43f ae9e 	beq.w	801e600 <_printf_float+0x98>
 801e8c4:	9b07      	ldr	r3, [sp, #28]
 801e8c6:	9a06      	ldr	r2, [sp, #24]
 801e8c8:	3301      	adds	r3, #1
 801e8ca:	9307      	str	r3, [sp, #28]
 801e8cc:	e7b9      	b.n	801e842 <_printf_float+0x2da>
 801e8ce:	9b05      	ldr	r3, [sp, #20]
 801e8d0:	465a      	mov	r2, fp
 801e8d2:	4631      	mov	r1, r6
 801e8d4:	4628      	mov	r0, r5
 801e8d6:	47b8      	blx	r7
 801e8d8:	3001      	adds	r0, #1
 801e8da:	d1bf      	bne.n	801e85c <_printf_float+0x2f4>
 801e8dc:	e690      	b.n	801e600 <_printf_float+0x98>
 801e8de:	9a06      	ldr	r2, [sp, #24]
 801e8e0:	464b      	mov	r3, r9
 801e8e2:	4442      	add	r2, r8
 801e8e4:	4631      	mov	r1, r6
 801e8e6:	4628      	mov	r0, r5
 801e8e8:	47b8      	blx	r7
 801e8ea:	3001      	adds	r0, #1
 801e8ec:	d1c2      	bne.n	801e874 <_printf_float+0x30c>
 801e8ee:	e687      	b.n	801e600 <_printf_float+0x98>
 801e8f0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801e8f4:	f1b9 0f01 	cmp.w	r9, #1
 801e8f8:	dc01      	bgt.n	801e8fe <_printf_float+0x396>
 801e8fa:	07db      	lsls	r3, r3, #31
 801e8fc:	d536      	bpl.n	801e96c <_printf_float+0x404>
 801e8fe:	2301      	movs	r3, #1
 801e900:	4642      	mov	r2, r8
 801e902:	4631      	mov	r1, r6
 801e904:	4628      	mov	r0, r5
 801e906:	47b8      	blx	r7
 801e908:	3001      	adds	r0, #1
 801e90a:	f43f ae79 	beq.w	801e600 <_printf_float+0x98>
 801e90e:	9b05      	ldr	r3, [sp, #20]
 801e910:	465a      	mov	r2, fp
 801e912:	4631      	mov	r1, r6
 801e914:	4628      	mov	r0, r5
 801e916:	47b8      	blx	r7
 801e918:	3001      	adds	r0, #1
 801e91a:	f43f ae71 	beq.w	801e600 <_printf_float+0x98>
 801e91e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e922:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e92a:	f109 39ff 	add.w	r9, r9, #4294967295
 801e92e:	d018      	beq.n	801e962 <_printf_float+0x3fa>
 801e930:	464b      	mov	r3, r9
 801e932:	f108 0201 	add.w	r2, r8, #1
 801e936:	4631      	mov	r1, r6
 801e938:	4628      	mov	r0, r5
 801e93a:	47b8      	blx	r7
 801e93c:	3001      	adds	r0, #1
 801e93e:	d10c      	bne.n	801e95a <_printf_float+0x3f2>
 801e940:	e65e      	b.n	801e600 <_printf_float+0x98>
 801e942:	2301      	movs	r3, #1
 801e944:	465a      	mov	r2, fp
 801e946:	4631      	mov	r1, r6
 801e948:	4628      	mov	r0, r5
 801e94a:	47b8      	blx	r7
 801e94c:	3001      	adds	r0, #1
 801e94e:	f43f ae57 	beq.w	801e600 <_printf_float+0x98>
 801e952:	f108 0801 	add.w	r8, r8, #1
 801e956:	45c8      	cmp	r8, r9
 801e958:	dbf3      	blt.n	801e942 <_printf_float+0x3da>
 801e95a:	4653      	mov	r3, sl
 801e95c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e960:	e6dc      	b.n	801e71c <_printf_float+0x1b4>
 801e962:	f04f 0800 	mov.w	r8, #0
 801e966:	f104 0b1a 	add.w	fp, r4, #26
 801e96a:	e7f4      	b.n	801e956 <_printf_float+0x3ee>
 801e96c:	2301      	movs	r3, #1
 801e96e:	4642      	mov	r2, r8
 801e970:	e7e1      	b.n	801e936 <_printf_float+0x3ce>
 801e972:	2301      	movs	r3, #1
 801e974:	464a      	mov	r2, r9
 801e976:	4631      	mov	r1, r6
 801e978:	4628      	mov	r0, r5
 801e97a:	47b8      	blx	r7
 801e97c:	3001      	adds	r0, #1
 801e97e:	f43f ae3f 	beq.w	801e600 <_printf_float+0x98>
 801e982:	f108 0801 	add.w	r8, r8, #1
 801e986:	68e3      	ldr	r3, [r4, #12]
 801e988:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e98a:	1a5b      	subs	r3, r3, r1
 801e98c:	4543      	cmp	r3, r8
 801e98e:	dcf0      	bgt.n	801e972 <_printf_float+0x40a>
 801e990:	e6f8      	b.n	801e784 <_printf_float+0x21c>
 801e992:	f04f 0800 	mov.w	r8, #0
 801e996:	f104 0919 	add.w	r9, r4, #25
 801e99a:	e7f4      	b.n	801e986 <_printf_float+0x41e>

0801e99c <_printf_common>:
 801e99c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e9a0:	4616      	mov	r6, r2
 801e9a2:	4698      	mov	r8, r3
 801e9a4:	688a      	ldr	r2, [r1, #8]
 801e9a6:	690b      	ldr	r3, [r1, #16]
 801e9a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e9ac:	4293      	cmp	r3, r2
 801e9ae:	bfb8      	it	lt
 801e9b0:	4613      	movlt	r3, r2
 801e9b2:	6033      	str	r3, [r6, #0]
 801e9b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e9b8:	4607      	mov	r7, r0
 801e9ba:	460c      	mov	r4, r1
 801e9bc:	b10a      	cbz	r2, 801e9c2 <_printf_common+0x26>
 801e9be:	3301      	adds	r3, #1
 801e9c0:	6033      	str	r3, [r6, #0]
 801e9c2:	6823      	ldr	r3, [r4, #0]
 801e9c4:	0699      	lsls	r1, r3, #26
 801e9c6:	bf42      	ittt	mi
 801e9c8:	6833      	ldrmi	r3, [r6, #0]
 801e9ca:	3302      	addmi	r3, #2
 801e9cc:	6033      	strmi	r3, [r6, #0]
 801e9ce:	6825      	ldr	r5, [r4, #0]
 801e9d0:	f015 0506 	ands.w	r5, r5, #6
 801e9d4:	d106      	bne.n	801e9e4 <_printf_common+0x48>
 801e9d6:	f104 0a19 	add.w	sl, r4, #25
 801e9da:	68e3      	ldr	r3, [r4, #12]
 801e9dc:	6832      	ldr	r2, [r6, #0]
 801e9de:	1a9b      	subs	r3, r3, r2
 801e9e0:	42ab      	cmp	r3, r5
 801e9e2:	dc26      	bgt.n	801ea32 <_printf_common+0x96>
 801e9e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e9e8:	6822      	ldr	r2, [r4, #0]
 801e9ea:	3b00      	subs	r3, #0
 801e9ec:	bf18      	it	ne
 801e9ee:	2301      	movne	r3, #1
 801e9f0:	0692      	lsls	r2, r2, #26
 801e9f2:	d42b      	bmi.n	801ea4c <_printf_common+0xb0>
 801e9f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e9f8:	4641      	mov	r1, r8
 801e9fa:	4638      	mov	r0, r7
 801e9fc:	47c8      	blx	r9
 801e9fe:	3001      	adds	r0, #1
 801ea00:	d01e      	beq.n	801ea40 <_printf_common+0xa4>
 801ea02:	6823      	ldr	r3, [r4, #0]
 801ea04:	6922      	ldr	r2, [r4, #16]
 801ea06:	f003 0306 	and.w	r3, r3, #6
 801ea0a:	2b04      	cmp	r3, #4
 801ea0c:	bf02      	ittt	eq
 801ea0e:	68e5      	ldreq	r5, [r4, #12]
 801ea10:	6833      	ldreq	r3, [r6, #0]
 801ea12:	1aed      	subeq	r5, r5, r3
 801ea14:	68a3      	ldr	r3, [r4, #8]
 801ea16:	bf0c      	ite	eq
 801ea18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ea1c:	2500      	movne	r5, #0
 801ea1e:	4293      	cmp	r3, r2
 801ea20:	bfc4      	itt	gt
 801ea22:	1a9b      	subgt	r3, r3, r2
 801ea24:	18ed      	addgt	r5, r5, r3
 801ea26:	2600      	movs	r6, #0
 801ea28:	341a      	adds	r4, #26
 801ea2a:	42b5      	cmp	r5, r6
 801ea2c:	d11a      	bne.n	801ea64 <_printf_common+0xc8>
 801ea2e:	2000      	movs	r0, #0
 801ea30:	e008      	b.n	801ea44 <_printf_common+0xa8>
 801ea32:	2301      	movs	r3, #1
 801ea34:	4652      	mov	r2, sl
 801ea36:	4641      	mov	r1, r8
 801ea38:	4638      	mov	r0, r7
 801ea3a:	47c8      	blx	r9
 801ea3c:	3001      	adds	r0, #1
 801ea3e:	d103      	bne.n	801ea48 <_printf_common+0xac>
 801ea40:	f04f 30ff 	mov.w	r0, #4294967295
 801ea44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ea48:	3501      	adds	r5, #1
 801ea4a:	e7c6      	b.n	801e9da <_printf_common+0x3e>
 801ea4c:	18e1      	adds	r1, r4, r3
 801ea4e:	1c5a      	adds	r2, r3, #1
 801ea50:	2030      	movs	r0, #48	@ 0x30
 801ea52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ea56:	4422      	add	r2, r4
 801ea58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ea5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ea60:	3302      	adds	r3, #2
 801ea62:	e7c7      	b.n	801e9f4 <_printf_common+0x58>
 801ea64:	2301      	movs	r3, #1
 801ea66:	4622      	mov	r2, r4
 801ea68:	4641      	mov	r1, r8
 801ea6a:	4638      	mov	r0, r7
 801ea6c:	47c8      	blx	r9
 801ea6e:	3001      	adds	r0, #1
 801ea70:	d0e6      	beq.n	801ea40 <_printf_common+0xa4>
 801ea72:	3601      	adds	r6, #1
 801ea74:	e7d9      	b.n	801ea2a <_printf_common+0x8e>
	...

0801ea78 <_printf_i>:
 801ea78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ea7c:	7e0f      	ldrb	r7, [r1, #24]
 801ea7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ea80:	2f78      	cmp	r7, #120	@ 0x78
 801ea82:	4691      	mov	r9, r2
 801ea84:	4680      	mov	r8, r0
 801ea86:	460c      	mov	r4, r1
 801ea88:	469a      	mov	sl, r3
 801ea8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ea8e:	d807      	bhi.n	801eaa0 <_printf_i+0x28>
 801ea90:	2f62      	cmp	r7, #98	@ 0x62
 801ea92:	d80a      	bhi.n	801eaaa <_printf_i+0x32>
 801ea94:	2f00      	cmp	r7, #0
 801ea96:	f000 80d1 	beq.w	801ec3c <_printf_i+0x1c4>
 801ea9a:	2f58      	cmp	r7, #88	@ 0x58
 801ea9c:	f000 80b8 	beq.w	801ec10 <_printf_i+0x198>
 801eaa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eaa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801eaa8:	e03a      	b.n	801eb20 <_printf_i+0xa8>
 801eaaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801eaae:	2b15      	cmp	r3, #21
 801eab0:	d8f6      	bhi.n	801eaa0 <_printf_i+0x28>
 801eab2:	a101      	add	r1, pc, #4	@ (adr r1, 801eab8 <_printf_i+0x40>)
 801eab4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801eab8:	0801eb11 	.word	0x0801eb11
 801eabc:	0801eb25 	.word	0x0801eb25
 801eac0:	0801eaa1 	.word	0x0801eaa1
 801eac4:	0801eaa1 	.word	0x0801eaa1
 801eac8:	0801eaa1 	.word	0x0801eaa1
 801eacc:	0801eaa1 	.word	0x0801eaa1
 801ead0:	0801eb25 	.word	0x0801eb25
 801ead4:	0801eaa1 	.word	0x0801eaa1
 801ead8:	0801eaa1 	.word	0x0801eaa1
 801eadc:	0801eaa1 	.word	0x0801eaa1
 801eae0:	0801eaa1 	.word	0x0801eaa1
 801eae4:	0801ec23 	.word	0x0801ec23
 801eae8:	0801eb4f 	.word	0x0801eb4f
 801eaec:	0801ebdd 	.word	0x0801ebdd
 801eaf0:	0801eaa1 	.word	0x0801eaa1
 801eaf4:	0801eaa1 	.word	0x0801eaa1
 801eaf8:	0801ec45 	.word	0x0801ec45
 801eafc:	0801eaa1 	.word	0x0801eaa1
 801eb00:	0801eb4f 	.word	0x0801eb4f
 801eb04:	0801eaa1 	.word	0x0801eaa1
 801eb08:	0801eaa1 	.word	0x0801eaa1
 801eb0c:	0801ebe5 	.word	0x0801ebe5
 801eb10:	6833      	ldr	r3, [r6, #0]
 801eb12:	1d1a      	adds	r2, r3, #4
 801eb14:	681b      	ldr	r3, [r3, #0]
 801eb16:	6032      	str	r2, [r6, #0]
 801eb18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eb1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801eb20:	2301      	movs	r3, #1
 801eb22:	e09c      	b.n	801ec5e <_printf_i+0x1e6>
 801eb24:	6833      	ldr	r3, [r6, #0]
 801eb26:	6820      	ldr	r0, [r4, #0]
 801eb28:	1d19      	adds	r1, r3, #4
 801eb2a:	6031      	str	r1, [r6, #0]
 801eb2c:	0606      	lsls	r6, r0, #24
 801eb2e:	d501      	bpl.n	801eb34 <_printf_i+0xbc>
 801eb30:	681d      	ldr	r5, [r3, #0]
 801eb32:	e003      	b.n	801eb3c <_printf_i+0xc4>
 801eb34:	0645      	lsls	r5, r0, #25
 801eb36:	d5fb      	bpl.n	801eb30 <_printf_i+0xb8>
 801eb38:	f9b3 5000 	ldrsh.w	r5, [r3]
 801eb3c:	2d00      	cmp	r5, #0
 801eb3e:	da03      	bge.n	801eb48 <_printf_i+0xd0>
 801eb40:	232d      	movs	r3, #45	@ 0x2d
 801eb42:	426d      	negs	r5, r5
 801eb44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801eb48:	4858      	ldr	r0, [pc, #352]	@ (801ecac <_printf_i+0x234>)
 801eb4a:	230a      	movs	r3, #10
 801eb4c:	e011      	b.n	801eb72 <_printf_i+0xfa>
 801eb4e:	6821      	ldr	r1, [r4, #0]
 801eb50:	6833      	ldr	r3, [r6, #0]
 801eb52:	0608      	lsls	r0, r1, #24
 801eb54:	f853 5b04 	ldr.w	r5, [r3], #4
 801eb58:	d402      	bmi.n	801eb60 <_printf_i+0xe8>
 801eb5a:	0649      	lsls	r1, r1, #25
 801eb5c:	bf48      	it	mi
 801eb5e:	b2ad      	uxthmi	r5, r5
 801eb60:	2f6f      	cmp	r7, #111	@ 0x6f
 801eb62:	4852      	ldr	r0, [pc, #328]	@ (801ecac <_printf_i+0x234>)
 801eb64:	6033      	str	r3, [r6, #0]
 801eb66:	bf14      	ite	ne
 801eb68:	230a      	movne	r3, #10
 801eb6a:	2308      	moveq	r3, #8
 801eb6c:	2100      	movs	r1, #0
 801eb6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801eb72:	6866      	ldr	r6, [r4, #4]
 801eb74:	60a6      	str	r6, [r4, #8]
 801eb76:	2e00      	cmp	r6, #0
 801eb78:	db05      	blt.n	801eb86 <_printf_i+0x10e>
 801eb7a:	6821      	ldr	r1, [r4, #0]
 801eb7c:	432e      	orrs	r6, r5
 801eb7e:	f021 0104 	bic.w	r1, r1, #4
 801eb82:	6021      	str	r1, [r4, #0]
 801eb84:	d04b      	beq.n	801ec1e <_printf_i+0x1a6>
 801eb86:	4616      	mov	r6, r2
 801eb88:	fbb5 f1f3 	udiv	r1, r5, r3
 801eb8c:	fb03 5711 	mls	r7, r3, r1, r5
 801eb90:	5dc7      	ldrb	r7, [r0, r7]
 801eb92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801eb96:	462f      	mov	r7, r5
 801eb98:	42bb      	cmp	r3, r7
 801eb9a:	460d      	mov	r5, r1
 801eb9c:	d9f4      	bls.n	801eb88 <_printf_i+0x110>
 801eb9e:	2b08      	cmp	r3, #8
 801eba0:	d10b      	bne.n	801ebba <_printf_i+0x142>
 801eba2:	6823      	ldr	r3, [r4, #0]
 801eba4:	07df      	lsls	r7, r3, #31
 801eba6:	d508      	bpl.n	801ebba <_printf_i+0x142>
 801eba8:	6923      	ldr	r3, [r4, #16]
 801ebaa:	6861      	ldr	r1, [r4, #4]
 801ebac:	4299      	cmp	r1, r3
 801ebae:	bfde      	ittt	le
 801ebb0:	2330      	movle	r3, #48	@ 0x30
 801ebb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ebb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ebba:	1b92      	subs	r2, r2, r6
 801ebbc:	6122      	str	r2, [r4, #16]
 801ebbe:	f8cd a000 	str.w	sl, [sp]
 801ebc2:	464b      	mov	r3, r9
 801ebc4:	aa03      	add	r2, sp, #12
 801ebc6:	4621      	mov	r1, r4
 801ebc8:	4640      	mov	r0, r8
 801ebca:	f7ff fee7 	bl	801e99c <_printf_common>
 801ebce:	3001      	adds	r0, #1
 801ebd0:	d14a      	bne.n	801ec68 <_printf_i+0x1f0>
 801ebd2:	f04f 30ff 	mov.w	r0, #4294967295
 801ebd6:	b004      	add	sp, #16
 801ebd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ebdc:	6823      	ldr	r3, [r4, #0]
 801ebde:	f043 0320 	orr.w	r3, r3, #32
 801ebe2:	6023      	str	r3, [r4, #0]
 801ebe4:	4832      	ldr	r0, [pc, #200]	@ (801ecb0 <_printf_i+0x238>)
 801ebe6:	2778      	movs	r7, #120	@ 0x78
 801ebe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ebec:	6823      	ldr	r3, [r4, #0]
 801ebee:	6831      	ldr	r1, [r6, #0]
 801ebf0:	061f      	lsls	r7, r3, #24
 801ebf2:	f851 5b04 	ldr.w	r5, [r1], #4
 801ebf6:	d402      	bmi.n	801ebfe <_printf_i+0x186>
 801ebf8:	065f      	lsls	r7, r3, #25
 801ebfa:	bf48      	it	mi
 801ebfc:	b2ad      	uxthmi	r5, r5
 801ebfe:	6031      	str	r1, [r6, #0]
 801ec00:	07d9      	lsls	r1, r3, #31
 801ec02:	bf44      	itt	mi
 801ec04:	f043 0320 	orrmi.w	r3, r3, #32
 801ec08:	6023      	strmi	r3, [r4, #0]
 801ec0a:	b11d      	cbz	r5, 801ec14 <_printf_i+0x19c>
 801ec0c:	2310      	movs	r3, #16
 801ec0e:	e7ad      	b.n	801eb6c <_printf_i+0xf4>
 801ec10:	4826      	ldr	r0, [pc, #152]	@ (801ecac <_printf_i+0x234>)
 801ec12:	e7e9      	b.n	801ebe8 <_printf_i+0x170>
 801ec14:	6823      	ldr	r3, [r4, #0]
 801ec16:	f023 0320 	bic.w	r3, r3, #32
 801ec1a:	6023      	str	r3, [r4, #0]
 801ec1c:	e7f6      	b.n	801ec0c <_printf_i+0x194>
 801ec1e:	4616      	mov	r6, r2
 801ec20:	e7bd      	b.n	801eb9e <_printf_i+0x126>
 801ec22:	6833      	ldr	r3, [r6, #0]
 801ec24:	6825      	ldr	r5, [r4, #0]
 801ec26:	6961      	ldr	r1, [r4, #20]
 801ec28:	1d18      	adds	r0, r3, #4
 801ec2a:	6030      	str	r0, [r6, #0]
 801ec2c:	062e      	lsls	r6, r5, #24
 801ec2e:	681b      	ldr	r3, [r3, #0]
 801ec30:	d501      	bpl.n	801ec36 <_printf_i+0x1be>
 801ec32:	6019      	str	r1, [r3, #0]
 801ec34:	e002      	b.n	801ec3c <_printf_i+0x1c4>
 801ec36:	0668      	lsls	r0, r5, #25
 801ec38:	d5fb      	bpl.n	801ec32 <_printf_i+0x1ba>
 801ec3a:	8019      	strh	r1, [r3, #0]
 801ec3c:	2300      	movs	r3, #0
 801ec3e:	6123      	str	r3, [r4, #16]
 801ec40:	4616      	mov	r6, r2
 801ec42:	e7bc      	b.n	801ebbe <_printf_i+0x146>
 801ec44:	6833      	ldr	r3, [r6, #0]
 801ec46:	1d1a      	adds	r2, r3, #4
 801ec48:	6032      	str	r2, [r6, #0]
 801ec4a:	681e      	ldr	r6, [r3, #0]
 801ec4c:	6862      	ldr	r2, [r4, #4]
 801ec4e:	2100      	movs	r1, #0
 801ec50:	4630      	mov	r0, r6
 801ec52:	f7e1 fb45 	bl	80002e0 <memchr>
 801ec56:	b108      	cbz	r0, 801ec5c <_printf_i+0x1e4>
 801ec58:	1b80      	subs	r0, r0, r6
 801ec5a:	6060      	str	r0, [r4, #4]
 801ec5c:	6863      	ldr	r3, [r4, #4]
 801ec5e:	6123      	str	r3, [r4, #16]
 801ec60:	2300      	movs	r3, #0
 801ec62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ec66:	e7aa      	b.n	801ebbe <_printf_i+0x146>
 801ec68:	6923      	ldr	r3, [r4, #16]
 801ec6a:	4632      	mov	r2, r6
 801ec6c:	4649      	mov	r1, r9
 801ec6e:	4640      	mov	r0, r8
 801ec70:	47d0      	blx	sl
 801ec72:	3001      	adds	r0, #1
 801ec74:	d0ad      	beq.n	801ebd2 <_printf_i+0x15a>
 801ec76:	6823      	ldr	r3, [r4, #0]
 801ec78:	079b      	lsls	r3, r3, #30
 801ec7a:	d413      	bmi.n	801eca4 <_printf_i+0x22c>
 801ec7c:	68e0      	ldr	r0, [r4, #12]
 801ec7e:	9b03      	ldr	r3, [sp, #12]
 801ec80:	4298      	cmp	r0, r3
 801ec82:	bfb8      	it	lt
 801ec84:	4618      	movlt	r0, r3
 801ec86:	e7a6      	b.n	801ebd6 <_printf_i+0x15e>
 801ec88:	2301      	movs	r3, #1
 801ec8a:	4632      	mov	r2, r6
 801ec8c:	4649      	mov	r1, r9
 801ec8e:	4640      	mov	r0, r8
 801ec90:	47d0      	blx	sl
 801ec92:	3001      	adds	r0, #1
 801ec94:	d09d      	beq.n	801ebd2 <_printf_i+0x15a>
 801ec96:	3501      	adds	r5, #1
 801ec98:	68e3      	ldr	r3, [r4, #12]
 801ec9a:	9903      	ldr	r1, [sp, #12]
 801ec9c:	1a5b      	subs	r3, r3, r1
 801ec9e:	42ab      	cmp	r3, r5
 801eca0:	dcf2      	bgt.n	801ec88 <_printf_i+0x210>
 801eca2:	e7eb      	b.n	801ec7c <_printf_i+0x204>
 801eca4:	2500      	movs	r5, #0
 801eca6:	f104 0619 	add.w	r6, r4, #25
 801ecaa:	e7f5      	b.n	801ec98 <_printf_i+0x220>
 801ecac:	0802167a 	.word	0x0802167a
 801ecb0:	0802168b 	.word	0x0802168b

0801ecb4 <std>:
 801ecb4:	2300      	movs	r3, #0
 801ecb6:	b510      	push	{r4, lr}
 801ecb8:	4604      	mov	r4, r0
 801ecba:	e9c0 3300 	strd	r3, r3, [r0]
 801ecbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ecc2:	6083      	str	r3, [r0, #8]
 801ecc4:	8181      	strh	r1, [r0, #12]
 801ecc6:	6643      	str	r3, [r0, #100]	@ 0x64
 801ecc8:	81c2      	strh	r2, [r0, #14]
 801ecca:	6183      	str	r3, [r0, #24]
 801eccc:	4619      	mov	r1, r3
 801ecce:	2208      	movs	r2, #8
 801ecd0:	305c      	adds	r0, #92	@ 0x5c
 801ecd2:	f000 fa1d 	bl	801f110 <memset>
 801ecd6:	4b0d      	ldr	r3, [pc, #52]	@ (801ed0c <std+0x58>)
 801ecd8:	6263      	str	r3, [r4, #36]	@ 0x24
 801ecda:	4b0d      	ldr	r3, [pc, #52]	@ (801ed10 <std+0x5c>)
 801ecdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ecde:	4b0d      	ldr	r3, [pc, #52]	@ (801ed14 <std+0x60>)
 801ece0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ece2:	4b0d      	ldr	r3, [pc, #52]	@ (801ed18 <std+0x64>)
 801ece4:	6323      	str	r3, [r4, #48]	@ 0x30
 801ece6:	4b0d      	ldr	r3, [pc, #52]	@ (801ed1c <std+0x68>)
 801ece8:	6224      	str	r4, [r4, #32]
 801ecea:	429c      	cmp	r4, r3
 801ecec:	d006      	beq.n	801ecfc <std+0x48>
 801ecee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ecf2:	4294      	cmp	r4, r2
 801ecf4:	d002      	beq.n	801ecfc <std+0x48>
 801ecf6:	33d0      	adds	r3, #208	@ 0xd0
 801ecf8:	429c      	cmp	r4, r3
 801ecfa:	d105      	bne.n	801ed08 <std+0x54>
 801ecfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ed00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ed04:	f000 baa4 	b.w	801f250 <__retarget_lock_init_recursive>
 801ed08:	bd10      	pop	{r4, pc}
 801ed0a:	bf00      	nop
 801ed0c:	0801ef61 	.word	0x0801ef61
 801ed10:	0801ef83 	.word	0x0801ef83
 801ed14:	0801efbb 	.word	0x0801efbb
 801ed18:	0801efdf 	.word	0x0801efdf
 801ed1c:	240034c8 	.word	0x240034c8

0801ed20 <stdio_exit_handler>:
 801ed20:	4a02      	ldr	r2, [pc, #8]	@ (801ed2c <stdio_exit_handler+0xc>)
 801ed22:	4903      	ldr	r1, [pc, #12]	@ (801ed30 <stdio_exit_handler+0x10>)
 801ed24:	4803      	ldr	r0, [pc, #12]	@ (801ed34 <stdio_exit_handler+0x14>)
 801ed26:	f000 b869 	b.w	801edfc <_fwalk_sglue>
 801ed2a:	bf00      	nop
 801ed2c:	2400003c 	.word	0x2400003c
 801ed30:	08020985 	.word	0x08020985
 801ed34:	2400004c 	.word	0x2400004c

0801ed38 <cleanup_stdio>:
 801ed38:	6841      	ldr	r1, [r0, #4]
 801ed3a:	4b0c      	ldr	r3, [pc, #48]	@ (801ed6c <cleanup_stdio+0x34>)
 801ed3c:	4299      	cmp	r1, r3
 801ed3e:	b510      	push	{r4, lr}
 801ed40:	4604      	mov	r4, r0
 801ed42:	d001      	beq.n	801ed48 <cleanup_stdio+0x10>
 801ed44:	f001 fe1e 	bl	8020984 <_fflush_r>
 801ed48:	68a1      	ldr	r1, [r4, #8]
 801ed4a:	4b09      	ldr	r3, [pc, #36]	@ (801ed70 <cleanup_stdio+0x38>)
 801ed4c:	4299      	cmp	r1, r3
 801ed4e:	d002      	beq.n	801ed56 <cleanup_stdio+0x1e>
 801ed50:	4620      	mov	r0, r4
 801ed52:	f001 fe17 	bl	8020984 <_fflush_r>
 801ed56:	68e1      	ldr	r1, [r4, #12]
 801ed58:	4b06      	ldr	r3, [pc, #24]	@ (801ed74 <cleanup_stdio+0x3c>)
 801ed5a:	4299      	cmp	r1, r3
 801ed5c:	d004      	beq.n	801ed68 <cleanup_stdio+0x30>
 801ed5e:	4620      	mov	r0, r4
 801ed60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ed64:	f001 be0e 	b.w	8020984 <_fflush_r>
 801ed68:	bd10      	pop	{r4, pc}
 801ed6a:	bf00      	nop
 801ed6c:	240034c8 	.word	0x240034c8
 801ed70:	24003530 	.word	0x24003530
 801ed74:	24003598 	.word	0x24003598

0801ed78 <global_stdio_init.part.0>:
 801ed78:	b510      	push	{r4, lr}
 801ed7a:	4b0b      	ldr	r3, [pc, #44]	@ (801eda8 <global_stdio_init.part.0+0x30>)
 801ed7c:	4c0b      	ldr	r4, [pc, #44]	@ (801edac <global_stdio_init.part.0+0x34>)
 801ed7e:	4a0c      	ldr	r2, [pc, #48]	@ (801edb0 <global_stdio_init.part.0+0x38>)
 801ed80:	601a      	str	r2, [r3, #0]
 801ed82:	4620      	mov	r0, r4
 801ed84:	2200      	movs	r2, #0
 801ed86:	2104      	movs	r1, #4
 801ed88:	f7ff ff94 	bl	801ecb4 <std>
 801ed8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801ed90:	2201      	movs	r2, #1
 801ed92:	2109      	movs	r1, #9
 801ed94:	f7ff ff8e 	bl	801ecb4 <std>
 801ed98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801ed9c:	2202      	movs	r2, #2
 801ed9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eda2:	2112      	movs	r1, #18
 801eda4:	f7ff bf86 	b.w	801ecb4 <std>
 801eda8:	24003600 	.word	0x24003600
 801edac:	240034c8 	.word	0x240034c8
 801edb0:	0801ed21 	.word	0x0801ed21

0801edb4 <__sfp_lock_acquire>:
 801edb4:	4801      	ldr	r0, [pc, #4]	@ (801edbc <__sfp_lock_acquire+0x8>)
 801edb6:	f000 ba4c 	b.w	801f252 <__retarget_lock_acquire_recursive>
 801edba:	bf00      	nop
 801edbc:	24003609 	.word	0x24003609

0801edc0 <__sfp_lock_release>:
 801edc0:	4801      	ldr	r0, [pc, #4]	@ (801edc8 <__sfp_lock_release+0x8>)
 801edc2:	f000 ba47 	b.w	801f254 <__retarget_lock_release_recursive>
 801edc6:	bf00      	nop
 801edc8:	24003609 	.word	0x24003609

0801edcc <__sinit>:
 801edcc:	b510      	push	{r4, lr}
 801edce:	4604      	mov	r4, r0
 801edd0:	f7ff fff0 	bl	801edb4 <__sfp_lock_acquire>
 801edd4:	6a23      	ldr	r3, [r4, #32]
 801edd6:	b11b      	cbz	r3, 801ede0 <__sinit+0x14>
 801edd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eddc:	f7ff bff0 	b.w	801edc0 <__sfp_lock_release>
 801ede0:	4b04      	ldr	r3, [pc, #16]	@ (801edf4 <__sinit+0x28>)
 801ede2:	6223      	str	r3, [r4, #32]
 801ede4:	4b04      	ldr	r3, [pc, #16]	@ (801edf8 <__sinit+0x2c>)
 801ede6:	681b      	ldr	r3, [r3, #0]
 801ede8:	2b00      	cmp	r3, #0
 801edea:	d1f5      	bne.n	801edd8 <__sinit+0xc>
 801edec:	f7ff ffc4 	bl	801ed78 <global_stdio_init.part.0>
 801edf0:	e7f2      	b.n	801edd8 <__sinit+0xc>
 801edf2:	bf00      	nop
 801edf4:	0801ed39 	.word	0x0801ed39
 801edf8:	24003600 	.word	0x24003600

0801edfc <_fwalk_sglue>:
 801edfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ee00:	4607      	mov	r7, r0
 801ee02:	4688      	mov	r8, r1
 801ee04:	4614      	mov	r4, r2
 801ee06:	2600      	movs	r6, #0
 801ee08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801ee0c:	f1b9 0901 	subs.w	r9, r9, #1
 801ee10:	d505      	bpl.n	801ee1e <_fwalk_sglue+0x22>
 801ee12:	6824      	ldr	r4, [r4, #0]
 801ee14:	2c00      	cmp	r4, #0
 801ee16:	d1f7      	bne.n	801ee08 <_fwalk_sglue+0xc>
 801ee18:	4630      	mov	r0, r6
 801ee1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee1e:	89ab      	ldrh	r3, [r5, #12]
 801ee20:	2b01      	cmp	r3, #1
 801ee22:	d907      	bls.n	801ee34 <_fwalk_sglue+0x38>
 801ee24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ee28:	3301      	adds	r3, #1
 801ee2a:	d003      	beq.n	801ee34 <_fwalk_sglue+0x38>
 801ee2c:	4629      	mov	r1, r5
 801ee2e:	4638      	mov	r0, r7
 801ee30:	47c0      	blx	r8
 801ee32:	4306      	orrs	r6, r0
 801ee34:	3568      	adds	r5, #104	@ 0x68
 801ee36:	e7e9      	b.n	801ee0c <_fwalk_sglue+0x10>

0801ee38 <_puts_r>:
 801ee38:	6a03      	ldr	r3, [r0, #32]
 801ee3a:	b570      	push	{r4, r5, r6, lr}
 801ee3c:	6884      	ldr	r4, [r0, #8]
 801ee3e:	4605      	mov	r5, r0
 801ee40:	460e      	mov	r6, r1
 801ee42:	b90b      	cbnz	r3, 801ee48 <_puts_r+0x10>
 801ee44:	f7ff ffc2 	bl	801edcc <__sinit>
 801ee48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ee4a:	07db      	lsls	r3, r3, #31
 801ee4c:	d405      	bmi.n	801ee5a <_puts_r+0x22>
 801ee4e:	89a3      	ldrh	r3, [r4, #12]
 801ee50:	0598      	lsls	r0, r3, #22
 801ee52:	d402      	bmi.n	801ee5a <_puts_r+0x22>
 801ee54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ee56:	f000 f9fc 	bl	801f252 <__retarget_lock_acquire_recursive>
 801ee5a:	89a3      	ldrh	r3, [r4, #12]
 801ee5c:	0719      	lsls	r1, r3, #28
 801ee5e:	d502      	bpl.n	801ee66 <_puts_r+0x2e>
 801ee60:	6923      	ldr	r3, [r4, #16]
 801ee62:	2b00      	cmp	r3, #0
 801ee64:	d135      	bne.n	801eed2 <_puts_r+0x9a>
 801ee66:	4621      	mov	r1, r4
 801ee68:	4628      	mov	r0, r5
 801ee6a:	f000 f8fb 	bl	801f064 <__swsetup_r>
 801ee6e:	b380      	cbz	r0, 801eed2 <_puts_r+0x9a>
 801ee70:	f04f 35ff 	mov.w	r5, #4294967295
 801ee74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ee76:	07da      	lsls	r2, r3, #31
 801ee78:	d405      	bmi.n	801ee86 <_puts_r+0x4e>
 801ee7a:	89a3      	ldrh	r3, [r4, #12]
 801ee7c:	059b      	lsls	r3, r3, #22
 801ee7e:	d402      	bmi.n	801ee86 <_puts_r+0x4e>
 801ee80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ee82:	f000 f9e7 	bl	801f254 <__retarget_lock_release_recursive>
 801ee86:	4628      	mov	r0, r5
 801ee88:	bd70      	pop	{r4, r5, r6, pc}
 801ee8a:	2b00      	cmp	r3, #0
 801ee8c:	da04      	bge.n	801ee98 <_puts_r+0x60>
 801ee8e:	69a2      	ldr	r2, [r4, #24]
 801ee90:	429a      	cmp	r2, r3
 801ee92:	dc17      	bgt.n	801eec4 <_puts_r+0x8c>
 801ee94:	290a      	cmp	r1, #10
 801ee96:	d015      	beq.n	801eec4 <_puts_r+0x8c>
 801ee98:	6823      	ldr	r3, [r4, #0]
 801ee9a:	1c5a      	adds	r2, r3, #1
 801ee9c:	6022      	str	r2, [r4, #0]
 801ee9e:	7019      	strb	r1, [r3, #0]
 801eea0:	68a3      	ldr	r3, [r4, #8]
 801eea2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801eea6:	3b01      	subs	r3, #1
 801eea8:	60a3      	str	r3, [r4, #8]
 801eeaa:	2900      	cmp	r1, #0
 801eeac:	d1ed      	bne.n	801ee8a <_puts_r+0x52>
 801eeae:	2b00      	cmp	r3, #0
 801eeb0:	da11      	bge.n	801eed6 <_puts_r+0x9e>
 801eeb2:	4622      	mov	r2, r4
 801eeb4:	210a      	movs	r1, #10
 801eeb6:	4628      	mov	r0, r5
 801eeb8:	f000 f895 	bl	801efe6 <__swbuf_r>
 801eebc:	3001      	adds	r0, #1
 801eebe:	d0d7      	beq.n	801ee70 <_puts_r+0x38>
 801eec0:	250a      	movs	r5, #10
 801eec2:	e7d7      	b.n	801ee74 <_puts_r+0x3c>
 801eec4:	4622      	mov	r2, r4
 801eec6:	4628      	mov	r0, r5
 801eec8:	f000 f88d 	bl	801efe6 <__swbuf_r>
 801eecc:	3001      	adds	r0, #1
 801eece:	d1e7      	bne.n	801eea0 <_puts_r+0x68>
 801eed0:	e7ce      	b.n	801ee70 <_puts_r+0x38>
 801eed2:	3e01      	subs	r6, #1
 801eed4:	e7e4      	b.n	801eea0 <_puts_r+0x68>
 801eed6:	6823      	ldr	r3, [r4, #0]
 801eed8:	1c5a      	adds	r2, r3, #1
 801eeda:	6022      	str	r2, [r4, #0]
 801eedc:	220a      	movs	r2, #10
 801eede:	701a      	strb	r2, [r3, #0]
 801eee0:	e7ee      	b.n	801eec0 <_puts_r+0x88>
	...

0801eee4 <puts>:
 801eee4:	4b02      	ldr	r3, [pc, #8]	@ (801eef0 <puts+0xc>)
 801eee6:	4601      	mov	r1, r0
 801eee8:	6818      	ldr	r0, [r3, #0]
 801eeea:	f7ff bfa5 	b.w	801ee38 <_puts_r>
 801eeee:	bf00      	nop
 801eef0:	24000048 	.word	0x24000048

0801eef4 <sniprintf>:
 801eef4:	b40c      	push	{r2, r3}
 801eef6:	b530      	push	{r4, r5, lr}
 801eef8:	4b18      	ldr	r3, [pc, #96]	@ (801ef5c <sniprintf+0x68>)
 801eefa:	1e0c      	subs	r4, r1, #0
 801eefc:	681d      	ldr	r5, [r3, #0]
 801eefe:	b09d      	sub	sp, #116	@ 0x74
 801ef00:	da08      	bge.n	801ef14 <sniprintf+0x20>
 801ef02:	238b      	movs	r3, #139	@ 0x8b
 801ef04:	602b      	str	r3, [r5, #0]
 801ef06:	f04f 30ff 	mov.w	r0, #4294967295
 801ef0a:	b01d      	add	sp, #116	@ 0x74
 801ef0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ef10:	b002      	add	sp, #8
 801ef12:	4770      	bx	lr
 801ef14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ef18:	f8ad 3014 	strh.w	r3, [sp, #20]
 801ef1c:	f04f 0300 	mov.w	r3, #0
 801ef20:	931b      	str	r3, [sp, #108]	@ 0x6c
 801ef22:	bf14      	ite	ne
 801ef24:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ef28:	4623      	moveq	r3, r4
 801ef2a:	9304      	str	r3, [sp, #16]
 801ef2c:	9307      	str	r3, [sp, #28]
 801ef2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ef32:	9002      	str	r0, [sp, #8]
 801ef34:	9006      	str	r0, [sp, #24]
 801ef36:	f8ad 3016 	strh.w	r3, [sp, #22]
 801ef3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ef3c:	ab21      	add	r3, sp, #132	@ 0x84
 801ef3e:	a902      	add	r1, sp, #8
 801ef40:	4628      	mov	r0, r5
 801ef42:	9301      	str	r3, [sp, #4]
 801ef44:	f001 fb9e 	bl	8020684 <_svfiprintf_r>
 801ef48:	1c43      	adds	r3, r0, #1
 801ef4a:	bfbc      	itt	lt
 801ef4c:	238b      	movlt	r3, #139	@ 0x8b
 801ef4e:	602b      	strlt	r3, [r5, #0]
 801ef50:	2c00      	cmp	r4, #0
 801ef52:	d0da      	beq.n	801ef0a <sniprintf+0x16>
 801ef54:	9b02      	ldr	r3, [sp, #8]
 801ef56:	2200      	movs	r2, #0
 801ef58:	701a      	strb	r2, [r3, #0]
 801ef5a:	e7d6      	b.n	801ef0a <sniprintf+0x16>
 801ef5c:	24000048 	.word	0x24000048

0801ef60 <__sread>:
 801ef60:	b510      	push	{r4, lr}
 801ef62:	460c      	mov	r4, r1
 801ef64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ef68:	f000 f914 	bl	801f194 <_read_r>
 801ef6c:	2800      	cmp	r0, #0
 801ef6e:	bfab      	itete	ge
 801ef70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ef72:	89a3      	ldrhlt	r3, [r4, #12]
 801ef74:	181b      	addge	r3, r3, r0
 801ef76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ef7a:	bfac      	ite	ge
 801ef7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ef7e:	81a3      	strhlt	r3, [r4, #12]
 801ef80:	bd10      	pop	{r4, pc}

0801ef82 <__swrite>:
 801ef82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ef86:	461f      	mov	r7, r3
 801ef88:	898b      	ldrh	r3, [r1, #12]
 801ef8a:	05db      	lsls	r3, r3, #23
 801ef8c:	4605      	mov	r5, r0
 801ef8e:	460c      	mov	r4, r1
 801ef90:	4616      	mov	r6, r2
 801ef92:	d505      	bpl.n	801efa0 <__swrite+0x1e>
 801ef94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ef98:	2302      	movs	r3, #2
 801ef9a:	2200      	movs	r2, #0
 801ef9c:	f000 f8e8 	bl	801f170 <_lseek_r>
 801efa0:	89a3      	ldrh	r3, [r4, #12]
 801efa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801efa6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801efaa:	81a3      	strh	r3, [r4, #12]
 801efac:	4632      	mov	r2, r6
 801efae:	463b      	mov	r3, r7
 801efb0:	4628      	mov	r0, r5
 801efb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801efb6:	f000 b90f 	b.w	801f1d8 <_write_r>

0801efba <__sseek>:
 801efba:	b510      	push	{r4, lr}
 801efbc:	460c      	mov	r4, r1
 801efbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801efc2:	f000 f8d5 	bl	801f170 <_lseek_r>
 801efc6:	1c43      	adds	r3, r0, #1
 801efc8:	89a3      	ldrh	r3, [r4, #12]
 801efca:	bf15      	itete	ne
 801efcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 801efce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801efd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801efd6:	81a3      	strheq	r3, [r4, #12]
 801efd8:	bf18      	it	ne
 801efda:	81a3      	strhne	r3, [r4, #12]
 801efdc:	bd10      	pop	{r4, pc}

0801efde <__sclose>:
 801efde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801efe2:	f000 b8b5 	b.w	801f150 <_close_r>

0801efe6 <__swbuf_r>:
 801efe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801efe8:	460e      	mov	r6, r1
 801efea:	4614      	mov	r4, r2
 801efec:	4605      	mov	r5, r0
 801efee:	b118      	cbz	r0, 801eff8 <__swbuf_r+0x12>
 801eff0:	6a03      	ldr	r3, [r0, #32]
 801eff2:	b90b      	cbnz	r3, 801eff8 <__swbuf_r+0x12>
 801eff4:	f7ff feea 	bl	801edcc <__sinit>
 801eff8:	69a3      	ldr	r3, [r4, #24]
 801effa:	60a3      	str	r3, [r4, #8]
 801effc:	89a3      	ldrh	r3, [r4, #12]
 801effe:	071a      	lsls	r2, r3, #28
 801f000:	d501      	bpl.n	801f006 <__swbuf_r+0x20>
 801f002:	6923      	ldr	r3, [r4, #16]
 801f004:	b943      	cbnz	r3, 801f018 <__swbuf_r+0x32>
 801f006:	4621      	mov	r1, r4
 801f008:	4628      	mov	r0, r5
 801f00a:	f000 f82b 	bl	801f064 <__swsetup_r>
 801f00e:	b118      	cbz	r0, 801f018 <__swbuf_r+0x32>
 801f010:	f04f 37ff 	mov.w	r7, #4294967295
 801f014:	4638      	mov	r0, r7
 801f016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f018:	6823      	ldr	r3, [r4, #0]
 801f01a:	6922      	ldr	r2, [r4, #16]
 801f01c:	1a98      	subs	r0, r3, r2
 801f01e:	6963      	ldr	r3, [r4, #20]
 801f020:	b2f6      	uxtb	r6, r6
 801f022:	4283      	cmp	r3, r0
 801f024:	4637      	mov	r7, r6
 801f026:	dc05      	bgt.n	801f034 <__swbuf_r+0x4e>
 801f028:	4621      	mov	r1, r4
 801f02a:	4628      	mov	r0, r5
 801f02c:	f001 fcaa 	bl	8020984 <_fflush_r>
 801f030:	2800      	cmp	r0, #0
 801f032:	d1ed      	bne.n	801f010 <__swbuf_r+0x2a>
 801f034:	68a3      	ldr	r3, [r4, #8]
 801f036:	3b01      	subs	r3, #1
 801f038:	60a3      	str	r3, [r4, #8]
 801f03a:	6823      	ldr	r3, [r4, #0]
 801f03c:	1c5a      	adds	r2, r3, #1
 801f03e:	6022      	str	r2, [r4, #0]
 801f040:	701e      	strb	r6, [r3, #0]
 801f042:	6962      	ldr	r2, [r4, #20]
 801f044:	1c43      	adds	r3, r0, #1
 801f046:	429a      	cmp	r2, r3
 801f048:	d004      	beq.n	801f054 <__swbuf_r+0x6e>
 801f04a:	89a3      	ldrh	r3, [r4, #12]
 801f04c:	07db      	lsls	r3, r3, #31
 801f04e:	d5e1      	bpl.n	801f014 <__swbuf_r+0x2e>
 801f050:	2e0a      	cmp	r6, #10
 801f052:	d1df      	bne.n	801f014 <__swbuf_r+0x2e>
 801f054:	4621      	mov	r1, r4
 801f056:	4628      	mov	r0, r5
 801f058:	f001 fc94 	bl	8020984 <_fflush_r>
 801f05c:	2800      	cmp	r0, #0
 801f05e:	d0d9      	beq.n	801f014 <__swbuf_r+0x2e>
 801f060:	e7d6      	b.n	801f010 <__swbuf_r+0x2a>
	...

0801f064 <__swsetup_r>:
 801f064:	b538      	push	{r3, r4, r5, lr}
 801f066:	4b29      	ldr	r3, [pc, #164]	@ (801f10c <__swsetup_r+0xa8>)
 801f068:	4605      	mov	r5, r0
 801f06a:	6818      	ldr	r0, [r3, #0]
 801f06c:	460c      	mov	r4, r1
 801f06e:	b118      	cbz	r0, 801f078 <__swsetup_r+0x14>
 801f070:	6a03      	ldr	r3, [r0, #32]
 801f072:	b90b      	cbnz	r3, 801f078 <__swsetup_r+0x14>
 801f074:	f7ff feaa 	bl	801edcc <__sinit>
 801f078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f07c:	0719      	lsls	r1, r3, #28
 801f07e:	d422      	bmi.n	801f0c6 <__swsetup_r+0x62>
 801f080:	06da      	lsls	r2, r3, #27
 801f082:	d407      	bmi.n	801f094 <__swsetup_r+0x30>
 801f084:	2209      	movs	r2, #9
 801f086:	602a      	str	r2, [r5, #0]
 801f088:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f08c:	81a3      	strh	r3, [r4, #12]
 801f08e:	f04f 30ff 	mov.w	r0, #4294967295
 801f092:	e033      	b.n	801f0fc <__swsetup_r+0x98>
 801f094:	0758      	lsls	r0, r3, #29
 801f096:	d512      	bpl.n	801f0be <__swsetup_r+0x5a>
 801f098:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f09a:	b141      	cbz	r1, 801f0ae <__swsetup_r+0x4a>
 801f09c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f0a0:	4299      	cmp	r1, r3
 801f0a2:	d002      	beq.n	801f0aa <__swsetup_r+0x46>
 801f0a4:	4628      	mov	r0, r5
 801f0a6:	f000 fecd 	bl	801fe44 <_free_r>
 801f0aa:	2300      	movs	r3, #0
 801f0ac:	6363      	str	r3, [r4, #52]	@ 0x34
 801f0ae:	89a3      	ldrh	r3, [r4, #12]
 801f0b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f0b4:	81a3      	strh	r3, [r4, #12]
 801f0b6:	2300      	movs	r3, #0
 801f0b8:	6063      	str	r3, [r4, #4]
 801f0ba:	6923      	ldr	r3, [r4, #16]
 801f0bc:	6023      	str	r3, [r4, #0]
 801f0be:	89a3      	ldrh	r3, [r4, #12]
 801f0c0:	f043 0308 	orr.w	r3, r3, #8
 801f0c4:	81a3      	strh	r3, [r4, #12]
 801f0c6:	6923      	ldr	r3, [r4, #16]
 801f0c8:	b94b      	cbnz	r3, 801f0de <__swsetup_r+0x7a>
 801f0ca:	89a3      	ldrh	r3, [r4, #12]
 801f0cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f0d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f0d4:	d003      	beq.n	801f0de <__swsetup_r+0x7a>
 801f0d6:	4621      	mov	r1, r4
 801f0d8:	4628      	mov	r0, r5
 801f0da:	f001 fca1 	bl	8020a20 <__smakebuf_r>
 801f0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f0e2:	f013 0201 	ands.w	r2, r3, #1
 801f0e6:	d00a      	beq.n	801f0fe <__swsetup_r+0x9a>
 801f0e8:	2200      	movs	r2, #0
 801f0ea:	60a2      	str	r2, [r4, #8]
 801f0ec:	6962      	ldr	r2, [r4, #20]
 801f0ee:	4252      	negs	r2, r2
 801f0f0:	61a2      	str	r2, [r4, #24]
 801f0f2:	6922      	ldr	r2, [r4, #16]
 801f0f4:	b942      	cbnz	r2, 801f108 <__swsetup_r+0xa4>
 801f0f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f0fa:	d1c5      	bne.n	801f088 <__swsetup_r+0x24>
 801f0fc:	bd38      	pop	{r3, r4, r5, pc}
 801f0fe:	0799      	lsls	r1, r3, #30
 801f100:	bf58      	it	pl
 801f102:	6962      	ldrpl	r2, [r4, #20]
 801f104:	60a2      	str	r2, [r4, #8]
 801f106:	e7f4      	b.n	801f0f2 <__swsetup_r+0x8e>
 801f108:	2000      	movs	r0, #0
 801f10a:	e7f7      	b.n	801f0fc <__swsetup_r+0x98>
 801f10c:	24000048 	.word	0x24000048

0801f110 <memset>:
 801f110:	4402      	add	r2, r0
 801f112:	4603      	mov	r3, r0
 801f114:	4293      	cmp	r3, r2
 801f116:	d100      	bne.n	801f11a <memset+0xa>
 801f118:	4770      	bx	lr
 801f11a:	f803 1b01 	strb.w	r1, [r3], #1
 801f11e:	e7f9      	b.n	801f114 <memset+0x4>

0801f120 <strncpy>:
 801f120:	b510      	push	{r4, lr}
 801f122:	3901      	subs	r1, #1
 801f124:	4603      	mov	r3, r0
 801f126:	b132      	cbz	r2, 801f136 <strncpy+0x16>
 801f128:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f12c:	f803 4b01 	strb.w	r4, [r3], #1
 801f130:	3a01      	subs	r2, #1
 801f132:	2c00      	cmp	r4, #0
 801f134:	d1f7      	bne.n	801f126 <strncpy+0x6>
 801f136:	441a      	add	r2, r3
 801f138:	2100      	movs	r1, #0
 801f13a:	4293      	cmp	r3, r2
 801f13c:	d100      	bne.n	801f140 <strncpy+0x20>
 801f13e:	bd10      	pop	{r4, pc}
 801f140:	f803 1b01 	strb.w	r1, [r3], #1
 801f144:	e7f9      	b.n	801f13a <strncpy+0x1a>
	...

0801f148 <_localeconv_r>:
 801f148:	4800      	ldr	r0, [pc, #0]	@ (801f14c <_localeconv_r+0x4>)
 801f14a:	4770      	bx	lr
 801f14c:	24000188 	.word	0x24000188

0801f150 <_close_r>:
 801f150:	b538      	push	{r3, r4, r5, lr}
 801f152:	4d06      	ldr	r5, [pc, #24]	@ (801f16c <_close_r+0x1c>)
 801f154:	2300      	movs	r3, #0
 801f156:	4604      	mov	r4, r0
 801f158:	4608      	mov	r0, r1
 801f15a:	602b      	str	r3, [r5, #0]
 801f15c:	f7fe f8fe 	bl	801d35c <_close>
 801f160:	1c43      	adds	r3, r0, #1
 801f162:	d102      	bne.n	801f16a <_close_r+0x1a>
 801f164:	682b      	ldr	r3, [r5, #0]
 801f166:	b103      	cbz	r3, 801f16a <_close_r+0x1a>
 801f168:	6023      	str	r3, [r4, #0]
 801f16a:	bd38      	pop	{r3, r4, r5, pc}
 801f16c:	24003604 	.word	0x24003604

0801f170 <_lseek_r>:
 801f170:	b538      	push	{r3, r4, r5, lr}
 801f172:	4d07      	ldr	r5, [pc, #28]	@ (801f190 <_lseek_r+0x20>)
 801f174:	4604      	mov	r4, r0
 801f176:	4608      	mov	r0, r1
 801f178:	4611      	mov	r1, r2
 801f17a:	2200      	movs	r2, #0
 801f17c:	602a      	str	r2, [r5, #0]
 801f17e:	461a      	mov	r2, r3
 801f180:	f7fe f913 	bl	801d3aa <_lseek>
 801f184:	1c43      	adds	r3, r0, #1
 801f186:	d102      	bne.n	801f18e <_lseek_r+0x1e>
 801f188:	682b      	ldr	r3, [r5, #0]
 801f18a:	b103      	cbz	r3, 801f18e <_lseek_r+0x1e>
 801f18c:	6023      	str	r3, [r4, #0]
 801f18e:	bd38      	pop	{r3, r4, r5, pc}
 801f190:	24003604 	.word	0x24003604

0801f194 <_read_r>:
 801f194:	b538      	push	{r3, r4, r5, lr}
 801f196:	4d07      	ldr	r5, [pc, #28]	@ (801f1b4 <_read_r+0x20>)
 801f198:	4604      	mov	r4, r0
 801f19a:	4608      	mov	r0, r1
 801f19c:	4611      	mov	r1, r2
 801f19e:	2200      	movs	r2, #0
 801f1a0:	602a      	str	r2, [r5, #0]
 801f1a2:	461a      	mov	r2, r3
 801f1a4:	f7fe f8a1 	bl	801d2ea <_read>
 801f1a8:	1c43      	adds	r3, r0, #1
 801f1aa:	d102      	bne.n	801f1b2 <_read_r+0x1e>
 801f1ac:	682b      	ldr	r3, [r5, #0]
 801f1ae:	b103      	cbz	r3, 801f1b2 <_read_r+0x1e>
 801f1b0:	6023      	str	r3, [r4, #0]
 801f1b2:	bd38      	pop	{r3, r4, r5, pc}
 801f1b4:	24003604 	.word	0x24003604

0801f1b8 <_sbrk_r>:
 801f1b8:	b538      	push	{r3, r4, r5, lr}
 801f1ba:	4d06      	ldr	r5, [pc, #24]	@ (801f1d4 <_sbrk_r+0x1c>)
 801f1bc:	2300      	movs	r3, #0
 801f1be:	4604      	mov	r4, r0
 801f1c0:	4608      	mov	r0, r1
 801f1c2:	602b      	str	r3, [r5, #0]
 801f1c4:	f7fe f8fe 	bl	801d3c4 <_sbrk>
 801f1c8:	1c43      	adds	r3, r0, #1
 801f1ca:	d102      	bne.n	801f1d2 <_sbrk_r+0x1a>
 801f1cc:	682b      	ldr	r3, [r5, #0]
 801f1ce:	b103      	cbz	r3, 801f1d2 <_sbrk_r+0x1a>
 801f1d0:	6023      	str	r3, [r4, #0]
 801f1d2:	bd38      	pop	{r3, r4, r5, pc}
 801f1d4:	24003604 	.word	0x24003604

0801f1d8 <_write_r>:
 801f1d8:	b538      	push	{r3, r4, r5, lr}
 801f1da:	4d07      	ldr	r5, [pc, #28]	@ (801f1f8 <_write_r+0x20>)
 801f1dc:	4604      	mov	r4, r0
 801f1de:	4608      	mov	r0, r1
 801f1e0:	4611      	mov	r1, r2
 801f1e2:	2200      	movs	r2, #0
 801f1e4:	602a      	str	r2, [r5, #0]
 801f1e6:	461a      	mov	r2, r3
 801f1e8:	f7fe f89c 	bl	801d324 <_write>
 801f1ec:	1c43      	adds	r3, r0, #1
 801f1ee:	d102      	bne.n	801f1f6 <_write_r+0x1e>
 801f1f0:	682b      	ldr	r3, [r5, #0]
 801f1f2:	b103      	cbz	r3, 801f1f6 <_write_r+0x1e>
 801f1f4:	6023      	str	r3, [r4, #0]
 801f1f6:	bd38      	pop	{r3, r4, r5, pc}
 801f1f8:	24003604 	.word	0x24003604

0801f1fc <__errno>:
 801f1fc:	4b01      	ldr	r3, [pc, #4]	@ (801f204 <__errno+0x8>)
 801f1fe:	6818      	ldr	r0, [r3, #0]
 801f200:	4770      	bx	lr
 801f202:	bf00      	nop
 801f204:	24000048 	.word	0x24000048

0801f208 <__libc_init_array>:
 801f208:	b570      	push	{r4, r5, r6, lr}
 801f20a:	4d0d      	ldr	r5, [pc, #52]	@ (801f240 <__libc_init_array+0x38>)
 801f20c:	4c0d      	ldr	r4, [pc, #52]	@ (801f244 <__libc_init_array+0x3c>)
 801f20e:	1b64      	subs	r4, r4, r5
 801f210:	10a4      	asrs	r4, r4, #2
 801f212:	2600      	movs	r6, #0
 801f214:	42a6      	cmp	r6, r4
 801f216:	d109      	bne.n	801f22c <__libc_init_array+0x24>
 801f218:	4d0b      	ldr	r5, [pc, #44]	@ (801f248 <__libc_init_array+0x40>)
 801f21a:	4c0c      	ldr	r4, [pc, #48]	@ (801f24c <__libc_init_array+0x44>)
 801f21c:	f001 fe9e 	bl	8020f5c <_init>
 801f220:	1b64      	subs	r4, r4, r5
 801f222:	10a4      	asrs	r4, r4, #2
 801f224:	2600      	movs	r6, #0
 801f226:	42a6      	cmp	r6, r4
 801f228:	d105      	bne.n	801f236 <__libc_init_array+0x2e>
 801f22a:	bd70      	pop	{r4, r5, r6, pc}
 801f22c:	f855 3b04 	ldr.w	r3, [r5], #4
 801f230:	4798      	blx	r3
 801f232:	3601      	adds	r6, #1
 801f234:	e7ee      	b.n	801f214 <__libc_init_array+0xc>
 801f236:	f855 3b04 	ldr.w	r3, [r5], #4
 801f23a:	4798      	blx	r3
 801f23c:	3601      	adds	r6, #1
 801f23e:	e7f2      	b.n	801f226 <__libc_init_array+0x1e>
 801f240:	080219e4 	.word	0x080219e4
 801f244:	080219e4 	.word	0x080219e4
 801f248:	080219e4 	.word	0x080219e4
 801f24c:	080219e8 	.word	0x080219e8

0801f250 <__retarget_lock_init_recursive>:
 801f250:	4770      	bx	lr

0801f252 <__retarget_lock_acquire_recursive>:
 801f252:	4770      	bx	lr

0801f254 <__retarget_lock_release_recursive>:
 801f254:	4770      	bx	lr

0801f256 <memcpy>:
 801f256:	440a      	add	r2, r1
 801f258:	4291      	cmp	r1, r2
 801f25a:	f100 33ff 	add.w	r3, r0, #4294967295
 801f25e:	d100      	bne.n	801f262 <memcpy+0xc>
 801f260:	4770      	bx	lr
 801f262:	b510      	push	{r4, lr}
 801f264:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f268:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f26c:	4291      	cmp	r1, r2
 801f26e:	d1f9      	bne.n	801f264 <memcpy+0xe>
 801f270:	bd10      	pop	{r4, pc}

0801f272 <quorem>:
 801f272:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f276:	6903      	ldr	r3, [r0, #16]
 801f278:	690c      	ldr	r4, [r1, #16]
 801f27a:	42a3      	cmp	r3, r4
 801f27c:	4607      	mov	r7, r0
 801f27e:	db7e      	blt.n	801f37e <quorem+0x10c>
 801f280:	3c01      	subs	r4, #1
 801f282:	f101 0814 	add.w	r8, r1, #20
 801f286:	00a3      	lsls	r3, r4, #2
 801f288:	f100 0514 	add.w	r5, r0, #20
 801f28c:	9300      	str	r3, [sp, #0]
 801f28e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f292:	9301      	str	r3, [sp, #4]
 801f294:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801f298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f29c:	3301      	adds	r3, #1
 801f29e:	429a      	cmp	r2, r3
 801f2a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801f2a4:	fbb2 f6f3 	udiv	r6, r2, r3
 801f2a8:	d32e      	bcc.n	801f308 <quorem+0x96>
 801f2aa:	f04f 0a00 	mov.w	sl, #0
 801f2ae:	46c4      	mov	ip, r8
 801f2b0:	46ae      	mov	lr, r5
 801f2b2:	46d3      	mov	fp, sl
 801f2b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f2b8:	b298      	uxth	r0, r3
 801f2ba:	fb06 a000 	mla	r0, r6, r0, sl
 801f2be:	0c02      	lsrs	r2, r0, #16
 801f2c0:	0c1b      	lsrs	r3, r3, #16
 801f2c2:	fb06 2303 	mla	r3, r6, r3, r2
 801f2c6:	f8de 2000 	ldr.w	r2, [lr]
 801f2ca:	b280      	uxth	r0, r0
 801f2cc:	b292      	uxth	r2, r2
 801f2ce:	1a12      	subs	r2, r2, r0
 801f2d0:	445a      	add	r2, fp
 801f2d2:	f8de 0000 	ldr.w	r0, [lr]
 801f2d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f2da:	b29b      	uxth	r3, r3
 801f2dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801f2e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801f2e4:	b292      	uxth	r2, r2
 801f2e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f2ea:	45e1      	cmp	r9, ip
 801f2ec:	f84e 2b04 	str.w	r2, [lr], #4
 801f2f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801f2f4:	d2de      	bcs.n	801f2b4 <quorem+0x42>
 801f2f6:	9b00      	ldr	r3, [sp, #0]
 801f2f8:	58eb      	ldr	r3, [r5, r3]
 801f2fa:	b92b      	cbnz	r3, 801f308 <quorem+0x96>
 801f2fc:	9b01      	ldr	r3, [sp, #4]
 801f2fe:	3b04      	subs	r3, #4
 801f300:	429d      	cmp	r5, r3
 801f302:	461a      	mov	r2, r3
 801f304:	d32f      	bcc.n	801f366 <quorem+0xf4>
 801f306:	613c      	str	r4, [r7, #16]
 801f308:	4638      	mov	r0, r7
 801f30a:	f001 f857 	bl	80203bc <__mcmp>
 801f30e:	2800      	cmp	r0, #0
 801f310:	db25      	blt.n	801f35e <quorem+0xec>
 801f312:	4629      	mov	r1, r5
 801f314:	2000      	movs	r0, #0
 801f316:	f858 2b04 	ldr.w	r2, [r8], #4
 801f31a:	f8d1 c000 	ldr.w	ip, [r1]
 801f31e:	fa1f fe82 	uxth.w	lr, r2
 801f322:	fa1f f38c 	uxth.w	r3, ip
 801f326:	eba3 030e 	sub.w	r3, r3, lr
 801f32a:	4403      	add	r3, r0
 801f32c:	0c12      	lsrs	r2, r2, #16
 801f32e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801f332:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801f336:	b29b      	uxth	r3, r3
 801f338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f33c:	45c1      	cmp	r9, r8
 801f33e:	f841 3b04 	str.w	r3, [r1], #4
 801f342:	ea4f 4022 	mov.w	r0, r2, asr #16
 801f346:	d2e6      	bcs.n	801f316 <quorem+0xa4>
 801f348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f34c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f350:	b922      	cbnz	r2, 801f35c <quorem+0xea>
 801f352:	3b04      	subs	r3, #4
 801f354:	429d      	cmp	r5, r3
 801f356:	461a      	mov	r2, r3
 801f358:	d30b      	bcc.n	801f372 <quorem+0x100>
 801f35a:	613c      	str	r4, [r7, #16]
 801f35c:	3601      	adds	r6, #1
 801f35e:	4630      	mov	r0, r6
 801f360:	b003      	add	sp, #12
 801f362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f366:	6812      	ldr	r2, [r2, #0]
 801f368:	3b04      	subs	r3, #4
 801f36a:	2a00      	cmp	r2, #0
 801f36c:	d1cb      	bne.n	801f306 <quorem+0x94>
 801f36e:	3c01      	subs	r4, #1
 801f370:	e7c6      	b.n	801f300 <quorem+0x8e>
 801f372:	6812      	ldr	r2, [r2, #0]
 801f374:	3b04      	subs	r3, #4
 801f376:	2a00      	cmp	r2, #0
 801f378:	d1ef      	bne.n	801f35a <quorem+0xe8>
 801f37a:	3c01      	subs	r4, #1
 801f37c:	e7ea      	b.n	801f354 <quorem+0xe2>
 801f37e:	2000      	movs	r0, #0
 801f380:	e7ee      	b.n	801f360 <quorem+0xee>
 801f382:	0000      	movs	r0, r0
 801f384:	0000      	movs	r0, r0
	...

0801f388 <_dtoa_r>:
 801f388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f38c:	ed2d 8b02 	vpush	{d8}
 801f390:	69c7      	ldr	r7, [r0, #28]
 801f392:	b091      	sub	sp, #68	@ 0x44
 801f394:	ed8d 0b02 	vstr	d0, [sp, #8]
 801f398:	ec55 4b10 	vmov	r4, r5, d0
 801f39c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801f39e:	9107      	str	r1, [sp, #28]
 801f3a0:	4681      	mov	r9, r0
 801f3a2:	9209      	str	r2, [sp, #36]	@ 0x24
 801f3a4:	930d      	str	r3, [sp, #52]	@ 0x34
 801f3a6:	b97f      	cbnz	r7, 801f3c8 <_dtoa_r+0x40>
 801f3a8:	2010      	movs	r0, #16
 801f3aa:	f7fe ff97 	bl	801e2dc <malloc>
 801f3ae:	4602      	mov	r2, r0
 801f3b0:	f8c9 001c 	str.w	r0, [r9, #28]
 801f3b4:	b920      	cbnz	r0, 801f3c0 <_dtoa_r+0x38>
 801f3b6:	4ba0      	ldr	r3, [pc, #640]	@ (801f638 <_dtoa_r+0x2b0>)
 801f3b8:	21ef      	movs	r1, #239	@ 0xef
 801f3ba:	48a0      	ldr	r0, [pc, #640]	@ (801f63c <_dtoa_r+0x2b4>)
 801f3bc:	f001 fba8 	bl	8020b10 <__assert_func>
 801f3c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801f3c4:	6007      	str	r7, [r0, #0]
 801f3c6:	60c7      	str	r7, [r0, #12]
 801f3c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f3cc:	6819      	ldr	r1, [r3, #0]
 801f3ce:	b159      	cbz	r1, 801f3e8 <_dtoa_r+0x60>
 801f3d0:	685a      	ldr	r2, [r3, #4]
 801f3d2:	604a      	str	r2, [r1, #4]
 801f3d4:	2301      	movs	r3, #1
 801f3d6:	4093      	lsls	r3, r2
 801f3d8:	608b      	str	r3, [r1, #8]
 801f3da:	4648      	mov	r0, r9
 801f3dc:	f000 fdbc 	bl	801ff58 <_Bfree>
 801f3e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f3e4:	2200      	movs	r2, #0
 801f3e6:	601a      	str	r2, [r3, #0]
 801f3e8:	1e2b      	subs	r3, r5, #0
 801f3ea:	bfbb      	ittet	lt
 801f3ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801f3f0:	9303      	strlt	r3, [sp, #12]
 801f3f2:	2300      	movge	r3, #0
 801f3f4:	2201      	movlt	r2, #1
 801f3f6:	bfac      	ite	ge
 801f3f8:	6033      	strge	r3, [r6, #0]
 801f3fa:	6032      	strlt	r2, [r6, #0]
 801f3fc:	4b90      	ldr	r3, [pc, #576]	@ (801f640 <_dtoa_r+0x2b8>)
 801f3fe:	9e03      	ldr	r6, [sp, #12]
 801f400:	43b3      	bics	r3, r6
 801f402:	d110      	bne.n	801f426 <_dtoa_r+0x9e>
 801f404:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f406:	f242 730f 	movw	r3, #9999	@ 0x270f
 801f40a:	6013      	str	r3, [r2, #0]
 801f40c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801f410:	4323      	orrs	r3, r4
 801f412:	f000 84e6 	beq.w	801fde2 <_dtoa_r+0xa5a>
 801f416:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f418:	4f8a      	ldr	r7, [pc, #552]	@ (801f644 <_dtoa_r+0x2bc>)
 801f41a:	2b00      	cmp	r3, #0
 801f41c:	f000 84e8 	beq.w	801fdf0 <_dtoa_r+0xa68>
 801f420:	1cfb      	adds	r3, r7, #3
 801f422:	f000 bce3 	b.w	801fdec <_dtoa_r+0xa64>
 801f426:	ed9d 8b02 	vldr	d8, [sp, #8]
 801f42a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f432:	d10a      	bne.n	801f44a <_dtoa_r+0xc2>
 801f434:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f436:	2301      	movs	r3, #1
 801f438:	6013      	str	r3, [r2, #0]
 801f43a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f43c:	b113      	cbz	r3, 801f444 <_dtoa_r+0xbc>
 801f43e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f440:	4b81      	ldr	r3, [pc, #516]	@ (801f648 <_dtoa_r+0x2c0>)
 801f442:	6013      	str	r3, [r2, #0]
 801f444:	4f81      	ldr	r7, [pc, #516]	@ (801f64c <_dtoa_r+0x2c4>)
 801f446:	f000 bcd3 	b.w	801fdf0 <_dtoa_r+0xa68>
 801f44a:	aa0e      	add	r2, sp, #56	@ 0x38
 801f44c:	a90f      	add	r1, sp, #60	@ 0x3c
 801f44e:	4648      	mov	r0, r9
 801f450:	eeb0 0b48 	vmov.f64	d0, d8
 801f454:	f001 f862 	bl	802051c <__d2b>
 801f458:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801f45c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f45e:	9001      	str	r0, [sp, #4]
 801f460:	2b00      	cmp	r3, #0
 801f462:	d045      	beq.n	801f4f0 <_dtoa_r+0x168>
 801f464:	eeb0 7b48 	vmov.f64	d7, d8
 801f468:	ee18 1a90 	vmov	r1, s17
 801f46c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801f470:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801f474:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f478:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801f47c:	2500      	movs	r5, #0
 801f47e:	ee07 1a90 	vmov	s15, r1
 801f482:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801f486:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f620 <_dtoa_r+0x298>
 801f48a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801f48e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801f628 <_dtoa_r+0x2a0>
 801f492:	eea7 6b05 	vfma.f64	d6, d7, d5
 801f496:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f630 <_dtoa_r+0x2a8>
 801f49a:	ee07 3a90 	vmov	s15, r3
 801f49e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801f4a2:	eeb0 7b46 	vmov.f64	d7, d6
 801f4a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 801f4aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801f4ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801f4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4b6:	ee16 8a90 	vmov	r8, s13
 801f4ba:	d508      	bpl.n	801f4ce <_dtoa_r+0x146>
 801f4bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801f4c0:	eeb4 6b47 	vcmp.f64	d6, d7
 801f4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4c8:	bf18      	it	ne
 801f4ca:	f108 38ff 	addne.w	r8, r8, #4294967295
 801f4ce:	f1b8 0f16 	cmp.w	r8, #22
 801f4d2:	d82b      	bhi.n	801f52c <_dtoa_r+0x1a4>
 801f4d4:	495e      	ldr	r1, [pc, #376]	@ (801f650 <_dtoa_r+0x2c8>)
 801f4d6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801f4da:	ed91 7b00 	vldr	d7, [r1]
 801f4de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801f4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4e6:	d501      	bpl.n	801f4ec <_dtoa_r+0x164>
 801f4e8:	f108 38ff 	add.w	r8, r8, #4294967295
 801f4ec:	2100      	movs	r1, #0
 801f4ee:	e01e      	b.n	801f52e <_dtoa_r+0x1a6>
 801f4f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f4f2:	4413      	add	r3, r2
 801f4f4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801f4f8:	2920      	cmp	r1, #32
 801f4fa:	bfc1      	itttt	gt
 801f4fc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801f500:	408e      	lslgt	r6, r1
 801f502:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801f506:	fa24 f101 	lsrgt.w	r1, r4, r1
 801f50a:	bfd6      	itet	le
 801f50c:	f1c1 0120 	rsble	r1, r1, #32
 801f510:	4331      	orrgt	r1, r6
 801f512:	fa04 f101 	lslle.w	r1, r4, r1
 801f516:	ee07 1a90 	vmov	s15, r1
 801f51a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801f51e:	3b01      	subs	r3, #1
 801f520:	ee17 1a90 	vmov	r1, s15
 801f524:	2501      	movs	r5, #1
 801f526:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801f52a:	e7a8      	b.n	801f47e <_dtoa_r+0xf6>
 801f52c:	2101      	movs	r1, #1
 801f52e:	1ad2      	subs	r2, r2, r3
 801f530:	1e53      	subs	r3, r2, #1
 801f532:	9306      	str	r3, [sp, #24]
 801f534:	bf45      	ittet	mi
 801f536:	f1c2 0301 	rsbmi	r3, r2, #1
 801f53a:	9304      	strmi	r3, [sp, #16]
 801f53c:	2300      	movpl	r3, #0
 801f53e:	2300      	movmi	r3, #0
 801f540:	bf4c      	ite	mi
 801f542:	9306      	strmi	r3, [sp, #24]
 801f544:	9304      	strpl	r3, [sp, #16]
 801f546:	f1b8 0f00 	cmp.w	r8, #0
 801f54a:	910c      	str	r1, [sp, #48]	@ 0x30
 801f54c:	db18      	blt.n	801f580 <_dtoa_r+0x1f8>
 801f54e:	9b06      	ldr	r3, [sp, #24]
 801f550:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801f554:	4443      	add	r3, r8
 801f556:	9306      	str	r3, [sp, #24]
 801f558:	2300      	movs	r3, #0
 801f55a:	9a07      	ldr	r2, [sp, #28]
 801f55c:	2a09      	cmp	r2, #9
 801f55e:	d845      	bhi.n	801f5ec <_dtoa_r+0x264>
 801f560:	2a05      	cmp	r2, #5
 801f562:	bfc4      	itt	gt
 801f564:	3a04      	subgt	r2, #4
 801f566:	9207      	strgt	r2, [sp, #28]
 801f568:	9a07      	ldr	r2, [sp, #28]
 801f56a:	f1a2 0202 	sub.w	r2, r2, #2
 801f56e:	bfcc      	ite	gt
 801f570:	2400      	movgt	r4, #0
 801f572:	2401      	movle	r4, #1
 801f574:	2a03      	cmp	r2, #3
 801f576:	d844      	bhi.n	801f602 <_dtoa_r+0x27a>
 801f578:	e8df f002 	tbb	[pc, r2]
 801f57c:	0b173634 	.word	0x0b173634
 801f580:	9b04      	ldr	r3, [sp, #16]
 801f582:	2200      	movs	r2, #0
 801f584:	eba3 0308 	sub.w	r3, r3, r8
 801f588:	9304      	str	r3, [sp, #16]
 801f58a:	920a      	str	r2, [sp, #40]	@ 0x28
 801f58c:	f1c8 0300 	rsb	r3, r8, #0
 801f590:	e7e3      	b.n	801f55a <_dtoa_r+0x1d2>
 801f592:	2201      	movs	r2, #1
 801f594:	9208      	str	r2, [sp, #32]
 801f596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f598:	eb08 0b02 	add.w	fp, r8, r2
 801f59c:	f10b 0a01 	add.w	sl, fp, #1
 801f5a0:	4652      	mov	r2, sl
 801f5a2:	2a01      	cmp	r2, #1
 801f5a4:	bfb8      	it	lt
 801f5a6:	2201      	movlt	r2, #1
 801f5a8:	e006      	b.n	801f5b8 <_dtoa_r+0x230>
 801f5aa:	2201      	movs	r2, #1
 801f5ac:	9208      	str	r2, [sp, #32]
 801f5ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f5b0:	2a00      	cmp	r2, #0
 801f5b2:	dd29      	ble.n	801f608 <_dtoa_r+0x280>
 801f5b4:	4693      	mov	fp, r2
 801f5b6:	4692      	mov	sl, r2
 801f5b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801f5bc:	2100      	movs	r1, #0
 801f5be:	2004      	movs	r0, #4
 801f5c0:	f100 0614 	add.w	r6, r0, #20
 801f5c4:	4296      	cmp	r6, r2
 801f5c6:	d926      	bls.n	801f616 <_dtoa_r+0x28e>
 801f5c8:	6079      	str	r1, [r7, #4]
 801f5ca:	4648      	mov	r0, r9
 801f5cc:	9305      	str	r3, [sp, #20]
 801f5ce:	f000 fc83 	bl	801fed8 <_Balloc>
 801f5d2:	9b05      	ldr	r3, [sp, #20]
 801f5d4:	4607      	mov	r7, r0
 801f5d6:	2800      	cmp	r0, #0
 801f5d8:	d13e      	bne.n	801f658 <_dtoa_r+0x2d0>
 801f5da:	4b1e      	ldr	r3, [pc, #120]	@ (801f654 <_dtoa_r+0x2cc>)
 801f5dc:	4602      	mov	r2, r0
 801f5de:	f240 11af 	movw	r1, #431	@ 0x1af
 801f5e2:	e6ea      	b.n	801f3ba <_dtoa_r+0x32>
 801f5e4:	2200      	movs	r2, #0
 801f5e6:	e7e1      	b.n	801f5ac <_dtoa_r+0x224>
 801f5e8:	2200      	movs	r2, #0
 801f5ea:	e7d3      	b.n	801f594 <_dtoa_r+0x20c>
 801f5ec:	2401      	movs	r4, #1
 801f5ee:	2200      	movs	r2, #0
 801f5f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801f5f4:	f04f 3bff 	mov.w	fp, #4294967295
 801f5f8:	2100      	movs	r1, #0
 801f5fa:	46da      	mov	sl, fp
 801f5fc:	2212      	movs	r2, #18
 801f5fe:	9109      	str	r1, [sp, #36]	@ 0x24
 801f600:	e7da      	b.n	801f5b8 <_dtoa_r+0x230>
 801f602:	2201      	movs	r2, #1
 801f604:	9208      	str	r2, [sp, #32]
 801f606:	e7f5      	b.n	801f5f4 <_dtoa_r+0x26c>
 801f608:	f04f 0b01 	mov.w	fp, #1
 801f60c:	46da      	mov	sl, fp
 801f60e:	465a      	mov	r2, fp
 801f610:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801f614:	e7d0      	b.n	801f5b8 <_dtoa_r+0x230>
 801f616:	3101      	adds	r1, #1
 801f618:	0040      	lsls	r0, r0, #1
 801f61a:	e7d1      	b.n	801f5c0 <_dtoa_r+0x238>
 801f61c:	f3af 8000 	nop.w
 801f620:	636f4361 	.word	0x636f4361
 801f624:	3fd287a7 	.word	0x3fd287a7
 801f628:	8b60c8b3 	.word	0x8b60c8b3
 801f62c:	3fc68a28 	.word	0x3fc68a28
 801f630:	509f79fb 	.word	0x509f79fb
 801f634:	3fd34413 	.word	0x3fd34413
 801f638:	080216a9 	.word	0x080216a9
 801f63c:	080216c0 	.word	0x080216c0
 801f640:	7ff00000 	.word	0x7ff00000
 801f644:	080216a5 	.word	0x080216a5
 801f648:	08021679 	.word	0x08021679
 801f64c:	08021678 	.word	0x08021678
 801f650:	08021810 	.word	0x08021810
 801f654:	08021718 	.word	0x08021718
 801f658:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801f65c:	f1ba 0f0e 	cmp.w	sl, #14
 801f660:	6010      	str	r0, [r2, #0]
 801f662:	d86e      	bhi.n	801f742 <_dtoa_r+0x3ba>
 801f664:	2c00      	cmp	r4, #0
 801f666:	d06c      	beq.n	801f742 <_dtoa_r+0x3ba>
 801f668:	f1b8 0f00 	cmp.w	r8, #0
 801f66c:	f340 80b4 	ble.w	801f7d8 <_dtoa_r+0x450>
 801f670:	4ac8      	ldr	r2, [pc, #800]	@ (801f994 <_dtoa_r+0x60c>)
 801f672:	f008 010f 	and.w	r1, r8, #15
 801f676:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801f67a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801f67e:	ed92 7b00 	vldr	d7, [r2]
 801f682:	ea4f 1128 	mov.w	r1, r8, asr #4
 801f686:	f000 809b 	beq.w	801f7c0 <_dtoa_r+0x438>
 801f68a:	4ac3      	ldr	r2, [pc, #780]	@ (801f998 <_dtoa_r+0x610>)
 801f68c:	ed92 6b08 	vldr	d6, [r2, #32]
 801f690:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801f694:	ed8d 6b02 	vstr	d6, [sp, #8]
 801f698:	f001 010f 	and.w	r1, r1, #15
 801f69c:	2203      	movs	r2, #3
 801f69e:	48be      	ldr	r0, [pc, #760]	@ (801f998 <_dtoa_r+0x610>)
 801f6a0:	2900      	cmp	r1, #0
 801f6a2:	f040 808f 	bne.w	801f7c4 <_dtoa_r+0x43c>
 801f6a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f6aa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801f6ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801f6b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f6b8:	2900      	cmp	r1, #0
 801f6ba:	f000 80b3 	beq.w	801f824 <_dtoa_r+0x49c>
 801f6be:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801f6c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6ca:	f140 80ab 	bpl.w	801f824 <_dtoa_r+0x49c>
 801f6ce:	f1ba 0f00 	cmp.w	sl, #0
 801f6d2:	f000 80a7 	beq.w	801f824 <_dtoa_r+0x49c>
 801f6d6:	f1bb 0f00 	cmp.w	fp, #0
 801f6da:	dd30      	ble.n	801f73e <_dtoa_r+0x3b6>
 801f6dc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801f6e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f6e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6e8:	f108 31ff 	add.w	r1, r8, #4294967295
 801f6ec:	9105      	str	r1, [sp, #20]
 801f6ee:	3201      	adds	r2, #1
 801f6f0:	465c      	mov	r4, fp
 801f6f2:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f6f6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801f6fa:	ee07 2a90 	vmov	s15, r2
 801f6fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801f702:	eea7 5b06 	vfma.f64	d5, d7, d6
 801f706:	ee15 2a90 	vmov	r2, s11
 801f70a:	ec51 0b15 	vmov	r0, r1, d5
 801f70e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801f712:	2c00      	cmp	r4, #0
 801f714:	f040 808a 	bne.w	801f82c <_dtoa_r+0x4a4>
 801f718:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f71c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801f720:	ec41 0b17 	vmov	d7, r0, r1
 801f724:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f72c:	f300 826a 	bgt.w	801fc04 <_dtoa_r+0x87c>
 801f730:	eeb1 7b47 	vneg.f64	d7, d7
 801f734:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f73c:	d423      	bmi.n	801f786 <_dtoa_r+0x3fe>
 801f73e:	ed8d 8b02 	vstr	d8, [sp, #8]
 801f742:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801f744:	2a00      	cmp	r2, #0
 801f746:	f2c0 8129 	blt.w	801f99c <_dtoa_r+0x614>
 801f74a:	f1b8 0f0e 	cmp.w	r8, #14
 801f74e:	f300 8125 	bgt.w	801f99c <_dtoa_r+0x614>
 801f752:	4b90      	ldr	r3, [pc, #576]	@ (801f994 <_dtoa_r+0x60c>)
 801f754:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801f758:	ed93 6b00 	vldr	d6, [r3]
 801f75c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f75e:	2b00      	cmp	r3, #0
 801f760:	f280 80c8 	bge.w	801f8f4 <_dtoa_r+0x56c>
 801f764:	f1ba 0f00 	cmp.w	sl, #0
 801f768:	f300 80c4 	bgt.w	801f8f4 <_dtoa_r+0x56c>
 801f76c:	d10b      	bne.n	801f786 <_dtoa_r+0x3fe>
 801f76e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f772:	ee26 6b07 	vmul.f64	d6, d6, d7
 801f776:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f77a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f77e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f782:	f2c0 823c 	blt.w	801fbfe <_dtoa_r+0x876>
 801f786:	2400      	movs	r4, #0
 801f788:	4625      	mov	r5, r4
 801f78a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f78c:	43db      	mvns	r3, r3
 801f78e:	9305      	str	r3, [sp, #20]
 801f790:	463e      	mov	r6, r7
 801f792:	f04f 0800 	mov.w	r8, #0
 801f796:	4621      	mov	r1, r4
 801f798:	4648      	mov	r0, r9
 801f79a:	f000 fbdd 	bl	801ff58 <_Bfree>
 801f79e:	2d00      	cmp	r5, #0
 801f7a0:	f000 80a2 	beq.w	801f8e8 <_dtoa_r+0x560>
 801f7a4:	f1b8 0f00 	cmp.w	r8, #0
 801f7a8:	d005      	beq.n	801f7b6 <_dtoa_r+0x42e>
 801f7aa:	45a8      	cmp	r8, r5
 801f7ac:	d003      	beq.n	801f7b6 <_dtoa_r+0x42e>
 801f7ae:	4641      	mov	r1, r8
 801f7b0:	4648      	mov	r0, r9
 801f7b2:	f000 fbd1 	bl	801ff58 <_Bfree>
 801f7b6:	4629      	mov	r1, r5
 801f7b8:	4648      	mov	r0, r9
 801f7ba:	f000 fbcd 	bl	801ff58 <_Bfree>
 801f7be:	e093      	b.n	801f8e8 <_dtoa_r+0x560>
 801f7c0:	2202      	movs	r2, #2
 801f7c2:	e76c      	b.n	801f69e <_dtoa_r+0x316>
 801f7c4:	07cc      	lsls	r4, r1, #31
 801f7c6:	d504      	bpl.n	801f7d2 <_dtoa_r+0x44a>
 801f7c8:	ed90 6b00 	vldr	d6, [r0]
 801f7cc:	3201      	adds	r2, #1
 801f7ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f7d2:	1049      	asrs	r1, r1, #1
 801f7d4:	3008      	adds	r0, #8
 801f7d6:	e763      	b.n	801f6a0 <_dtoa_r+0x318>
 801f7d8:	d022      	beq.n	801f820 <_dtoa_r+0x498>
 801f7da:	f1c8 0100 	rsb	r1, r8, #0
 801f7de:	4a6d      	ldr	r2, [pc, #436]	@ (801f994 <_dtoa_r+0x60c>)
 801f7e0:	f001 000f 	and.w	r0, r1, #15
 801f7e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f7e8:	ed92 7b00 	vldr	d7, [r2]
 801f7ec:	ee28 7b07 	vmul.f64	d7, d8, d7
 801f7f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f7f4:	4868      	ldr	r0, [pc, #416]	@ (801f998 <_dtoa_r+0x610>)
 801f7f6:	1109      	asrs	r1, r1, #4
 801f7f8:	2400      	movs	r4, #0
 801f7fa:	2202      	movs	r2, #2
 801f7fc:	b929      	cbnz	r1, 801f80a <_dtoa_r+0x482>
 801f7fe:	2c00      	cmp	r4, #0
 801f800:	f43f af57 	beq.w	801f6b2 <_dtoa_r+0x32a>
 801f804:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f808:	e753      	b.n	801f6b2 <_dtoa_r+0x32a>
 801f80a:	07ce      	lsls	r6, r1, #31
 801f80c:	d505      	bpl.n	801f81a <_dtoa_r+0x492>
 801f80e:	ed90 6b00 	vldr	d6, [r0]
 801f812:	3201      	adds	r2, #1
 801f814:	2401      	movs	r4, #1
 801f816:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f81a:	1049      	asrs	r1, r1, #1
 801f81c:	3008      	adds	r0, #8
 801f81e:	e7ed      	b.n	801f7fc <_dtoa_r+0x474>
 801f820:	2202      	movs	r2, #2
 801f822:	e746      	b.n	801f6b2 <_dtoa_r+0x32a>
 801f824:	f8cd 8014 	str.w	r8, [sp, #20]
 801f828:	4654      	mov	r4, sl
 801f82a:	e762      	b.n	801f6f2 <_dtoa_r+0x36a>
 801f82c:	4a59      	ldr	r2, [pc, #356]	@ (801f994 <_dtoa_r+0x60c>)
 801f82e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801f832:	ed12 4b02 	vldr	d4, [r2, #-8]
 801f836:	9a08      	ldr	r2, [sp, #32]
 801f838:	ec41 0b17 	vmov	d7, r0, r1
 801f83c:	443c      	add	r4, r7
 801f83e:	b34a      	cbz	r2, 801f894 <_dtoa_r+0x50c>
 801f840:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801f844:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801f848:	463e      	mov	r6, r7
 801f84a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801f84e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f852:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f856:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f85a:	ee14 2a90 	vmov	r2, s9
 801f85e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f862:	3230      	adds	r2, #48	@ 0x30
 801f864:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f868:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f86c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f870:	f806 2b01 	strb.w	r2, [r6], #1
 801f874:	d438      	bmi.n	801f8e8 <_dtoa_r+0x560>
 801f876:	ee32 5b46 	vsub.f64	d5, d2, d6
 801f87a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801f87e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f882:	d46e      	bmi.n	801f962 <_dtoa_r+0x5da>
 801f884:	42a6      	cmp	r6, r4
 801f886:	f43f af5a 	beq.w	801f73e <_dtoa_r+0x3b6>
 801f88a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801f88e:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f892:	e7e0      	b.n	801f856 <_dtoa_r+0x4ce>
 801f894:	4621      	mov	r1, r4
 801f896:	463e      	mov	r6, r7
 801f898:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f89c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f8a0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f8a4:	ee14 2a90 	vmov	r2, s9
 801f8a8:	3230      	adds	r2, #48	@ 0x30
 801f8aa:	f806 2b01 	strb.w	r2, [r6], #1
 801f8ae:	42a6      	cmp	r6, r4
 801f8b0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f8b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f8b8:	d119      	bne.n	801f8ee <_dtoa_r+0x566>
 801f8ba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801f8be:	ee37 4b05 	vadd.f64	d4, d7, d5
 801f8c2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801f8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f8ca:	dc4a      	bgt.n	801f962 <_dtoa_r+0x5da>
 801f8cc:	ee35 5b47 	vsub.f64	d5, d5, d7
 801f8d0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801f8d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f8d8:	f57f af31 	bpl.w	801f73e <_dtoa_r+0x3b6>
 801f8dc:	460e      	mov	r6, r1
 801f8de:	3901      	subs	r1, #1
 801f8e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f8e4:	2b30      	cmp	r3, #48	@ 0x30
 801f8e6:	d0f9      	beq.n	801f8dc <_dtoa_r+0x554>
 801f8e8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801f8ec:	e027      	b.n	801f93e <_dtoa_r+0x5b6>
 801f8ee:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f8f2:	e7d5      	b.n	801f8a0 <_dtoa_r+0x518>
 801f8f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f8f8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801f8fc:	463e      	mov	r6, r7
 801f8fe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801f902:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801f906:	ee15 3a10 	vmov	r3, s10
 801f90a:	3330      	adds	r3, #48	@ 0x30
 801f90c:	f806 3b01 	strb.w	r3, [r6], #1
 801f910:	1bf3      	subs	r3, r6, r7
 801f912:	459a      	cmp	sl, r3
 801f914:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801f918:	eea3 7b46 	vfms.f64	d7, d3, d6
 801f91c:	d132      	bne.n	801f984 <_dtoa_r+0x5fc>
 801f91e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801f922:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f92a:	dc18      	bgt.n	801f95e <_dtoa_r+0x5d6>
 801f92c:	eeb4 7b46 	vcmp.f64	d7, d6
 801f930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f934:	d103      	bne.n	801f93e <_dtoa_r+0x5b6>
 801f936:	ee15 3a10 	vmov	r3, s10
 801f93a:	07db      	lsls	r3, r3, #31
 801f93c:	d40f      	bmi.n	801f95e <_dtoa_r+0x5d6>
 801f93e:	9901      	ldr	r1, [sp, #4]
 801f940:	4648      	mov	r0, r9
 801f942:	f000 fb09 	bl	801ff58 <_Bfree>
 801f946:	2300      	movs	r3, #0
 801f948:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f94a:	7033      	strb	r3, [r6, #0]
 801f94c:	f108 0301 	add.w	r3, r8, #1
 801f950:	6013      	str	r3, [r2, #0]
 801f952:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f954:	2b00      	cmp	r3, #0
 801f956:	f000 824b 	beq.w	801fdf0 <_dtoa_r+0xa68>
 801f95a:	601e      	str	r6, [r3, #0]
 801f95c:	e248      	b.n	801fdf0 <_dtoa_r+0xa68>
 801f95e:	f8cd 8014 	str.w	r8, [sp, #20]
 801f962:	4633      	mov	r3, r6
 801f964:	461e      	mov	r6, r3
 801f966:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f96a:	2a39      	cmp	r2, #57	@ 0x39
 801f96c:	d106      	bne.n	801f97c <_dtoa_r+0x5f4>
 801f96e:	429f      	cmp	r7, r3
 801f970:	d1f8      	bne.n	801f964 <_dtoa_r+0x5dc>
 801f972:	9a05      	ldr	r2, [sp, #20]
 801f974:	3201      	adds	r2, #1
 801f976:	9205      	str	r2, [sp, #20]
 801f978:	2230      	movs	r2, #48	@ 0x30
 801f97a:	703a      	strb	r2, [r7, #0]
 801f97c:	781a      	ldrb	r2, [r3, #0]
 801f97e:	3201      	adds	r2, #1
 801f980:	701a      	strb	r2, [r3, #0]
 801f982:	e7b1      	b.n	801f8e8 <_dtoa_r+0x560>
 801f984:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f988:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f990:	d1b5      	bne.n	801f8fe <_dtoa_r+0x576>
 801f992:	e7d4      	b.n	801f93e <_dtoa_r+0x5b6>
 801f994:	08021810 	.word	0x08021810
 801f998:	080217e8 	.word	0x080217e8
 801f99c:	9908      	ldr	r1, [sp, #32]
 801f99e:	2900      	cmp	r1, #0
 801f9a0:	f000 80e9 	beq.w	801fb76 <_dtoa_r+0x7ee>
 801f9a4:	9907      	ldr	r1, [sp, #28]
 801f9a6:	2901      	cmp	r1, #1
 801f9a8:	f300 80cb 	bgt.w	801fb42 <_dtoa_r+0x7ba>
 801f9ac:	2d00      	cmp	r5, #0
 801f9ae:	f000 80c4 	beq.w	801fb3a <_dtoa_r+0x7b2>
 801f9b2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801f9b6:	9e04      	ldr	r6, [sp, #16]
 801f9b8:	461c      	mov	r4, r3
 801f9ba:	9305      	str	r3, [sp, #20]
 801f9bc:	9b04      	ldr	r3, [sp, #16]
 801f9be:	4413      	add	r3, r2
 801f9c0:	9304      	str	r3, [sp, #16]
 801f9c2:	9b06      	ldr	r3, [sp, #24]
 801f9c4:	2101      	movs	r1, #1
 801f9c6:	4413      	add	r3, r2
 801f9c8:	4648      	mov	r0, r9
 801f9ca:	9306      	str	r3, [sp, #24]
 801f9cc:	f000 fb78 	bl	80200c0 <__i2b>
 801f9d0:	9b05      	ldr	r3, [sp, #20]
 801f9d2:	4605      	mov	r5, r0
 801f9d4:	b166      	cbz	r6, 801f9f0 <_dtoa_r+0x668>
 801f9d6:	9a06      	ldr	r2, [sp, #24]
 801f9d8:	2a00      	cmp	r2, #0
 801f9da:	dd09      	ble.n	801f9f0 <_dtoa_r+0x668>
 801f9dc:	42b2      	cmp	r2, r6
 801f9de:	9904      	ldr	r1, [sp, #16]
 801f9e0:	bfa8      	it	ge
 801f9e2:	4632      	movge	r2, r6
 801f9e4:	1a89      	subs	r1, r1, r2
 801f9e6:	9104      	str	r1, [sp, #16]
 801f9e8:	9906      	ldr	r1, [sp, #24]
 801f9ea:	1ab6      	subs	r6, r6, r2
 801f9ec:	1a8a      	subs	r2, r1, r2
 801f9ee:	9206      	str	r2, [sp, #24]
 801f9f0:	b30b      	cbz	r3, 801fa36 <_dtoa_r+0x6ae>
 801f9f2:	9a08      	ldr	r2, [sp, #32]
 801f9f4:	2a00      	cmp	r2, #0
 801f9f6:	f000 80c5 	beq.w	801fb84 <_dtoa_r+0x7fc>
 801f9fa:	2c00      	cmp	r4, #0
 801f9fc:	f000 80bf 	beq.w	801fb7e <_dtoa_r+0x7f6>
 801fa00:	4629      	mov	r1, r5
 801fa02:	4622      	mov	r2, r4
 801fa04:	4648      	mov	r0, r9
 801fa06:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fa08:	f000 fc12 	bl	8020230 <__pow5mult>
 801fa0c:	9a01      	ldr	r2, [sp, #4]
 801fa0e:	4601      	mov	r1, r0
 801fa10:	4605      	mov	r5, r0
 801fa12:	4648      	mov	r0, r9
 801fa14:	f000 fb6a 	bl	80200ec <__multiply>
 801fa18:	9901      	ldr	r1, [sp, #4]
 801fa1a:	9005      	str	r0, [sp, #20]
 801fa1c:	4648      	mov	r0, r9
 801fa1e:	f000 fa9b 	bl	801ff58 <_Bfree>
 801fa22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fa24:	1b1b      	subs	r3, r3, r4
 801fa26:	f000 80b0 	beq.w	801fb8a <_dtoa_r+0x802>
 801fa2a:	9905      	ldr	r1, [sp, #20]
 801fa2c:	461a      	mov	r2, r3
 801fa2e:	4648      	mov	r0, r9
 801fa30:	f000 fbfe 	bl	8020230 <__pow5mult>
 801fa34:	9001      	str	r0, [sp, #4]
 801fa36:	2101      	movs	r1, #1
 801fa38:	4648      	mov	r0, r9
 801fa3a:	f000 fb41 	bl	80200c0 <__i2b>
 801fa3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fa40:	4604      	mov	r4, r0
 801fa42:	2b00      	cmp	r3, #0
 801fa44:	f000 81da 	beq.w	801fdfc <_dtoa_r+0xa74>
 801fa48:	461a      	mov	r2, r3
 801fa4a:	4601      	mov	r1, r0
 801fa4c:	4648      	mov	r0, r9
 801fa4e:	f000 fbef 	bl	8020230 <__pow5mult>
 801fa52:	9b07      	ldr	r3, [sp, #28]
 801fa54:	2b01      	cmp	r3, #1
 801fa56:	4604      	mov	r4, r0
 801fa58:	f300 80a0 	bgt.w	801fb9c <_dtoa_r+0x814>
 801fa5c:	9b02      	ldr	r3, [sp, #8]
 801fa5e:	2b00      	cmp	r3, #0
 801fa60:	f040 8096 	bne.w	801fb90 <_dtoa_r+0x808>
 801fa64:	9b03      	ldr	r3, [sp, #12]
 801fa66:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801fa6a:	2a00      	cmp	r2, #0
 801fa6c:	f040 8092 	bne.w	801fb94 <_dtoa_r+0x80c>
 801fa70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801fa74:	0d12      	lsrs	r2, r2, #20
 801fa76:	0512      	lsls	r2, r2, #20
 801fa78:	2a00      	cmp	r2, #0
 801fa7a:	f000 808d 	beq.w	801fb98 <_dtoa_r+0x810>
 801fa7e:	9b04      	ldr	r3, [sp, #16]
 801fa80:	3301      	adds	r3, #1
 801fa82:	9304      	str	r3, [sp, #16]
 801fa84:	9b06      	ldr	r3, [sp, #24]
 801fa86:	3301      	adds	r3, #1
 801fa88:	9306      	str	r3, [sp, #24]
 801fa8a:	2301      	movs	r3, #1
 801fa8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fa8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fa90:	2b00      	cmp	r3, #0
 801fa92:	f000 81b9 	beq.w	801fe08 <_dtoa_r+0xa80>
 801fa96:	6922      	ldr	r2, [r4, #16]
 801fa98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801fa9c:	6910      	ldr	r0, [r2, #16]
 801fa9e:	f000 fac3 	bl	8020028 <__hi0bits>
 801faa2:	f1c0 0020 	rsb	r0, r0, #32
 801faa6:	9b06      	ldr	r3, [sp, #24]
 801faa8:	4418      	add	r0, r3
 801faaa:	f010 001f 	ands.w	r0, r0, #31
 801faae:	f000 8081 	beq.w	801fbb4 <_dtoa_r+0x82c>
 801fab2:	f1c0 0220 	rsb	r2, r0, #32
 801fab6:	2a04      	cmp	r2, #4
 801fab8:	dd73      	ble.n	801fba2 <_dtoa_r+0x81a>
 801faba:	9b04      	ldr	r3, [sp, #16]
 801fabc:	f1c0 001c 	rsb	r0, r0, #28
 801fac0:	4403      	add	r3, r0
 801fac2:	9304      	str	r3, [sp, #16]
 801fac4:	9b06      	ldr	r3, [sp, #24]
 801fac6:	4406      	add	r6, r0
 801fac8:	4403      	add	r3, r0
 801faca:	9306      	str	r3, [sp, #24]
 801facc:	9b04      	ldr	r3, [sp, #16]
 801face:	2b00      	cmp	r3, #0
 801fad0:	dd05      	ble.n	801fade <_dtoa_r+0x756>
 801fad2:	9901      	ldr	r1, [sp, #4]
 801fad4:	461a      	mov	r2, r3
 801fad6:	4648      	mov	r0, r9
 801fad8:	f000 fc04 	bl	80202e4 <__lshift>
 801fadc:	9001      	str	r0, [sp, #4]
 801fade:	9b06      	ldr	r3, [sp, #24]
 801fae0:	2b00      	cmp	r3, #0
 801fae2:	dd05      	ble.n	801faf0 <_dtoa_r+0x768>
 801fae4:	4621      	mov	r1, r4
 801fae6:	461a      	mov	r2, r3
 801fae8:	4648      	mov	r0, r9
 801faea:	f000 fbfb 	bl	80202e4 <__lshift>
 801faee:	4604      	mov	r4, r0
 801faf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801faf2:	2b00      	cmp	r3, #0
 801faf4:	d060      	beq.n	801fbb8 <_dtoa_r+0x830>
 801faf6:	9801      	ldr	r0, [sp, #4]
 801faf8:	4621      	mov	r1, r4
 801fafa:	f000 fc5f 	bl	80203bc <__mcmp>
 801fafe:	2800      	cmp	r0, #0
 801fb00:	da5a      	bge.n	801fbb8 <_dtoa_r+0x830>
 801fb02:	f108 33ff 	add.w	r3, r8, #4294967295
 801fb06:	9305      	str	r3, [sp, #20]
 801fb08:	9901      	ldr	r1, [sp, #4]
 801fb0a:	2300      	movs	r3, #0
 801fb0c:	220a      	movs	r2, #10
 801fb0e:	4648      	mov	r0, r9
 801fb10:	f000 fa44 	bl	801ff9c <__multadd>
 801fb14:	9b08      	ldr	r3, [sp, #32]
 801fb16:	9001      	str	r0, [sp, #4]
 801fb18:	2b00      	cmp	r3, #0
 801fb1a:	f000 8177 	beq.w	801fe0c <_dtoa_r+0xa84>
 801fb1e:	4629      	mov	r1, r5
 801fb20:	2300      	movs	r3, #0
 801fb22:	220a      	movs	r2, #10
 801fb24:	4648      	mov	r0, r9
 801fb26:	f000 fa39 	bl	801ff9c <__multadd>
 801fb2a:	f1bb 0f00 	cmp.w	fp, #0
 801fb2e:	4605      	mov	r5, r0
 801fb30:	dc6e      	bgt.n	801fc10 <_dtoa_r+0x888>
 801fb32:	9b07      	ldr	r3, [sp, #28]
 801fb34:	2b02      	cmp	r3, #2
 801fb36:	dc48      	bgt.n	801fbca <_dtoa_r+0x842>
 801fb38:	e06a      	b.n	801fc10 <_dtoa_r+0x888>
 801fb3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fb3c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801fb40:	e739      	b.n	801f9b6 <_dtoa_r+0x62e>
 801fb42:	f10a 34ff 	add.w	r4, sl, #4294967295
 801fb46:	42a3      	cmp	r3, r4
 801fb48:	db07      	blt.n	801fb5a <_dtoa_r+0x7d2>
 801fb4a:	f1ba 0f00 	cmp.w	sl, #0
 801fb4e:	eba3 0404 	sub.w	r4, r3, r4
 801fb52:	db0b      	blt.n	801fb6c <_dtoa_r+0x7e4>
 801fb54:	9e04      	ldr	r6, [sp, #16]
 801fb56:	4652      	mov	r2, sl
 801fb58:	e72f      	b.n	801f9ba <_dtoa_r+0x632>
 801fb5a:	1ae2      	subs	r2, r4, r3
 801fb5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fb5e:	9e04      	ldr	r6, [sp, #16]
 801fb60:	4413      	add	r3, r2
 801fb62:	930a      	str	r3, [sp, #40]	@ 0x28
 801fb64:	4652      	mov	r2, sl
 801fb66:	4623      	mov	r3, r4
 801fb68:	2400      	movs	r4, #0
 801fb6a:	e726      	b.n	801f9ba <_dtoa_r+0x632>
 801fb6c:	9a04      	ldr	r2, [sp, #16]
 801fb6e:	eba2 060a 	sub.w	r6, r2, sl
 801fb72:	2200      	movs	r2, #0
 801fb74:	e721      	b.n	801f9ba <_dtoa_r+0x632>
 801fb76:	9e04      	ldr	r6, [sp, #16]
 801fb78:	9d08      	ldr	r5, [sp, #32]
 801fb7a:	461c      	mov	r4, r3
 801fb7c:	e72a      	b.n	801f9d4 <_dtoa_r+0x64c>
 801fb7e:	9a01      	ldr	r2, [sp, #4]
 801fb80:	9205      	str	r2, [sp, #20]
 801fb82:	e752      	b.n	801fa2a <_dtoa_r+0x6a2>
 801fb84:	9901      	ldr	r1, [sp, #4]
 801fb86:	461a      	mov	r2, r3
 801fb88:	e751      	b.n	801fa2e <_dtoa_r+0x6a6>
 801fb8a:	9b05      	ldr	r3, [sp, #20]
 801fb8c:	9301      	str	r3, [sp, #4]
 801fb8e:	e752      	b.n	801fa36 <_dtoa_r+0x6ae>
 801fb90:	2300      	movs	r3, #0
 801fb92:	e77b      	b.n	801fa8c <_dtoa_r+0x704>
 801fb94:	9b02      	ldr	r3, [sp, #8]
 801fb96:	e779      	b.n	801fa8c <_dtoa_r+0x704>
 801fb98:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fb9a:	e778      	b.n	801fa8e <_dtoa_r+0x706>
 801fb9c:	2300      	movs	r3, #0
 801fb9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fba0:	e779      	b.n	801fa96 <_dtoa_r+0x70e>
 801fba2:	d093      	beq.n	801facc <_dtoa_r+0x744>
 801fba4:	9b04      	ldr	r3, [sp, #16]
 801fba6:	321c      	adds	r2, #28
 801fba8:	4413      	add	r3, r2
 801fbaa:	9304      	str	r3, [sp, #16]
 801fbac:	9b06      	ldr	r3, [sp, #24]
 801fbae:	4416      	add	r6, r2
 801fbb0:	4413      	add	r3, r2
 801fbb2:	e78a      	b.n	801faca <_dtoa_r+0x742>
 801fbb4:	4602      	mov	r2, r0
 801fbb6:	e7f5      	b.n	801fba4 <_dtoa_r+0x81c>
 801fbb8:	f1ba 0f00 	cmp.w	sl, #0
 801fbbc:	f8cd 8014 	str.w	r8, [sp, #20]
 801fbc0:	46d3      	mov	fp, sl
 801fbc2:	dc21      	bgt.n	801fc08 <_dtoa_r+0x880>
 801fbc4:	9b07      	ldr	r3, [sp, #28]
 801fbc6:	2b02      	cmp	r3, #2
 801fbc8:	dd1e      	ble.n	801fc08 <_dtoa_r+0x880>
 801fbca:	f1bb 0f00 	cmp.w	fp, #0
 801fbce:	f47f addc 	bne.w	801f78a <_dtoa_r+0x402>
 801fbd2:	4621      	mov	r1, r4
 801fbd4:	465b      	mov	r3, fp
 801fbd6:	2205      	movs	r2, #5
 801fbd8:	4648      	mov	r0, r9
 801fbda:	f000 f9df 	bl	801ff9c <__multadd>
 801fbde:	4601      	mov	r1, r0
 801fbe0:	4604      	mov	r4, r0
 801fbe2:	9801      	ldr	r0, [sp, #4]
 801fbe4:	f000 fbea 	bl	80203bc <__mcmp>
 801fbe8:	2800      	cmp	r0, #0
 801fbea:	f77f adce 	ble.w	801f78a <_dtoa_r+0x402>
 801fbee:	463e      	mov	r6, r7
 801fbf0:	2331      	movs	r3, #49	@ 0x31
 801fbf2:	f806 3b01 	strb.w	r3, [r6], #1
 801fbf6:	9b05      	ldr	r3, [sp, #20]
 801fbf8:	3301      	adds	r3, #1
 801fbfa:	9305      	str	r3, [sp, #20]
 801fbfc:	e5c9      	b.n	801f792 <_dtoa_r+0x40a>
 801fbfe:	f8cd 8014 	str.w	r8, [sp, #20]
 801fc02:	4654      	mov	r4, sl
 801fc04:	4625      	mov	r5, r4
 801fc06:	e7f2      	b.n	801fbee <_dtoa_r+0x866>
 801fc08:	9b08      	ldr	r3, [sp, #32]
 801fc0a:	2b00      	cmp	r3, #0
 801fc0c:	f000 8102 	beq.w	801fe14 <_dtoa_r+0xa8c>
 801fc10:	2e00      	cmp	r6, #0
 801fc12:	dd05      	ble.n	801fc20 <_dtoa_r+0x898>
 801fc14:	4629      	mov	r1, r5
 801fc16:	4632      	mov	r2, r6
 801fc18:	4648      	mov	r0, r9
 801fc1a:	f000 fb63 	bl	80202e4 <__lshift>
 801fc1e:	4605      	mov	r5, r0
 801fc20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fc22:	2b00      	cmp	r3, #0
 801fc24:	d058      	beq.n	801fcd8 <_dtoa_r+0x950>
 801fc26:	6869      	ldr	r1, [r5, #4]
 801fc28:	4648      	mov	r0, r9
 801fc2a:	f000 f955 	bl	801fed8 <_Balloc>
 801fc2e:	4606      	mov	r6, r0
 801fc30:	b928      	cbnz	r0, 801fc3e <_dtoa_r+0x8b6>
 801fc32:	4b82      	ldr	r3, [pc, #520]	@ (801fe3c <_dtoa_r+0xab4>)
 801fc34:	4602      	mov	r2, r0
 801fc36:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801fc3a:	f7ff bbbe 	b.w	801f3ba <_dtoa_r+0x32>
 801fc3e:	692a      	ldr	r2, [r5, #16]
 801fc40:	3202      	adds	r2, #2
 801fc42:	0092      	lsls	r2, r2, #2
 801fc44:	f105 010c 	add.w	r1, r5, #12
 801fc48:	300c      	adds	r0, #12
 801fc4a:	f7ff fb04 	bl	801f256 <memcpy>
 801fc4e:	2201      	movs	r2, #1
 801fc50:	4631      	mov	r1, r6
 801fc52:	4648      	mov	r0, r9
 801fc54:	f000 fb46 	bl	80202e4 <__lshift>
 801fc58:	1c7b      	adds	r3, r7, #1
 801fc5a:	9304      	str	r3, [sp, #16]
 801fc5c:	eb07 030b 	add.w	r3, r7, fp
 801fc60:	9309      	str	r3, [sp, #36]	@ 0x24
 801fc62:	9b02      	ldr	r3, [sp, #8]
 801fc64:	f003 0301 	and.w	r3, r3, #1
 801fc68:	46a8      	mov	r8, r5
 801fc6a:	9308      	str	r3, [sp, #32]
 801fc6c:	4605      	mov	r5, r0
 801fc6e:	9b04      	ldr	r3, [sp, #16]
 801fc70:	9801      	ldr	r0, [sp, #4]
 801fc72:	4621      	mov	r1, r4
 801fc74:	f103 3bff 	add.w	fp, r3, #4294967295
 801fc78:	f7ff fafb 	bl	801f272 <quorem>
 801fc7c:	4641      	mov	r1, r8
 801fc7e:	9002      	str	r0, [sp, #8]
 801fc80:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fc84:	9801      	ldr	r0, [sp, #4]
 801fc86:	f000 fb99 	bl	80203bc <__mcmp>
 801fc8a:	462a      	mov	r2, r5
 801fc8c:	9006      	str	r0, [sp, #24]
 801fc8e:	4621      	mov	r1, r4
 801fc90:	4648      	mov	r0, r9
 801fc92:	f000 fbaf 	bl	80203f4 <__mdiff>
 801fc96:	68c2      	ldr	r2, [r0, #12]
 801fc98:	4606      	mov	r6, r0
 801fc9a:	b9fa      	cbnz	r2, 801fcdc <_dtoa_r+0x954>
 801fc9c:	4601      	mov	r1, r0
 801fc9e:	9801      	ldr	r0, [sp, #4]
 801fca0:	f000 fb8c 	bl	80203bc <__mcmp>
 801fca4:	4602      	mov	r2, r0
 801fca6:	4631      	mov	r1, r6
 801fca8:	4648      	mov	r0, r9
 801fcaa:	920a      	str	r2, [sp, #40]	@ 0x28
 801fcac:	f000 f954 	bl	801ff58 <_Bfree>
 801fcb0:	9b07      	ldr	r3, [sp, #28]
 801fcb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801fcb4:	9e04      	ldr	r6, [sp, #16]
 801fcb6:	ea42 0103 	orr.w	r1, r2, r3
 801fcba:	9b08      	ldr	r3, [sp, #32]
 801fcbc:	4319      	orrs	r1, r3
 801fcbe:	d10f      	bne.n	801fce0 <_dtoa_r+0x958>
 801fcc0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fcc4:	d028      	beq.n	801fd18 <_dtoa_r+0x990>
 801fcc6:	9b06      	ldr	r3, [sp, #24]
 801fcc8:	2b00      	cmp	r3, #0
 801fcca:	dd02      	ble.n	801fcd2 <_dtoa_r+0x94a>
 801fccc:	9b02      	ldr	r3, [sp, #8]
 801fcce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801fcd2:	f88b a000 	strb.w	sl, [fp]
 801fcd6:	e55e      	b.n	801f796 <_dtoa_r+0x40e>
 801fcd8:	4628      	mov	r0, r5
 801fcda:	e7bd      	b.n	801fc58 <_dtoa_r+0x8d0>
 801fcdc:	2201      	movs	r2, #1
 801fcde:	e7e2      	b.n	801fca6 <_dtoa_r+0x91e>
 801fce0:	9b06      	ldr	r3, [sp, #24]
 801fce2:	2b00      	cmp	r3, #0
 801fce4:	db04      	blt.n	801fcf0 <_dtoa_r+0x968>
 801fce6:	9907      	ldr	r1, [sp, #28]
 801fce8:	430b      	orrs	r3, r1
 801fcea:	9908      	ldr	r1, [sp, #32]
 801fcec:	430b      	orrs	r3, r1
 801fcee:	d120      	bne.n	801fd32 <_dtoa_r+0x9aa>
 801fcf0:	2a00      	cmp	r2, #0
 801fcf2:	ddee      	ble.n	801fcd2 <_dtoa_r+0x94a>
 801fcf4:	9901      	ldr	r1, [sp, #4]
 801fcf6:	2201      	movs	r2, #1
 801fcf8:	4648      	mov	r0, r9
 801fcfa:	f000 faf3 	bl	80202e4 <__lshift>
 801fcfe:	4621      	mov	r1, r4
 801fd00:	9001      	str	r0, [sp, #4]
 801fd02:	f000 fb5b 	bl	80203bc <__mcmp>
 801fd06:	2800      	cmp	r0, #0
 801fd08:	dc03      	bgt.n	801fd12 <_dtoa_r+0x98a>
 801fd0a:	d1e2      	bne.n	801fcd2 <_dtoa_r+0x94a>
 801fd0c:	f01a 0f01 	tst.w	sl, #1
 801fd10:	d0df      	beq.n	801fcd2 <_dtoa_r+0x94a>
 801fd12:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fd16:	d1d9      	bne.n	801fccc <_dtoa_r+0x944>
 801fd18:	2339      	movs	r3, #57	@ 0x39
 801fd1a:	f88b 3000 	strb.w	r3, [fp]
 801fd1e:	4633      	mov	r3, r6
 801fd20:	461e      	mov	r6, r3
 801fd22:	3b01      	subs	r3, #1
 801fd24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801fd28:	2a39      	cmp	r2, #57	@ 0x39
 801fd2a:	d052      	beq.n	801fdd2 <_dtoa_r+0xa4a>
 801fd2c:	3201      	adds	r2, #1
 801fd2e:	701a      	strb	r2, [r3, #0]
 801fd30:	e531      	b.n	801f796 <_dtoa_r+0x40e>
 801fd32:	2a00      	cmp	r2, #0
 801fd34:	dd07      	ble.n	801fd46 <_dtoa_r+0x9be>
 801fd36:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fd3a:	d0ed      	beq.n	801fd18 <_dtoa_r+0x990>
 801fd3c:	f10a 0301 	add.w	r3, sl, #1
 801fd40:	f88b 3000 	strb.w	r3, [fp]
 801fd44:	e527      	b.n	801f796 <_dtoa_r+0x40e>
 801fd46:	9b04      	ldr	r3, [sp, #16]
 801fd48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd4a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801fd4e:	4293      	cmp	r3, r2
 801fd50:	d029      	beq.n	801fda6 <_dtoa_r+0xa1e>
 801fd52:	9901      	ldr	r1, [sp, #4]
 801fd54:	2300      	movs	r3, #0
 801fd56:	220a      	movs	r2, #10
 801fd58:	4648      	mov	r0, r9
 801fd5a:	f000 f91f 	bl	801ff9c <__multadd>
 801fd5e:	45a8      	cmp	r8, r5
 801fd60:	9001      	str	r0, [sp, #4]
 801fd62:	f04f 0300 	mov.w	r3, #0
 801fd66:	f04f 020a 	mov.w	r2, #10
 801fd6a:	4641      	mov	r1, r8
 801fd6c:	4648      	mov	r0, r9
 801fd6e:	d107      	bne.n	801fd80 <_dtoa_r+0x9f8>
 801fd70:	f000 f914 	bl	801ff9c <__multadd>
 801fd74:	4680      	mov	r8, r0
 801fd76:	4605      	mov	r5, r0
 801fd78:	9b04      	ldr	r3, [sp, #16]
 801fd7a:	3301      	adds	r3, #1
 801fd7c:	9304      	str	r3, [sp, #16]
 801fd7e:	e776      	b.n	801fc6e <_dtoa_r+0x8e6>
 801fd80:	f000 f90c 	bl	801ff9c <__multadd>
 801fd84:	4629      	mov	r1, r5
 801fd86:	4680      	mov	r8, r0
 801fd88:	2300      	movs	r3, #0
 801fd8a:	220a      	movs	r2, #10
 801fd8c:	4648      	mov	r0, r9
 801fd8e:	f000 f905 	bl	801ff9c <__multadd>
 801fd92:	4605      	mov	r5, r0
 801fd94:	e7f0      	b.n	801fd78 <_dtoa_r+0x9f0>
 801fd96:	f1bb 0f00 	cmp.w	fp, #0
 801fd9a:	bfcc      	ite	gt
 801fd9c:	465e      	movgt	r6, fp
 801fd9e:	2601      	movle	r6, #1
 801fda0:	443e      	add	r6, r7
 801fda2:	f04f 0800 	mov.w	r8, #0
 801fda6:	9901      	ldr	r1, [sp, #4]
 801fda8:	2201      	movs	r2, #1
 801fdaa:	4648      	mov	r0, r9
 801fdac:	f000 fa9a 	bl	80202e4 <__lshift>
 801fdb0:	4621      	mov	r1, r4
 801fdb2:	9001      	str	r0, [sp, #4]
 801fdb4:	f000 fb02 	bl	80203bc <__mcmp>
 801fdb8:	2800      	cmp	r0, #0
 801fdba:	dcb0      	bgt.n	801fd1e <_dtoa_r+0x996>
 801fdbc:	d102      	bne.n	801fdc4 <_dtoa_r+0xa3c>
 801fdbe:	f01a 0f01 	tst.w	sl, #1
 801fdc2:	d1ac      	bne.n	801fd1e <_dtoa_r+0x996>
 801fdc4:	4633      	mov	r3, r6
 801fdc6:	461e      	mov	r6, r3
 801fdc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801fdcc:	2a30      	cmp	r2, #48	@ 0x30
 801fdce:	d0fa      	beq.n	801fdc6 <_dtoa_r+0xa3e>
 801fdd0:	e4e1      	b.n	801f796 <_dtoa_r+0x40e>
 801fdd2:	429f      	cmp	r7, r3
 801fdd4:	d1a4      	bne.n	801fd20 <_dtoa_r+0x998>
 801fdd6:	9b05      	ldr	r3, [sp, #20]
 801fdd8:	3301      	adds	r3, #1
 801fdda:	9305      	str	r3, [sp, #20]
 801fddc:	2331      	movs	r3, #49	@ 0x31
 801fdde:	703b      	strb	r3, [r7, #0]
 801fde0:	e4d9      	b.n	801f796 <_dtoa_r+0x40e>
 801fde2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fde4:	4f16      	ldr	r7, [pc, #88]	@ (801fe40 <_dtoa_r+0xab8>)
 801fde6:	b11b      	cbz	r3, 801fdf0 <_dtoa_r+0xa68>
 801fde8:	f107 0308 	add.w	r3, r7, #8
 801fdec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fdee:	6013      	str	r3, [r2, #0]
 801fdf0:	4638      	mov	r0, r7
 801fdf2:	b011      	add	sp, #68	@ 0x44
 801fdf4:	ecbd 8b02 	vpop	{d8}
 801fdf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fdfc:	9b07      	ldr	r3, [sp, #28]
 801fdfe:	2b01      	cmp	r3, #1
 801fe00:	f77f ae2c 	ble.w	801fa5c <_dtoa_r+0x6d4>
 801fe04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fe06:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fe08:	2001      	movs	r0, #1
 801fe0a:	e64c      	b.n	801faa6 <_dtoa_r+0x71e>
 801fe0c:	f1bb 0f00 	cmp.w	fp, #0
 801fe10:	f77f aed8 	ble.w	801fbc4 <_dtoa_r+0x83c>
 801fe14:	463e      	mov	r6, r7
 801fe16:	9801      	ldr	r0, [sp, #4]
 801fe18:	4621      	mov	r1, r4
 801fe1a:	f7ff fa2a 	bl	801f272 <quorem>
 801fe1e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fe22:	f806 ab01 	strb.w	sl, [r6], #1
 801fe26:	1bf2      	subs	r2, r6, r7
 801fe28:	4593      	cmp	fp, r2
 801fe2a:	ddb4      	ble.n	801fd96 <_dtoa_r+0xa0e>
 801fe2c:	9901      	ldr	r1, [sp, #4]
 801fe2e:	2300      	movs	r3, #0
 801fe30:	220a      	movs	r2, #10
 801fe32:	4648      	mov	r0, r9
 801fe34:	f000 f8b2 	bl	801ff9c <__multadd>
 801fe38:	9001      	str	r0, [sp, #4]
 801fe3a:	e7ec      	b.n	801fe16 <_dtoa_r+0xa8e>
 801fe3c:	08021718 	.word	0x08021718
 801fe40:	0802169c 	.word	0x0802169c

0801fe44 <_free_r>:
 801fe44:	b538      	push	{r3, r4, r5, lr}
 801fe46:	4605      	mov	r5, r0
 801fe48:	2900      	cmp	r1, #0
 801fe4a:	d041      	beq.n	801fed0 <_free_r+0x8c>
 801fe4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fe50:	1f0c      	subs	r4, r1, #4
 801fe52:	2b00      	cmp	r3, #0
 801fe54:	bfb8      	it	lt
 801fe56:	18e4      	addlt	r4, r4, r3
 801fe58:	f7fe faea 	bl	801e430 <__malloc_lock>
 801fe5c:	4a1d      	ldr	r2, [pc, #116]	@ (801fed4 <_free_r+0x90>)
 801fe5e:	6813      	ldr	r3, [r2, #0]
 801fe60:	b933      	cbnz	r3, 801fe70 <_free_r+0x2c>
 801fe62:	6063      	str	r3, [r4, #4]
 801fe64:	6014      	str	r4, [r2, #0]
 801fe66:	4628      	mov	r0, r5
 801fe68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fe6c:	f7fe bae6 	b.w	801e43c <__malloc_unlock>
 801fe70:	42a3      	cmp	r3, r4
 801fe72:	d908      	bls.n	801fe86 <_free_r+0x42>
 801fe74:	6820      	ldr	r0, [r4, #0]
 801fe76:	1821      	adds	r1, r4, r0
 801fe78:	428b      	cmp	r3, r1
 801fe7a:	bf01      	itttt	eq
 801fe7c:	6819      	ldreq	r1, [r3, #0]
 801fe7e:	685b      	ldreq	r3, [r3, #4]
 801fe80:	1809      	addeq	r1, r1, r0
 801fe82:	6021      	streq	r1, [r4, #0]
 801fe84:	e7ed      	b.n	801fe62 <_free_r+0x1e>
 801fe86:	461a      	mov	r2, r3
 801fe88:	685b      	ldr	r3, [r3, #4]
 801fe8a:	b10b      	cbz	r3, 801fe90 <_free_r+0x4c>
 801fe8c:	42a3      	cmp	r3, r4
 801fe8e:	d9fa      	bls.n	801fe86 <_free_r+0x42>
 801fe90:	6811      	ldr	r1, [r2, #0]
 801fe92:	1850      	adds	r0, r2, r1
 801fe94:	42a0      	cmp	r0, r4
 801fe96:	d10b      	bne.n	801feb0 <_free_r+0x6c>
 801fe98:	6820      	ldr	r0, [r4, #0]
 801fe9a:	4401      	add	r1, r0
 801fe9c:	1850      	adds	r0, r2, r1
 801fe9e:	4283      	cmp	r3, r0
 801fea0:	6011      	str	r1, [r2, #0]
 801fea2:	d1e0      	bne.n	801fe66 <_free_r+0x22>
 801fea4:	6818      	ldr	r0, [r3, #0]
 801fea6:	685b      	ldr	r3, [r3, #4]
 801fea8:	6053      	str	r3, [r2, #4]
 801feaa:	4408      	add	r0, r1
 801feac:	6010      	str	r0, [r2, #0]
 801feae:	e7da      	b.n	801fe66 <_free_r+0x22>
 801feb0:	d902      	bls.n	801feb8 <_free_r+0x74>
 801feb2:	230c      	movs	r3, #12
 801feb4:	602b      	str	r3, [r5, #0]
 801feb6:	e7d6      	b.n	801fe66 <_free_r+0x22>
 801feb8:	6820      	ldr	r0, [r4, #0]
 801feba:	1821      	adds	r1, r4, r0
 801febc:	428b      	cmp	r3, r1
 801febe:	bf04      	itt	eq
 801fec0:	6819      	ldreq	r1, [r3, #0]
 801fec2:	685b      	ldreq	r3, [r3, #4]
 801fec4:	6063      	str	r3, [r4, #4]
 801fec6:	bf04      	itt	eq
 801fec8:	1809      	addeq	r1, r1, r0
 801feca:	6021      	streq	r1, [r4, #0]
 801fecc:	6054      	str	r4, [r2, #4]
 801fece:	e7ca      	b.n	801fe66 <_free_r+0x22>
 801fed0:	bd38      	pop	{r3, r4, r5, pc}
 801fed2:	bf00      	nop
 801fed4:	240034c4 	.word	0x240034c4

0801fed8 <_Balloc>:
 801fed8:	b570      	push	{r4, r5, r6, lr}
 801feda:	69c6      	ldr	r6, [r0, #28]
 801fedc:	4604      	mov	r4, r0
 801fede:	460d      	mov	r5, r1
 801fee0:	b976      	cbnz	r6, 801ff00 <_Balloc+0x28>
 801fee2:	2010      	movs	r0, #16
 801fee4:	f7fe f9fa 	bl	801e2dc <malloc>
 801fee8:	4602      	mov	r2, r0
 801feea:	61e0      	str	r0, [r4, #28]
 801feec:	b920      	cbnz	r0, 801fef8 <_Balloc+0x20>
 801feee:	4b18      	ldr	r3, [pc, #96]	@ (801ff50 <_Balloc+0x78>)
 801fef0:	4818      	ldr	r0, [pc, #96]	@ (801ff54 <_Balloc+0x7c>)
 801fef2:	216b      	movs	r1, #107	@ 0x6b
 801fef4:	f000 fe0c 	bl	8020b10 <__assert_func>
 801fef8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fefc:	6006      	str	r6, [r0, #0]
 801fefe:	60c6      	str	r6, [r0, #12]
 801ff00:	69e6      	ldr	r6, [r4, #28]
 801ff02:	68f3      	ldr	r3, [r6, #12]
 801ff04:	b183      	cbz	r3, 801ff28 <_Balloc+0x50>
 801ff06:	69e3      	ldr	r3, [r4, #28]
 801ff08:	68db      	ldr	r3, [r3, #12]
 801ff0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ff0e:	b9b8      	cbnz	r0, 801ff40 <_Balloc+0x68>
 801ff10:	2101      	movs	r1, #1
 801ff12:	fa01 f605 	lsl.w	r6, r1, r5
 801ff16:	1d72      	adds	r2, r6, #5
 801ff18:	0092      	lsls	r2, r2, #2
 801ff1a:	4620      	mov	r0, r4
 801ff1c:	f000 fe16 	bl	8020b4c <_calloc_r>
 801ff20:	b160      	cbz	r0, 801ff3c <_Balloc+0x64>
 801ff22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ff26:	e00e      	b.n	801ff46 <_Balloc+0x6e>
 801ff28:	2221      	movs	r2, #33	@ 0x21
 801ff2a:	2104      	movs	r1, #4
 801ff2c:	4620      	mov	r0, r4
 801ff2e:	f000 fe0d 	bl	8020b4c <_calloc_r>
 801ff32:	69e3      	ldr	r3, [r4, #28]
 801ff34:	60f0      	str	r0, [r6, #12]
 801ff36:	68db      	ldr	r3, [r3, #12]
 801ff38:	2b00      	cmp	r3, #0
 801ff3a:	d1e4      	bne.n	801ff06 <_Balloc+0x2e>
 801ff3c:	2000      	movs	r0, #0
 801ff3e:	bd70      	pop	{r4, r5, r6, pc}
 801ff40:	6802      	ldr	r2, [r0, #0]
 801ff42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ff46:	2300      	movs	r3, #0
 801ff48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ff4c:	e7f7      	b.n	801ff3e <_Balloc+0x66>
 801ff4e:	bf00      	nop
 801ff50:	080216a9 	.word	0x080216a9
 801ff54:	08021729 	.word	0x08021729

0801ff58 <_Bfree>:
 801ff58:	b570      	push	{r4, r5, r6, lr}
 801ff5a:	69c6      	ldr	r6, [r0, #28]
 801ff5c:	4605      	mov	r5, r0
 801ff5e:	460c      	mov	r4, r1
 801ff60:	b976      	cbnz	r6, 801ff80 <_Bfree+0x28>
 801ff62:	2010      	movs	r0, #16
 801ff64:	f7fe f9ba 	bl	801e2dc <malloc>
 801ff68:	4602      	mov	r2, r0
 801ff6a:	61e8      	str	r0, [r5, #28]
 801ff6c:	b920      	cbnz	r0, 801ff78 <_Bfree+0x20>
 801ff6e:	4b09      	ldr	r3, [pc, #36]	@ (801ff94 <_Bfree+0x3c>)
 801ff70:	4809      	ldr	r0, [pc, #36]	@ (801ff98 <_Bfree+0x40>)
 801ff72:	218f      	movs	r1, #143	@ 0x8f
 801ff74:	f000 fdcc 	bl	8020b10 <__assert_func>
 801ff78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ff7c:	6006      	str	r6, [r0, #0]
 801ff7e:	60c6      	str	r6, [r0, #12]
 801ff80:	b13c      	cbz	r4, 801ff92 <_Bfree+0x3a>
 801ff82:	69eb      	ldr	r3, [r5, #28]
 801ff84:	6862      	ldr	r2, [r4, #4]
 801ff86:	68db      	ldr	r3, [r3, #12]
 801ff88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ff8c:	6021      	str	r1, [r4, #0]
 801ff8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ff92:	bd70      	pop	{r4, r5, r6, pc}
 801ff94:	080216a9 	.word	0x080216a9
 801ff98:	08021729 	.word	0x08021729

0801ff9c <__multadd>:
 801ff9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffa0:	690d      	ldr	r5, [r1, #16]
 801ffa2:	4607      	mov	r7, r0
 801ffa4:	460c      	mov	r4, r1
 801ffa6:	461e      	mov	r6, r3
 801ffa8:	f101 0c14 	add.w	ip, r1, #20
 801ffac:	2000      	movs	r0, #0
 801ffae:	f8dc 3000 	ldr.w	r3, [ip]
 801ffb2:	b299      	uxth	r1, r3
 801ffb4:	fb02 6101 	mla	r1, r2, r1, r6
 801ffb8:	0c1e      	lsrs	r6, r3, #16
 801ffba:	0c0b      	lsrs	r3, r1, #16
 801ffbc:	fb02 3306 	mla	r3, r2, r6, r3
 801ffc0:	b289      	uxth	r1, r1
 801ffc2:	3001      	adds	r0, #1
 801ffc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ffc8:	4285      	cmp	r5, r0
 801ffca:	f84c 1b04 	str.w	r1, [ip], #4
 801ffce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ffd2:	dcec      	bgt.n	801ffae <__multadd+0x12>
 801ffd4:	b30e      	cbz	r6, 802001a <__multadd+0x7e>
 801ffd6:	68a3      	ldr	r3, [r4, #8]
 801ffd8:	42ab      	cmp	r3, r5
 801ffda:	dc19      	bgt.n	8020010 <__multadd+0x74>
 801ffdc:	6861      	ldr	r1, [r4, #4]
 801ffde:	4638      	mov	r0, r7
 801ffe0:	3101      	adds	r1, #1
 801ffe2:	f7ff ff79 	bl	801fed8 <_Balloc>
 801ffe6:	4680      	mov	r8, r0
 801ffe8:	b928      	cbnz	r0, 801fff6 <__multadd+0x5a>
 801ffea:	4602      	mov	r2, r0
 801ffec:	4b0c      	ldr	r3, [pc, #48]	@ (8020020 <__multadd+0x84>)
 801ffee:	480d      	ldr	r0, [pc, #52]	@ (8020024 <__multadd+0x88>)
 801fff0:	21ba      	movs	r1, #186	@ 0xba
 801fff2:	f000 fd8d 	bl	8020b10 <__assert_func>
 801fff6:	6922      	ldr	r2, [r4, #16]
 801fff8:	3202      	adds	r2, #2
 801fffa:	f104 010c 	add.w	r1, r4, #12
 801fffe:	0092      	lsls	r2, r2, #2
 8020000:	300c      	adds	r0, #12
 8020002:	f7ff f928 	bl	801f256 <memcpy>
 8020006:	4621      	mov	r1, r4
 8020008:	4638      	mov	r0, r7
 802000a:	f7ff ffa5 	bl	801ff58 <_Bfree>
 802000e:	4644      	mov	r4, r8
 8020010:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020014:	3501      	adds	r5, #1
 8020016:	615e      	str	r6, [r3, #20]
 8020018:	6125      	str	r5, [r4, #16]
 802001a:	4620      	mov	r0, r4
 802001c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020020:	08021718 	.word	0x08021718
 8020024:	08021729 	.word	0x08021729

08020028 <__hi0bits>:
 8020028:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 802002c:	4603      	mov	r3, r0
 802002e:	bf36      	itet	cc
 8020030:	0403      	lslcc	r3, r0, #16
 8020032:	2000      	movcs	r0, #0
 8020034:	2010      	movcc	r0, #16
 8020036:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802003a:	bf3c      	itt	cc
 802003c:	021b      	lslcc	r3, r3, #8
 802003e:	3008      	addcc	r0, #8
 8020040:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8020044:	bf3c      	itt	cc
 8020046:	011b      	lslcc	r3, r3, #4
 8020048:	3004      	addcc	r0, #4
 802004a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802004e:	bf3c      	itt	cc
 8020050:	009b      	lslcc	r3, r3, #2
 8020052:	3002      	addcc	r0, #2
 8020054:	2b00      	cmp	r3, #0
 8020056:	db05      	blt.n	8020064 <__hi0bits+0x3c>
 8020058:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 802005c:	f100 0001 	add.w	r0, r0, #1
 8020060:	bf08      	it	eq
 8020062:	2020      	moveq	r0, #32
 8020064:	4770      	bx	lr

08020066 <__lo0bits>:
 8020066:	6803      	ldr	r3, [r0, #0]
 8020068:	4602      	mov	r2, r0
 802006a:	f013 0007 	ands.w	r0, r3, #7
 802006e:	d00b      	beq.n	8020088 <__lo0bits+0x22>
 8020070:	07d9      	lsls	r1, r3, #31
 8020072:	d421      	bmi.n	80200b8 <__lo0bits+0x52>
 8020074:	0798      	lsls	r0, r3, #30
 8020076:	bf49      	itett	mi
 8020078:	085b      	lsrmi	r3, r3, #1
 802007a:	089b      	lsrpl	r3, r3, #2
 802007c:	2001      	movmi	r0, #1
 802007e:	6013      	strmi	r3, [r2, #0]
 8020080:	bf5c      	itt	pl
 8020082:	6013      	strpl	r3, [r2, #0]
 8020084:	2002      	movpl	r0, #2
 8020086:	4770      	bx	lr
 8020088:	b299      	uxth	r1, r3
 802008a:	b909      	cbnz	r1, 8020090 <__lo0bits+0x2a>
 802008c:	0c1b      	lsrs	r3, r3, #16
 802008e:	2010      	movs	r0, #16
 8020090:	b2d9      	uxtb	r1, r3
 8020092:	b909      	cbnz	r1, 8020098 <__lo0bits+0x32>
 8020094:	3008      	adds	r0, #8
 8020096:	0a1b      	lsrs	r3, r3, #8
 8020098:	0719      	lsls	r1, r3, #28
 802009a:	bf04      	itt	eq
 802009c:	091b      	lsreq	r3, r3, #4
 802009e:	3004      	addeq	r0, #4
 80200a0:	0799      	lsls	r1, r3, #30
 80200a2:	bf04      	itt	eq
 80200a4:	089b      	lsreq	r3, r3, #2
 80200a6:	3002      	addeq	r0, #2
 80200a8:	07d9      	lsls	r1, r3, #31
 80200aa:	d403      	bmi.n	80200b4 <__lo0bits+0x4e>
 80200ac:	085b      	lsrs	r3, r3, #1
 80200ae:	f100 0001 	add.w	r0, r0, #1
 80200b2:	d003      	beq.n	80200bc <__lo0bits+0x56>
 80200b4:	6013      	str	r3, [r2, #0]
 80200b6:	4770      	bx	lr
 80200b8:	2000      	movs	r0, #0
 80200ba:	4770      	bx	lr
 80200bc:	2020      	movs	r0, #32
 80200be:	4770      	bx	lr

080200c0 <__i2b>:
 80200c0:	b510      	push	{r4, lr}
 80200c2:	460c      	mov	r4, r1
 80200c4:	2101      	movs	r1, #1
 80200c6:	f7ff ff07 	bl	801fed8 <_Balloc>
 80200ca:	4602      	mov	r2, r0
 80200cc:	b928      	cbnz	r0, 80200da <__i2b+0x1a>
 80200ce:	4b05      	ldr	r3, [pc, #20]	@ (80200e4 <__i2b+0x24>)
 80200d0:	4805      	ldr	r0, [pc, #20]	@ (80200e8 <__i2b+0x28>)
 80200d2:	f240 1145 	movw	r1, #325	@ 0x145
 80200d6:	f000 fd1b 	bl	8020b10 <__assert_func>
 80200da:	2301      	movs	r3, #1
 80200dc:	6144      	str	r4, [r0, #20]
 80200de:	6103      	str	r3, [r0, #16]
 80200e0:	bd10      	pop	{r4, pc}
 80200e2:	bf00      	nop
 80200e4:	08021718 	.word	0x08021718
 80200e8:	08021729 	.word	0x08021729

080200ec <__multiply>:
 80200ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80200f0:	4617      	mov	r7, r2
 80200f2:	690a      	ldr	r2, [r1, #16]
 80200f4:	693b      	ldr	r3, [r7, #16]
 80200f6:	429a      	cmp	r2, r3
 80200f8:	bfa8      	it	ge
 80200fa:	463b      	movge	r3, r7
 80200fc:	4689      	mov	r9, r1
 80200fe:	bfa4      	itt	ge
 8020100:	460f      	movge	r7, r1
 8020102:	4699      	movge	r9, r3
 8020104:	693d      	ldr	r5, [r7, #16]
 8020106:	f8d9 a010 	ldr.w	sl, [r9, #16]
 802010a:	68bb      	ldr	r3, [r7, #8]
 802010c:	6879      	ldr	r1, [r7, #4]
 802010e:	eb05 060a 	add.w	r6, r5, sl
 8020112:	42b3      	cmp	r3, r6
 8020114:	b085      	sub	sp, #20
 8020116:	bfb8      	it	lt
 8020118:	3101      	addlt	r1, #1
 802011a:	f7ff fedd 	bl	801fed8 <_Balloc>
 802011e:	b930      	cbnz	r0, 802012e <__multiply+0x42>
 8020120:	4602      	mov	r2, r0
 8020122:	4b41      	ldr	r3, [pc, #260]	@ (8020228 <__multiply+0x13c>)
 8020124:	4841      	ldr	r0, [pc, #260]	@ (802022c <__multiply+0x140>)
 8020126:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 802012a:	f000 fcf1 	bl	8020b10 <__assert_func>
 802012e:	f100 0414 	add.w	r4, r0, #20
 8020132:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8020136:	4623      	mov	r3, r4
 8020138:	2200      	movs	r2, #0
 802013a:	4573      	cmp	r3, lr
 802013c:	d320      	bcc.n	8020180 <__multiply+0x94>
 802013e:	f107 0814 	add.w	r8, r7, #20
 8020142:	f109 0114 	add.w	r1, r9, #20
 8020146:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 802014a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 802014e:	9302      	str	r3, [sp, #8]
 8020150:	1beb      	subs	r3, r5, r7
 8020152:	3b15      	subs	r3, #21
 8020154:	f023 0303 	bic.w	r3, r3, #3
 8020158:	3304      	adds	r3, #4
 802015a:	3715      	adds	r7, #21
 802015c:	42bd      	cmp	r5, r7
 802015e:	bf38      	it	cc
 8020160:	2304      	movcc	r3, #4
 8020162:	9301      	str	r3, [sp, #4]
 8020164:	9b02      	ldr	r3, [sp, #8]
 8020166:	9103      	str	r1, [sp, #12]
 8020168:	428b      	cmp	r3, r1
 802016a:	d80c      	bhi.n	8020186 <__multiply+0x9a>
 802016c:	2e00      	cmp	r6, #0
 802016e:	dd03      	ble.n	8020178 <__multiply+0x8c>
 8020170:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020174:	2b00      	cmp	r3, #0
 8020176:	d055      	beq.n	8020224 <__multiply+0x138>
 8020178:	6106      	str	r6, [r0, #16]
 802017a:	b005      	add	sp, #20
 802017c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020180:	f843 2b04 	str.w	r2, [r3], #4
 8020184:	e7d9      	b.n	802013a <__multiply+0x4e>
 8020186:	f8b1 a000 	ldrh.w	sl, [r1]
 802018a:	f1ba 0f00 	cmp.w	sl, #0
 802018e:	d01f      	beq.n	80201d0 <__multiply+0xe4>
 8020190:	46c4      	mov	ip, r8
 8020192:	46a1      	mov	r9, r4
 8020194:	2700      	movs	r7, #0
 8020196:	f85c 2b04 	ldr.w	r2, [ip], #4
 802019a:	f8d9 3000 	ldr.w	r3, [r9]
 802019e:	fa1f fb82 	uxth.w	fp, r2
 80201a2:	b29b      	uxth	r3, r3
 80201a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80201a8:	443b      	add	r3, r7
 80201aa:	f8d9 7000 	ldr.w	r7, [r9]
 80201ae:	0c12      	lsrs	r2, r2, #16
 80201b0:	0c3f      	lsrs	r7, r7, #16
 80201b2:	fb0a 7202 	mla	r2, sl, r2, r7
 80201b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80201ba:	b29b      	uxth	r3, r3
 80201bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80201c0:	4565      	cmp	r5, ip
 80201c2:	f849 3b04 	str.w	r3, [r9], #4
 80201c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80201ca:	d8e4      	bhi.n	8020196 <__multiply+0xaa>
 80201cc:	9b01      	ldr	r3, [sp, #4]
 80201ce:	50e7      	str	r7, [r4, r3]
 80201d0:	9b03      	ldr	r3, [sp, #12]
 80201d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80201d6:	3104      	adds	r1, #4
 80201d8:	f1b9 0f00 	cmp.w	r9, #0
 80201dc:	d020      	beq.n	8020220 <__multiply+0x134>
 80201de:	6823      	ldr	r3, [r4, #0]
 80201e0:	4647      	mov	r7, r8
 80201e2:	46a4      	mov	ip, r4
 80201e4:	f04f 0a00 	mov.w	sl, #0
 80201e8:	f8b7 b000 	ldrh.w	fp, [r7]
 80201ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80201f0:	fb09 220b 	mla	r2, r9, fp, r2
 80201f4:	4452      	add	r2, sl
 80201f6:	b29b      	uxth	r3, r3
 80201f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80201fc:	f84c 3b04 	str.w	r3, [ip], #4
 8020200:	f857 3b04 	ldr.w	r3, [r7], #4
 8020204:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020208:	f8bc 3000 	ldrh.w	r3, [ip]
 802020c:	fb09 330a 	mla	r3, r9, sl, r3
 8020210:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020214:	42bd      	cmp	r5, r7
 8020216:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802021a:	d8e5      	bhi.n	80201e8 <__multiply+0xfc>
 802021c:	9a01      	ldr	r2, [sp, #4]
 802021e:	50a3      	str	r3, [r4, r2]
 8020220:	3404      	adds	r4, #4
 8020222:	e79f      	b.n	8020164 <__multiply+0x78>
 8020224:	3e01      	subs	r6, #1
 8020226:	e7a1      	b.n	802016c <__multiply+0x80>
 8020228:	08021718 	.word	0x08021718
 802022c:	08021729 	.word	0x08021729

08020230 <__pow5mult>:
 8020230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020234:	4615      	mov	r5, r2
 8020236:	f012 0203 	ands.w	r2, r2, #3
 802023a:	4607      	mov	r7, r0
 802023c:	460e      	mov	r6, r1
 802023e:	d007      	beq.n	8020250 <__pow5mult+0x20>
 8020240:	4c25      	ldr	r4, [pc, #148]	@ (80202d8 <__pow5mult+0xa8>)
 8020242:	3a01      	subs	r2, #1
 8020244:	2300      	movs	r3, #0
 8020246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802024a:	f7ff fea7 	bl	801ff9c <__multadd>
 802024e:	4606      	mov	r6, r0
 8020250:	10ad      	asrs	r5, r5, #2
 8020252:	d03d      	beq.n	80202d0 <__pow5mult+0xa0>
 8020254:	69fc      	ldr	r4, [r7, #28]
 8020256:	b97c      	cbnz	r4, 8020278 <__pow5mult+0x48>
 8020258:	2010      	movs	r0, #16
 802025a:	f7fe f83f 	bl	801e2dc <malloc>
 802025e:	4602      	mov	r2, r0
 8020260:	61f8      	str	r0, [r7, #28]
 8020262:	b928      	cbnz	r0, 8020270 <__pow5mult+0x40>
 8020264:	4b1d      	ldr	r3, [pc, #116]	@ (80202dc <__pow5mult+0xac>)
 8020266:	481e      	ldr	r0, [pc, #120]	@ (80202e0 <__pow5mult+0xb0>)
 8020268:	f240 11b3 	movw	r1, #435	@ 0x1b3
 802026c:	f000 fc50 	bl	8020b10 <__assert_func>
 8020270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020274:	6004      	str	r4, [r0, #0]
 8020276:	60c4      	str	r4, [r0, #12]
 8020278:	f8d7 801c 	ldr.w	r8, [r7, #28]
 802027c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020280:	b94c      	cbnz	r4, 8020296 <__pow5mult+0x66>
 8020282:	f240 2171 	movw	r1, #625	@ 0x271
 8020286:	4638      	mov	r0, r7
 8020288:	f7ff ff1a 	bl	80200c0 <__i2b>
 802028c:	2300      	movs	r3, #0
 802028e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020292:	4604      	mov	r4, r0
 8020294:	6003      	str	r3, [r0, #0]
 8020296:	f04f 0900 	mov.w	r9, #0
 802029a:	07eb      	lsls	r3, r5, #31
 802029c:	d50a      	bpl.n	80202b4 <__pow5mult+0x84>
 802029e:	4631      	mov	r1, r6
 80202a0:	4622      	mov	r2, r4
 80202a2:	4638      	mov	r0, r7
 80202a4:	f7ff ff22 	bl	80200ec <__multiply>
 80202a8:	4631      	mov	r1, r6
 80202aa:	4680      	mov	r8, r0
 80202ac:	4638      	mov	r0, r7
 80202ae:	f7ff fe53 	bl	801ff58 <_Bfree>
 80202b2:	4646      	mov	r6, r8
 80202b4:	106d      	asrs	r5, r5, #1
 80202b6:	d00b      	beq.n	80202d0 <__pow5mult+0xa0>
 80202b8:	6820      	ldr	r0, [r4, #0]
 80202ba:	b938      	cbnz	r0, 80202cc <__pow5mult+0x9c>
 80202bc:	4622      	mov	r2, r4
 80202be:	4621      	mov	r1, r4
 80202c0:	4638      	mov	r0, r7
 80202c2:	f7ff ff13 	bl	80200ec <__multiply>
 80202c6:	6020      	str	r0, [r4, #0]
 80202c8:	f8c0 9000 	str.w	r9, [r0]
 80202cc:	4604      	mov	r4, r0
 80202ce:	e7e4      	b.n	802029a <__pow5mult+0x6a>
 80202d0:	4630      	mov	r0, r6
 80202d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80202d6:	bf00      	nop
 80202d8:	080217dc 	.word	0x080217dc
 80202dc:	080216a9 	.word	0x080216a9
 80202e0:	08021729 	.word	0x08021729

080202e4 <__lshift>:
 80202e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80202e8:	460c      	mov	r4, r1
 80202ea:	6849      	ldr	r1, [r1, #4]
 80202ec:	6923      	ldr	r3, [r4, #16]
 80202ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80202f2:	68a3      	ldr	r3, [r4, #8]
 80202f4:	4607      	mov	r7, r0
 80202f6:	4691      	mov	r9, r2
 80202f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80202fc:	f108 0601 	add.w	r6, r8, #1
 8020300:	42b3      	cmp	r3, r6
 8020302:	db0b      	blt.n	802031c <__lshift+0x38>
 8020304:	4638      	mov	r0, r7
 8020306:	f7ff fde7 	bl	801fed8 <_Balloc>
 802030a:	4605      	mov	r5, r0
 802030c:	b948      	cbnz	r0, 8020322 <__lshift+0x3e>
 802030e:	4602      	mov	r2, r0
 8020310:	4b28      	ldr	r3, [pc, #160]	@ (80203b4 <__lshift+0xd0>)
 8020312:	4829      	ldr	r0, [pc, #164]	@ (80203b8 <__lshift+0xd4>)
 8020314:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020318:	f000 fbfa 	bl	8020b10 <__assert_func>
 802031c:	3101      	adds	r1, #1
 802031e:	005b      	lsls	r3, r3, #1
 8020320:	e7ee      	b.n	8020300 <__lshift+0x1c>
 8020322:	2300      	movs	r3, #0
 8020324:	f100 0114 	add.w	r1, r0, #20
 8020328:	f100 0210 	add.w	r2, r0, #16
 802032c:	4618      	mov	r0, r3
 802032e:	4553      	cmp	r3, sl
 8020330:	db33      	blt.n	802039a <__lshift+0xb6>
 8020332:	6920      	ldr	r0, [r4, #16]
 8020334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020338:	f104 0314 	add.w	r3, r4, #20
 802033c:	f019 091f 	ands.w	r9, r9, #31
 8020340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020344:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020348:	d02b      	beq.n	80203a2 <__lshift+0xbe>
 802034a:	f1c9 0e20 	rsb	lr, r9, #32
 802034e:	468a      	mov	sl, r1
 8020350:	2200      	movs	r2, #0
 8020352:	6818      	ldr	r0, [r3, #0]
 8020354:	fa00 f009 	lsl.w	r0, r0, r9
 8020358:	4310      	orrs	r0, r2
 802035a:	f84a 0b04 	str.w	r0, [sl], #4
 802035e:	f853 2b04 	ldr.w	r2, [r3], #4
 8020362:	459c      	cmp	ip, r3
 8020364:	fa22 f20e 	lsr.w	r2, r2, lr
 8020368:	d8f3      	bhi.n	8020352 <__lshift+0x6e>
 802036a:	ebac 0304 	sub.w	r3, ip, r4
 802036e:	3b15      	subs	r3, #21
 8020370:	f023 0303 	bic.w	r3, r3, #3
 8020374:	3304      	adds	r3, #4
 8020376:	f104 0015 	add.w	r0, r4, #21
 802037a:	4560      	cmp	r0, ip
 802037c:	bf88      	it	hi
 802037e:	2304      	movhi	r3, #4
 8020380:	50ca      	str	r2, [r1, r3]
 8020382:	b10a      	cbz	r2, 8020388 <__lshift+0xa4>
 8020384:	f108 0602 	add.w	r6, r8, #2
 8020388:	3e01      	subs	r6, #1
 802038a:	4638      	mov	r0, r7
 802038c:	612e      	str	r6, [r5, #16]
 802038e:	4621      	mov	r1, r4
 8020390:	f7ff fde2 	bl	801ff58 <_Bfree>
 8020394:	4628      	mov	r0, r5
 8020396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802039a:	f842 0f04 	str.w	r0, [r2, #4]!
 802039e:	3301      	adds	r3, #1
 80203a0:	e7c5      	b.n	802032e <__lshift+0x4a>
 80203a2:	3904      	subs	r1, #4
 80203a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80203a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80203ac:	459c      	cmp	ip, r3
 80203ae:	d8f9      	bhi.n	80203a4 <__lshift+0xc0>
 80203b0:	e7ea      	b.n	8020388 <__lshift+0xa4>
 80203b2:	bf00      	nop
 80203b4:	08021718 	.word	0x08021718
 80203b8:	08021729 	.word	0x08021729

080203bc <__mcmp>:
 80203bc:	690a      	ldr	r2, [r1, #16]
 80203be:	4603      	mov	r3, r0
 80203c0:	6900      	ldr	r0, [r0, #16]
 80203c2:	1a80      	subs	r0, r0, r2
 80203c4:	b530      	push	{r4, r5, lr}
 80203c6:	d10e      	bne.n	80203e6 <__mcmp+0x2a>
 80203c8:	3314      	adds	r3, #20
 80203ca:	3114      	adds	r1, #20
 80203cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80203d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80203d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80203d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80203dc:	4295      	cmp	r5, r2
 80203de:	d003      	beq.n	80203e8 <__mcmp+0x2c>
 80203e0:	d205      	bcs.n	80203ee <__mcmp+0x32>
 80203e2:	f04f 30ff 	mov.w	r0, #4294967295
 80203e6:	bd30      	pop	{r4, r5, pc}
 80203e8:	42a3      	cmp	r3, r4
 80203ea:	d3f3      	bcc.n	80203d4 <__mcmp+0x18>
 80203ec:	e7fb      	b.n	80203e6 <__mcmp+0x2a>
 80203ee:	2001      	movs	r0, #1
 80203f0:	e7f9      	b.n	80203e6 <__mcmp+0x2a>
	...

080203f4 <__mdiff>:
 80203f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203f8:	4689      	mov	r9, r1
 80203fa:	4606      	mov	r6, r0
 80203fc:	4611      	mov	r1, r2
 80203fe:	4648      	mov	r0, r9
 8020400:	4614      	mov	r4, r2
 8020402:	f7ff ffdb 	bl	80203bc <__mcmp>
 8020406:	1e05      	subs	r5, r0, #0
 8020408:	d112      	bne.n	8020430 <__mdiff+0x3c>
 802040a:	4629      	mov	r1, r5
 802040c:	4630      	mov	r0, r6
 802040e:	f7ff fd63 	bl	801fed8 <_Balloc>
 8020412:	4602      	mov	r2, r0
 8020414:	b928      	cbnz	r0, 8020422 <__mdiff+0x2e>
 8020416:	4b3f      	ldr	r3, [pc, #252]	@ (8020514 <__mdiff+0x120>)
 8020418:	f240 2137 	movw	r1, #567	@ 0x237
 802041c:	483e      	ldr	r0, [pc, #248]	@ (8020518 <__mdiff+0x124>)
 802041e:	f000 fb77 	bl	8020b10 <__assert_func>
 8020422:	2301      	movs	r3, #1
 8020424:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020428:	4610      	mov	r0, r2
 802042a:	b003      	add	sp, #12
 802042c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020430:	bfbc      	itt	lt
 8020432:	464b      	movlt	r3, r9
 8020434:	46a1      	movlt	r9, r4
 8020436:	4630      	mov	r0, r6
 8020438:	f8d9 1004 	ldr.w	r1, [r9, #4]
 802043c:	bfba      	itte	lt
 802043e:	461c      	movlt	r4, r3
 8020440:	2501      	movlt	r5, #1
 8020442:	2500      	movge	r5, #0
 8020444:	f7ff fd48 	bl	801fed8 <_Balloc>
 8020448:	4602      	mov	r2, r0
 802044a:	b918      	cbnz	r0, 8020454 <__mdiff+0x60>
 802044c:	4b31      	ldr	r3, [pc, #196]	@ (8020514 <__mdiff+0x120>)
 802044e:	f240 2145 	movw	r1, #581	@ 0x245
 8020452:	e7e3      	b.n	802041c <__mdiff+0x28>
 8020454:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020458:	6926      	ldr	r6, [r4, #16]
 802045a:	60c5      	str	r5, [r0, #12]
 802045c:	f109 0310 	add.w	r3, r9, #16
 8020460:	f109 0514 	add.w	r5, r9, #20
 8020464:	f104 0e14 	add.w	lr, r4, #20
 8020468:	f100 0b14 	add.w	fp, r0, #20
 802046c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020470:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020474:	9301      	str	r3, [sp, #4]
 8020476:	46d9      	mov	r9, fp
 8020478:	f04f 0c00 	mov.w	ip, #0
 802047c:	9b01      	ldr	r3, [sp, #4]
 802047e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020482:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020486:	9301      	str	r3, [sp, #4]
 8020488:	fa1f f38a 	uxth.w	r3, sl
 802048c:	4619      	mov	r1, r3
 802048e:	b283      	uxth	r3, r0
 8020490:	1acb      	subs	r3, r1, r3
 8020492:	0c00      	lsrs	r0, r0, #16
 8020494:	4463      	add	r3, ip
 8020496:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 802049a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 802049e:	b29b      	uxth	r3, r3
 80204a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80204a4:	4576      	cmp	r6, lr
 80204a6:	f849 3b04 	str.w	r3, [r9], #4
 80204aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80204ae:	d8e5      	bhi.n	802047c <__mdiff+0x88>
 80204b0:	1b33      	subs	r3, r6, r4
 80204b2:	3b15      	subs	r3, #21
 80204b4:	f023 0303 	bic.w	r3, r3, #3
 80204b8:	3415      	adds	r4, #21
 80204ba:	3304      	adds	r3, #4
 80204bc:	42a6      	cmp	r6, r4
 80204be:	bf38      	it	cc
 80204c0:	2304      	movcc	r3, #4
 80204c2:	441d      	add	r5, r3
 80204c4:	445b      	add	r3, fp
 80204c6:	461e      	mov	r6, r3
 80204c8:	462c      	mov	r4, r5
 80204ca:	4544      	cmp	r4, r8
 80204cc:	d30e      	bcc.n	80204ec <__mdiff+0xf8>
 80204ce:	f108 0103 	add.w	r1, r8, #3
 80204d2:	1b49      	subs	r1, r1, r5
 80204d4:	f021 0103 	bic.w	r1, r1, #3
 80204d8:	3d03      	subs	r5, #3
 80204da:	45a8      	cmp	r8, r5
 80204dc:	bf38      	it	cc
 80204de:	2100      	movcc	r1, #0
 80204e0:	440b      	add	r3, r1
 80204e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80204e6:	b191      	cbz	r1, 802050e <__mdiff+0x11a>
 80204e8:	6117      	str	r7, [r2, #16]
 80204ea:	e79d      	b.n	8020428 <__mdiff+0x34>
 80204ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80204f0:	46e6      	mov	lr, ip
 80204f2:	0c08      	lsrs	r0, r1, #16
 80204f4:	fa1c fc81 	uxtah	ip, ip, r1
 80204f8:	4471      	add	r1, lr
 80204fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80204fe:	b289      	uxth	r1, r1
 8020500:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020504:	f846 1b04 	str.w	r1, [r6], #4
 8020508:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802050c:	e7dd      	b.n	80204ca <__mdiff+0xd6>
 802050e:	3f01      	subs	r7, #1
 8020510:	e7e7      	b.n	80204e2 <__mdiff+0xee>
 8020512:	bf00      	nop
 8020514:	08021718 	.word	0x08021718
 8020518:	08021729 	.word	0x08021729

0802051c <__d2b>:
 802051c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020520:	460f      	mov	r7, r1
 8020522:	2101      	movs	r1, #1
 8020524:	ec59 8b10 	vmov	r8, r9, d0
 8020528:	4616      	mov	r6, r2
 802052a:	f7ff fcd5 	bl	801fed8 <_Balloc>
 802052e:	4604      	mov	r4, r0
 8020530:	b930      	cbnz	r0, 8020540 <__d2b+0x24>
 8020532:	4602      	mov	r2, r0
 8020534:	4b23      	ldr	r3, [pc, #140]	@ (80205c4 <__d2b+0xa8>)
 8020536:	4824      	ldr	r0, [pc, #144]	@ (80205c8 <__d2b+0xac>)
 8020538:	f240 310f 	movw	r1, #783	@ 0x30f
 802053c:	f000 fae8 	bl	8020b10 <__assert_func>
 8020540:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020544:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020548:	b10d      	cbz	r5, 802054e <__d2b+0x32>
 802054a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802054e:	9301      	str	r3, [sp, #4]
 8020550:	f1b8 0300 	subs.w	r3, r8, #0
 8020554:	d023      	beq.n	802059e <__d2b+0x82>
 8020556:	4668      	mov	r0, sp
 8020558:	9300      	str	r3, [sp, #0]
 802055a:	f7ff fd84 	bl	8020066 <__lo0bits>
 802055e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020562:	b1d0      	cbz	r0, 802059a <__d2b+0x7e>
 8020564:	f1c0 0320 	rsb	r3, r0, #32
 8020568:	fa02 f303 	lsl.w	r3, r2, r3
 802056c:	430b      	orrs	r3, r1
 802056e:	40c2      	lsrs	r2, r0
 8020570:	6163      	str	r3, [r4, #20]
 8020572:	9201      	str	r2, [sp, #4]
 8020574:	9b01      	ldr	r3, [sp, #4]
 8020576:	61a3      	str	r3, [r4, #24]
 8020578:	2b00      	cmp	r3, #0
 802057a:	bf0c      	ite	eq
 802057c:	2201      	moveq	r2, #1
 802057e:	2202      	movne	r2, #2
 8020580:	6122      	str	r2, [r4, #16]
 8020582:	b1a5      	cbz	r5, 80205ae <__d2b+0x92>
 8020584:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020588:	4405      	add	r5, r0
 802058a:	603d      	str	r5, [r7, #0]
 802058c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020590:	6030      	str	r0, [r6, #0]
 8020592:	4620      	mov	r0, r4
 8020594:	b003      	add	sp, #12
 8020596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802059a:	6161      	str	r1, [r4, #20]
 802059c:	e7ea      	b.n	8020574 <__d2b+0x58>
 802059e:	a801      	add	r0, sp, #4
 80205a0:	f7ff fd61 	bl	8020066 <__lo0bits>
 80205a4:	9b01      	ldr	r3, [sp, #4]
 80205a6:	6163      	str	r3, [r4, #20]
 80205a8:	3020      	adds	r0, #32
 80205aa:	2201      	movs	r2, #1
 80205ac:	e7e8      	b.n	8020580 <__d2b+0x64>
 80205ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80205b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80205b6:	6038      	str	r0, [r7, #0]
 80205b8:	6918      	ldr	r0, [r3, #16]
 80205ba:	f7ff fd35 	bl	8020028 <__hi0bits>
 80205be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80205c2:	e7e5      	b.n	8020590 <__d2b+0x74>
 80205c4:	08021718 	.word	0x08021718
 80205c8:	08021729 	.word	0x08021729

080205cc <__ssputs_r>:
 80205cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80205d0:	688e      	ldr	r6, [r1, #8]
 80205d2:	461f      	mov	r7, r3
 80205d4:	42be      	cmp	r6, r7
 80205d6:	680b      	ldr	r3, [r1, #0]
 80205d8:	4682      	mov	sl, r0
 80205da:	460c      	mov	r4, r1
 80205dc:	4690      	mov	r8, r2
 80205de:	d82d      	bhi.n	802063c <__ssputs_r+0x70>
 80205e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80205e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80205e8:	d026      	beq.n	8020638 <__ssputs_r+0x6c>
 80205ea:	6965      	ldr	r5, [r4, #20]
 80205ec:	6909      	ldr	r1, [r1, #16]
 80205ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80205f2:	eba3 0901 	sub.w	r9, r3, r1
 80205f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80205fa:	1c7b      	adds	r3, r7, #1
 80205fc:	444b      	add	r3, r9
 80205fe:	106d      	asrs	r5, r5, #1
 8020600:	429d      	cmp	r5, r3
 8020602:	bf38      	it	cc
 8020604:	461d      	movcc	r5, r3
 8020606:	0553      	lsls	r3, r2, #21
 8020608:	d527      	bpl.n	802065a <__ssputs_r+0x8e>
 802060a:	4629      	mov	r1, r5
 802060c:	f7fd fe90 	bl	801e330 <_malloc_r>
 8020610:	4606      	mov	r6, r0
 8020612:	b360      	cbz	r0, 802066e <__ssputs_r+0xa2>
 8020614:	6921      	ldr	r1, [r4, #16]
 8020616:	464a      	mov	r2, r9
 8020618:	f7fe fe1d 	bl	801f256 <memcpy>
 802061c:	89a3      	ldrh	r3, [r4, #12]
 802061e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8020622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020626:	81a3      	strh	r3, [r4, #12]
 8020628:	6126      	str	r6, [r4, #16]
 802062a:	6165      	str	r5, [r4, #20]
 802062c:	444e      	add	r6, r9
 802062e:	eba5 0509 	sub.w	r5, r5, r9
 8020632:	6026      	str	r6, [r4, #0]
 8020634:	60a5      	str	r5, [r4, #8]
 8020636:	463e      	mov	r6, r7
 8020638:	42be      	cmp	r6, r7
 802063a:	d900      	bls.n	802063e <__ssputs_r+0x72>
 802063c:	463e      	mov	r6, r7
 802063e:	6820      	ldr	r0, [r4, #0]
 8020640:	4632      	mov	r2, r6
 8020642:	4641      	mov	r1, r8
 8020644:	f000 fa28 	bl	8020a98 <memmove>
 8020648:	68a3      	ldr	r3, [r4, #8]
 802064a:	1b9b      	subs	r3, r3, r6
 802064c:	60a3      	str	r3, [r4, #8]
 802064e:	6823      	ldr	r3, [r4, #0]
 8020650:	4433      	add	r3, r6
 8020652:	6023      	str	r3, [r4, #0]
 8020654:	2000      	movs	r0, #0
 8020656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802065a:	462a      	mov	r2, r5
 802065c:	f000 fa9c 	bl	8020b98 <_realloc_r>
 8020660:	4606      	mov	r6, r0
 8020662:	2800      	cmp	r0, #0
 8020664:	d1e0      	bne.n	8020628 <__ssputs_r+0x5c>
 8020666:	6921      	ldr	r1, [r4, #16]
 8020668:	4650      	mov	r0, sl
 802066a:	f7ff fbeb 	bl	801fe44 <_free_r>
 802066e:	230c      	movs	r3, #12
 8020670:	f8ca 3000 	str.w	r3, [sl]
 8020674:	89a3      	ldrh	r3, [r4, #12]
 8020676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802067a:	81a3      	strh	r3, [r4, #12]
 802067c:	f04f 30ff 	mov.w	r0, #4294967295
 8020680:	e7e9      	b.n	8020656 <__ssputs_r+0x8a>
	...

08020684 <_svfiprintf_r>:
 8020684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020688:	4698      	mov	r8, r3
 802068a:	898b      	ldrh	r3, [r1, #12]
 802068c:	061b      	lsls	r3, r3, #24
 802068e:	b09d      	sub	sp, #116	@ 0x74
 8020690:	4607      	mov	r7, r0
 8020692:	460d      	mov	r5, r1
 8020694:	4614      	mov	r4, r2
 8020696:	d510      	bpl.n	80206ba <_svfiprintf_r+0x36>
 8020698:	690b      	ldr	r3, [r1, #16]
 802069a:	b973      	cbnz	r3, 80206ba <_svfiprintf_r+0x36>
 802069c:	2140      	movs	r1, #64	@ 0x40
 802069e:	f7fd fe47 	bl	801e330 <_malloc_r>
 80206a2:	6028      	str	r0, [r5, #0]
 80206a4:	6128      	str	r0, [r5, #16]
 80206a6:	b930      	cbnz	r0, 80206b6 <_svfiprintf_r+0x32>
 80206a8:	230c      	movs	r3, #12
 80206aa:	603b      	str	r3, [r7, #0]
 80206ac:	f04f 30ff 	mov.w	r0, #4294967295
 80206b0:	b01d      	add	sp, #116	@ 0x74
 80206b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80206b6:	2340      	movs	r3, #64	@ 0x40
 80206b8:	616b      	str	r3, [r5, #20]
 80206ba:	2300      	movs	r3, #0
 80206bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80206be:	2320      	movs	r3, #32
 80206c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80206c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80206c8:	2330      	movs	r3, #48	@ 0x30
 80206ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8020868 <_svfiprintf_r+0x1e4>
 80206ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80206d2:	f04f 0901 	mov.w	r9, #1
 80206d6:	4623      	mov	r3, r4
 80206d8:	469a      	mov	sl, r3
 80206da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80206de:	b10a      	cbz	r2, 80206e4 <_svfiprintf_r+0x60>
 80206e0:	2a25      	cmp	r2, #37	@ 0x25
 80206e2:	d1f9      	bne.n	80206d8 <_svfiprintf_r+0x54>
 80206e4:	ebba 0b04 	subs.w	fp, sl, r4
 80206e8:	d00b      	beq.n	8020702 <_svfiprintf_r+0x7e>
 80206ea:	465b      	mov	r3, fp
 80206ec:	4622      	mov	r2, r4
 80206ee:	4629      	mov	r1, r5
 80206f0:	4638      	mov	r0, r7
 80206f2:	f7ff ff6b 	bl	80205cc <__ssputs_r>
 80206f6:	3001      	adds	r0, #1
 80206f8:	f000 80a7 	beq.w	802084a <_svfiprintf_r+0x1c6>
 80206fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80206fe:	445a      	add	r2, fp
 8020700:	9209      	str	r2, [sp, #36]	@ 0x24
 8020702:	f89a 3000 	ldrb.w	r3, [sl]
 8020706:	2b00      	cmp	r3, #0
 8020708:	f000 809f 	beq.w	802084a <_svfiprintf_r+0x1c6>
 802070c:	2300      	movs	r3, #0
 802070e:	f04f 32ff 	mov.w	r2, #4294967295
 8020712:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020716:	f10a 0a01 	add.w	sl, sl, #1
 802071a:	9304      	str	r3, [sp, #16]
 802071c:	9307      	str	r3, [sp, #28]
 802071e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020722:	931a      	str	r3, [sp, #104]	@ 0x68
 8020724:	4654      	mov	r4, sl
 8020726:	2205      	movs	r2, #5
 8020728:	f814 1b01 	ldrb.w	r1, [r4], #1
 802072c:	484e      	ldr	r0, [pc, #312]	@ (8020868 <_svfiprintf_r+0x1e4>)
 802072e:	f7df fdd7 	bl	80002e0 <memchr>
 8020732:	9a04      	ldr	r2, [sp, #16]
 8020734:	b9d8      	cbnz	r0, 802076e <_svfiprintf_r+0xea>
 8020736:	06d0      	lsls	r0, r2, #27
 8020738:	bf44      	itt	mi
 802073a:	2320      	movmi	r3, #32
 802073c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020740:	0711      	lsls	r1, r2, #28
 8020742:	bf44      	itt	mi
 8020744:	232b      	movmi	r3, #43	@ 0x2b
 8020746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802074a:	f89a 3000 	ldrb.w	r3, [sl]
 802074e:	2b2a      	cmp	r3, #42	@ 0x2a
 8020750:	d015      	beq.n	802077e <_svfiprintf_r+0xfa>
 8020752:	9a07      	ldr	r2, [sp, #28]
 8020754:	4654      	mov	r4, sl
 8020756:	2000      	movs	r0, #0
 8020758:	f04f 0c0a 	mov.w	ip, #10
 802075c:	4621      	mov	r1, r4
 802075e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020762:	3b30      	subs	r3, #48	@ 0x30
 8020764:	2b09      	cmp	r3, #9
 8020766:	d94b      	bls.n	8020800 <_svfiprintf_r+0x17c>
 8020768:	b1b0      	cbz	r0, 8020798 <_svfiprintf_r+0x114>
 802076a:	9207      	str	r2, [sp, #28]
 802076c:	e014      	b.n	8020798 <_svfiprintf_r+0x114>
 802076e:	eba0 0308 	sub.w	r3, r0, r8
 8020772:	fa09 f303 	lsl.w	r3, r9, r3
 8020776:	4313      	orrs	r3, r2
 8020778:	9304      	str	r3, [sp, #16]
 802077a:	46a2      	mov	sl, r4
 802077c:	e7d2      	b.n	8020724 <_svfiprintf_r+0xa0>
 802077e:	9b03      	ldr	r3, [sp, #12]
 8020780:	1d19      	adds	r1, r3, #4
 8020782:	681b      	ldr	r3, [r3, #0]
 8020784:	9103      	str	r1, [sp, #12]
 8020786:	2b00      	cmp	r3, #0
 8020788:	bfbb      	ittet	lt
 802078a:	425b      	neglt	r3, r3
 802078c:	f042 0202 	orrlt.w	r2, r2, #2
 8020790:	9307      	strge	r3, [sp, #28]
 8020792:	9307      	strlt	r3, [sp, #28]
 8020794:	bfb8      	it	lt
 8020796:	9204      	strlt	r2, [sp, #16]
 8020798:	7823      	ldrb	r3, [r4, #0]
 802079a:	2b2e      	cmp	r3, #46	@ 0x2e
 802079c:	d10a      	bne.n	80207b4 <_svfiprintf_r+0x130>
 802079e:	7863      	ldrb	r3, [r4, #1]
 80207a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80207a2:	d132      	bne.n	802080a <_svfiprintf_r+0x186>
 80207a4:	9b03      	ldr	r3, [sp, #12]
 80207a6:	1d1a      	adds	r2, r3, #4
 80207a8:	681b      	ldr	r3, [r3, #0]
 80207aa:	9203      	str	r2, [sp, #12]
 80207ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80207b0:	3402      	adds	r4, #2
 80207b2:	9305      	str	r3, [sp, #20]
 80207b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8020878 <_svfiprintf_r+0x1f4>
 80207b8:	7821      	ldrb	r1, [r4, #0]
 80207ba:	2203      	movs	r2, #3
 80207bc:	4650      	mov	r0, sl
 80207be:	f7df fd8f 	bl	80002e0 <memchr>
 80207c2:	b138      	cbz	r0, 80207d4 <_svfiprintf_r+0x150>
 80207c4:	9b04      	ldr	r3, [sp, #16]
 80207c6:	eba0 000a 	sub.w	r0, r0, sl
 80207ca:	2240      	movs	r2, #64	@ 0x40
 80207cc:	4082      	lsls	r2, r0
 80207ce:	4313      	orrs	r3, r2
 80207d0:	3401      	adds	r4, #1
 80207d2:	9304      	str	r3, [sp, #16]
 80207d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80207d8:	4824      	ldr	r0, [pc, #144]	@ (802086c <_svfiprintf_r+0x1e8>)
 80207da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80207de:	2206      	movs	r2, #6
 80207e0:	f7df fd7e 	bl	80002e0 <memchr>
 80207e4:	2800      	cmp	r0, #0
 80207e6:	d036      	beq.n	8020856 <_svfiprintf_r+0x1d2>
 80207e8:	4b21      	ldr	r3, [pc, #132]	@ (8020870 <_svfiprintf_r+0x1ec>)
 80207ea:	bb1b      	cbnz	r3, 8020834 <_svfiprintf_r+0x1b0>
 80207ec:	9b03      	ldr	r3, [sp, #12]
 80207ee:	3307      	adds	r3, #7
 80207f0:	f023 0307 	bic.w	r3, r3, #7
 80207f4:	3308      	adds	r3, #8
 80207f6:	9303      	str	r3, [sp, #12]
 80207f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80207fa:	4433      	add	r3, r6
 80207fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80207fe:	e76a      	b.n	80206d6 <_svfiprintf_r+0x52>
 8020800:	fb0c 3202 	mla	r2, ip, r2, r3
 8020804:	460c      	mov	r4, r1
 8020806:	2001      	movs	r0, #1
 8020808:	e7a8      	b.n	802075c <_svfiprintf_r+0xd8>
 802080a:	2300      	movs	r3, #0
 802080c:	3401      	adds	r4, #1
 802080e:	9305      	str	r3, [sp, #20]
 8020810:	4619      	mov	r1, r3
 8020812:	f04f 0c0a 	mov.w	ip, #10
 8020816:	4620      	mov	r0, r4
 8020818:	f810 2b01 	ldrb.w	r2, [r0], #1
 802081c:	3a30      	subs	r2, #48	@ 0x30
 802081e:	2a09      	cmp	r2, #9
 8020820:	d903      	bls.n	802082a <_svfiprintf_r+0x1a6>
 8020822:	2b00      	cmp	r3, #0
 8020824:	d0c6      	beq.n	80207b4 <_svfiprintf_r+0x130>
 8020826:	9105      	str	r1, [sp, #20]
 8020828:	e7c4      	b.n	80207b4 <_svfiprintf_r+0x130>
 802082a:	fb0c 2101 	mla	r1, ip, r1, r2
 802082e:	4604      	mov	r4, r0
 8020830:	2301      	movs	r3, #1
 8020832:	e7f0      	b.n	8020816 <_svfiprintf_r+0x192>
 8020834:	ab03      	add	r3, sp, #12
 8020836:	9300      	str	r3, [sp, #0]
 8020838:	462a      	mov	r2, r5
 802083a:	4b0e      	ldr	r3, [pc, #56]	@ (8020874 <_svfiprintf_r+0x1f0>)
 802083c:	a904      	add	r1, sp, #16
 802083e:	4638      	mov	r0, r7
 8020840:	f7fd fe92 	bl	801e568 <_printf_float>
 8020844:	1c42      	adds	r2, r0, #1
 8020846:	4606      	mov	r6, r0
 8020848:	d1d6      	bne.n	80207f8 <_svfiprintf_r+0x174>
 802084a:	89ab      	ldrh	r3, [r5, #12]
 802084c:	065b      	lsls	r3, r3, #25
 802084e:	f53f af2d 	bmi.w	80206ac <_svfiprintf_r+0x28>
 8020852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020854:	e72c      	b.n	80206b0 <_svfiprintf_r+0x2c>
 8020856:	ab03      	add	r3, sp, #12
 8020858:	9300      	str	r3, [sp, #0]
 802085a:	462a      	mov	r2, r5
 802085c:	4b05      	ldr	r3, [pc, #20]	@ (8020874 <_svfiprintf_r+0x1f0>)
 802085e:	a904      	add	r1, sp, #16
 8020860:	4638      	mov	r0, r7
 8020862:	f7fe f909 	bl	801ea78 <_printf_i>
 8020866:	e7ed      	b.n	8020844 <_svfiprintf_r+0x1c0>
 8020868:	08021782 	.word	0x08021782
 802086c:	0802178c 	.word	0x0802178c
 8020870:	0801e569 	.word	0x0801e569
 8020874:	080205cd 	.word	0x080205cd
 8020878:	08021788 	.word	0x08021788

0802087c <__sflush_r>:
 802087c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020884:	0716      	lsls	r6, r2, #28
 8020886:	4605      	mov	r5, r0
 8020888:	460c      	mov	r4, r1
 802088a:	d454      	bmi.n	8020936 <__sflush_r+0xba>
 802088c:	684b      	ldr	r3, [r1, #4]
 802088e:	2b00      	cmp	r3, #0
 8020890:	dc02      	bgt.n	8020898 <__sflush_r+0x1c>
 8020892:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8020894:	2b00      	cmp	r3, #0
 8020896:	dd48      	ble.n	802092a <__sflush_r+0xae>
 8020898:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802089a:	2e00      	cmp	r6, #0
 802089c:	d045      	beq.n	802092a <__sflush_r+0xae>
 802089e:	2300      	movs	r3, #0
 80208a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80208a4:	682f      	ldr	r7, [r5, #0]
 80208a6:	6a21      	ldr	r1, [r4, #32]
 80208a8:	602b      	str	r3, [r5, #0]
 80208aa:	d030      	beq.n	802090e <__sflush_r+0x92>
 80208ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80208ae:	89a3      	ldrh	r3, [r4, #12]
 80208b0:	0759      	lsls	r1, r3, #29
 80208b2:	d505      	bpl.n	80208c0 <__sflush_r+0x44>
 80208b4:	6863      	ldr	r3, [r4, #4]
 80208b6:	1ad2      	subs	r2, r2, r3
 80208b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80208ba:	b10b      	cbz	r3, 80208c0 <__sflush_r+0x44>
 80208bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80208be:	1ad2      	subs	r2, r2, r3
 80208c0:	2300      	movs	r3, #0
 80208c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80208c4:	6a21      	ldr	r1, [r4, #32]
 80208c6:	4628      	mov	r0, r5
 80208c8:	47b0      	blx	r6
 80208ca:	1c43      	adds	r3, r0, #1
 80208cc:	89a3      	ldrh	r3, [r4, #12]
 80208ce:	d106      	bne.n	80208de <__sflush_r+0x62>
 80208d0:	6829      	ldr	r1, [r5, #0]
 80208d2:	291d      	cmp	r1, #29
 80208d4:	d82b      	bhi.n	802092e <__sflush_r+0xb2>
 80208d6:	4a2a      	ldr	r2, [pc, #168]	@ (8020980 <__sflush_r+0x104>)
 80208d8:	40ca      	lsrs	r2, r1
 80208da:	07d6      	lsls	r6, r2, #31
 80208dc:	d527      	bpl.n	802092e <__sflush_r+0xb2>
 80208de:	2200      	movs	r2, #0
 80208e0:	6062      	str	r2, [r4, #4]
 80208e2:	04d9      	lsls	r1, r3, #19
 80208e4:	6922      	ldr	r2, [r4, #16]
 80208e6:	6022      	str	r2, [r4, #0]
 80208e8:	d504      	bpl.n	80208f4 <__sflush_r+0x78>
 80208ea:	1c42      	adds	r2, r0, #1
 80208ec:	d101      	bne.n	80208f2 <__sflush_r+0x76>
 80208ee:	682b      	ldr	r3, [r5, #0]
 80208f0:	b903      	cbnz	r3, 80208f4 <__sflush_r+0x78>
 80208f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80208f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80208f6:	602f      	str	r7, [r5, #0]
 80208f8:	b1b9      	cbz	r1, 802092a <__sflush_r+0xae>
 80208fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80208fe:	4299      	cmp	r1, r3
 8020900:	d002      	beq.n	8020908 <__sflush_r+0x8c>
 8020902:	4628      	mov	r0, r5
 8020904:	f7ff fa9e 	bl	801fe44 <_free_r>
 8020908:	2300      	movs	r3, #0
 802090a:	6363      	str	r3, [r4, #52]	@ 0x34
 802090c:	e00d      	b.n	802092a <__sflush_r+0xae>
 802090e:	2301      	movs	r3, #1
 8020910:	4628      	mov	r0, r5
 8020912:	47b0      	blx	r6
 8020914:	4602      	mov	r2, r0
 8020916:	1c50      	adds	r0, r2, #1
 8020918:	d1c9      	bne.n	80208ae <__sflush_r+0x32>
 802091a:	682b      	ldr	r3, [r5, #0]
 802091c:	2b00      	cmp	r3, #0
 802091e:	d0c6      	beq.n	80208ae <__sflush_r+0x32>
 8020920:	2b1d      	cmp	r3, #29
 8020922:	d001      	beq.n	8020928 <__sflush_r+0xac>
 8020924:	2b16      	cmp	r3, #22
 8020926:	d11e      	bne.n	8020966 <__sflush_r+0xea>
 8020928:	602f      	str	r7, [r5, #0]
 802092a:	2000      	movs	r0, #0
 802092c:	e022      	b.n	8020974 <__sflush_r+0xf8>
 802092e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020932:	b21b      	sxth	r3, r3
 8020934:	e01b      	b.n	802096e <__sflush_r+0xf2>
 8020936:	690f      	ldr	r7, [r1, #16]
 8020938:	2f00      	cmp	r7, #0
 802093a:	d0f6      	beq.n	802092a <__sflush_r+0xae>
 802093c:	0793      	lsls	r3, r2, #30
 802093e:	680e      	ldr	r6, [r1, #0]
 8020940:	bf08      	it	eq
 8020942:	694b      	ldreq	r3, [r1, #20]
 8020944:	600f      	str	r7, [r1, #0]
 8020946:	bf18      	it	ne
 8020948:	2300      	movne	r3, #0
 802094a:	eba6 0807 	sub.w	r8, r6, r7
 802094e:	608b      	str	r3, [r1, #8]
 8020950:	f1b8 0f00 	cmp.w	r8, #0
 8020954:	dde9      	ble.n	802092a <__sflush_r+0xae>
 8020956:	6a21      	ldr	r1, [r4, #32]
 8020958:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802095a:	4643      	mov	r3, r8
 802095c:	463a      	mov	r2, r7
 802095e:	4628      	mov	r0, r5
 8020960:	47b0      	blx	r6
 8020962:	2800      	cmp	r0, #0
 8020964:	dc08      	bgt.n	8020978 <__sflush_r+0xfc>
 8020966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802096a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802096e:	81a3      	strh	r3, [r4, #12]
 8020970:	f04f 30ff 	mov.w	r0, #4294967295
 8020974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020978:	4407      	add	r7, r0
 802097a:	eba8 0800 	sub.w	r8, r8, r0
 802097e:	e7e7      	b.n	8020950 <__sflush_r+0xd4>
 8020980:	20400001 	.word	0x20400001

08020984 <_fflush_r>:
 8020984:	b538      	push	{r3, r4, r5, lr}
 8020986:	690b      	ldr	r3, [r1, #16]
 8020988:	4605      	mov	r5, r0
 802098a:	460c      	mov	r4, r1
 802098c:	b913      	cbnz	r3, 8020994 <_fflush_r+0x10>
 802098e:	2500      	movs	r5, #0
 8020990:	4628      	mov	r0, r5
 8020992:	bd38      	pop	{r3, r4, r5, pc}
 8020994:	b118      	cbz	r0, 802099e <_fflush_r+0x1a>
 8020996:	6a03      	ldr	r3, [r0, #32]
 8020998:	b90b      	cbnz	r3, 802099e <_fflush_r+0x1a>
 802099a:	f7fe fa17 	bl	801edcc <__sinit>
 802099e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80209a2:	2b00      	cmp	r3, #0
 80209a4:	d0f3      	beq.n	802098e <_fflush_r+0xa>
 80209a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80209a8:	07d0      	lsls	r0, r2, #31
 80209aa:	d404      	bmi.n	80209b6 <_fflush_r+0x32>
 80209ac:	0599      	lsls	r1, r3, #22
 80209ae:	d402      	bmi.n	80209b6 <_fflush_r+0x32>
 80209b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80209b2:	f7fe fc4e 	bl	801f252 <__retarget_lock_acquire_recursive>
 80209b6:	4628      	mov	r0, r5
 80209b8:	4621      	mov	r1, r4
 80209ba:	f7ff ff5f 	bl	802087c <__sflush_r>
 80209be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80209c0:	07da      	lsls	r2, r3, #31
 80209c2:	4605      	mov	r5, r0
 80209c4:	d4e4      	bmi.n	8020990 <_fflush_r+0xc>
 80209c6:	89a3      	ldrh	r3, [r4, #12]
 80209c8:	059b      	lsls	r3, r3, #22
 80209ca:	d4e1      	bmi.n	8020990 <_fflush_r+0xc>
 80209cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80209ce:	f7fe fc41 	bl	801f254 <__retarget_lock_release_recursive>
 80209d2:	e7dd      	b.n	8020990 <_fflush_r+0xc>

080209d4 <__swhatbuf_r>:
 80209d4:	b570      	push	{r4, r5, r6, lr}
 80209d6:	460c      	mov	r4, r1
 80209d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80209dc:	2900      	cmp	r1, #0
 80209de:	b096      	sub	sp, #88	@ 0x58
 80209e0:	4615      	mov	r5, r2
 80209e2:	461e      	mov	r6, r3
 80209e4:	da0d      	bge.n	8020a02 <__swhatbuf_r+0x2e>
 80209e6:	89a3      	ldrh	r3, [r4, #12]
 80209e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80209ec:	f04f 0100 	mov.w	r1, #0
 80209f0:	bf14      	ite	ne
 80209f2:	2340      	movne	r3, #64	@ 0x40
 80209f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80209f8:	2000      	movs	r0, #0
 80209fa:	6031      	str	r1, [r6, #0]
 80209fc:	602b      	str	r3, [r5, #0]
 80209fe:	b016      	add	sp, #88	@ 0x58
 8020a00:	bd70      	pop	{r4, r5, r6, pc}
 8020a02:	466a      	mov	r2, sp
 8020a04:	f000 f862 	bl	8020acc <_fstat_r>
 8020a08:	2800      	cmp	r0, #0
 8020a0a:	dbec      	blt.n	80209e6 <__swhatbuf_r+0x12>
 8020a0c:	9901      	ldr	r1, [sp, #4]
 8020a0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020a12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020a16:	4259      	negs	r1, r3
 8020a18:	4159      	adcs	r1, r3
 8020a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020a1e:	e7eb      	b.n	80209f8 <__swhatbuf_r+0x24>

08020a20 <__smakebuf_r>:
 8020a20:	898b      	ldrh	r3, [r1, #12]
 8020a22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020a24:	079d      	lsls	r5, r3, #30
 8020a26:	4606      	mov	r6, r0
 8020a28:	460c      	mov	r4, r1
 8020a2a:	d507      	bpl.n	8020a3c <__smakebuf_r+0x1c>
 8020a2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020a30:	6023      	str	r3, [r4, #0]
 8020a32:	6123      	str	r3, [r4, #16]
 8020a34:	2301      	movs	r3, #1
 8020a36:	6163      	str	r3, [r4, #20]
 8020a38:	b003      	add	sp, #12
 8020a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020a3c:	ab01      	add	r3, sp, #4
 8020a3e:	466a      	mov	r2, sp
 8020a40:	f7ff ffc8 	bl	80209d4 <__swhatbuf_r>
 8020a44:	9f00      	ldr	r7, [sp, #0]
 8020a46:	4605      	mov	r5, r0
 8020a48:	4639      	mov	r1, r7
 8020a4a:	4630      	mov	r0, r6
 8020a4c:	f7fd fc70 	bl	801e330 <_malloc_r>
 8020a50:	b948      	cbnz	r0, 8020a66 <__smakebuf_r+0x46>
 8020a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020a56:	059a      	lsls	r2, r3, #22
 8020a58:	d4ee      	bmi.n	8020a38 <__smakebuf_r+0x18>
 8020a5a:	f023 0303 	bic.w	r3, r3, #3
 8020a5e:	f043 0302 	orr.w	r3, r3, #2
 8020a62:	81a3      	strh	r3, [r4, #12]
 8020a64:	e7e2      	b.n	8020a2c <__smakebuf_r+0xc>
 8020a66:	89a3      	ldrh	r3, [r4, #12]
 8020a68:	6020      	str	r0, [r4, #0]
 8020a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020a6e:	81a3      	strh	r3, [r4, #12]
 8020a70:	9b01      	ldr	r3, [sp, #4]
 8020a72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020a76:	b15b      	cbz	r3, 8020a90 <__smakebuf_r+0x70>
 8020a78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020a7c:	4630      	mov	r0, r6
 8020a7e:	f000 f837 	bl	8020af0 <_isatty_r>
 8020a82:	b128      	cbz	r0, 8020a90 <__smakebuf_r+0x70>
 8020a84:	89a3      	ldrh	r3, [r4, #12]
 8020a86:	f023 0303 	bic.w	r3, r3, #3
 8020a8a:	f043 0301 	orr.w	r3, r3, #1
 8020a8e:	81a3      	strh	r3, [r4, #12]
 8020a90:	89a3      	ldrh	r3, [r4, #12]
 8020a92:	431d      	orrs	r5, r3
 8020a94:	81a5      	strh	r5, [r4, #12]
 8020a96:	e7cf      	b.n	8020a38 <__smakebuf_r+0x18>

08020a98 <memmove>:
 8020a98:	4288      	cmp	r0, r1
 8020a9a:	b510      	push	{r4, lr}
 8020a9c:	eb01 0402 	add.w	r4, r1, r2
 8020aa0:	d902      	bls.n	8020aa8 <memmove+0x10>
 8020aa2:	4284      	cmp	r4, r0
 8020aa4:	4623      	mov	r3, r4
 8020aa6:	d807      	bhi.n	8020ab8 <memmove+0x20>
 8020aa8:	1e43      	subs	r3, r0, #1
 8020aaa:	42a1      	cmp	r1, r4
 8020aac:	d008      	beq.n	8020ac0 <memmove+0x28>
 8020aae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020ab2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8020ab6:	e7f8      	b.n	8020aaa <memmove+0x12>
 8020ab8:	4402      	add	r2, r0
 8020aba:	4601      	mov	r1, r0
 8020abc:	428a      	cmp	r2, r1
 8020abe:	d100      	bne.n	8020ac2 <memmove+0x2a>
 8020ac0:	bd10      	pop	{r4, pc}
 8020ac2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020ac6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020aca:	e7f7      	b.n	8020abc <memmove+0x24>

08020acc <_fstat_r>:
 8020acc:	b538      	push	{r3, r4, r5, lr}
 8020ace:	4d07      	ldr	r5, [pc, #28]	@ (8020aec <_fstat_r+0x20>)
 8020ad0:	2300      	movs	r3, #0
 8020ad2:	4604      	mov	r4, r0
 8020ad4:	4608      	mov	r0, r1
 8020ad6:	4611      	mov	r1, r2
 8020ad8:	602b      	str	r3, [r5, #0]
 8020ada:	f7fc fc4b 	bl	801d374 <_fstat>
 8020ade:	1c43      	adds	r3, r0, #1
 8020ae0:	d102      	bne.n	8020ae8 <_fstat_r+0x1c>
 8020ae2:	682b      	ldr	r3, [r5, #0]
 8020ae4:	b103      	cbz	r3, 8020ae8 <_fstat_r+0x1c>
 8020ae6:	6023      	str	r3, [r4, #0]
 8020ae8:	bd38      	pop	{r3, r4, r5, pc}
 8020aea:	bf00      	nop
 8020aec:	24003604 	.word	0x24003604

08020af0 <_isatty_r>:
 8020af0:	b538      	push	{r3, r4, r5, lr}
 8020af2:	4d06      	ldr	r5, [pc, #24]	@ (8020b0c <_isatty_r+0x1c>)
 8020af4:	2300      	movs	r3, #0
 8020af6:	4604      	mov	r4, r0
 8020af8:	4608      	mov	r0, r1
 8020afa:	602b      	str	r3, [r5, #0]
 8020afc:	f7fc fc4a 	bl	801d394 <_isatty>
 8020b00:	1c43      	adds	r3, r0, #1
 8020b02:	d102      	bne.n	8020b0a <_isatty_r+0x1a>
 8020b04:	682b      	ldr	r3, [r5, #0]
 8020b06:	b103      	cbz	r3, 8020b0a <_isatty_r+0x1a>
 8020b08:	6023      	str	r3, [r4, #0]
 8020b0a:	bd38      	pop	{r3, r4, r5, pc}
 8020b0c:	24003604 	.word	0x24003604

08020b10 <__assert_func>:
 8020b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8020b12:	4614      	mov	r4, r2
 8020b14:	461a      	mov	r2, r3
 8020b16:	4b09      	ldr	r3, [pc, #36]	@ (8020b3c <__assert_func+0x2c>)
 8020b18:	681b      	ldr	r3, [r3, #0]
 8020b1a:	4605      	mov	r5, r0
 8020b1c:	68d8      	ldr	r0, [r3, #12]
 8020b1e:	b14c      	cbz	r4, 8020b34 <__assert_func+0x24>
 8020b20:	4b07      	ldr	r3, [pc, #28]	@ (8020b40 <__assert_func+0x30>)
 8020b22:	9100      	str	r1, [sp, #0]
 8020b24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020b28:	4906      	ldr	r1, [pc, #24]	@ (8020b44 <__assert_func+0x34>)
 8020b2a:	462b      	mov	r3, r5
 8020b2c:	f000 f870 	bl	8020c10 <fiprintf>
 8020b30:	f000 f880 	bl	8020c34 <abort>
 8020b34:	4b04      	ldr	r3, [pc, #16]	@ (8020b48 <__assert_func+0x38>)
 8020b36:	461c      	mov	r4, r3
 8020b38:	e7f3      	b.n	8020b22 <__assert_func+0x12>
 8020b3a:	bf00      	nop
 8020b3c:	24000048 	.word	0x24000048
 8020b40:	0802179d 	.word	0x0802179d
 8020b44:	080217aa 	.word	0x080217aa
 8020b48:	080217d8 	.word	0x080217d8

08020b4c <_calloc_r>:
 8020b4c:	b570      	push	{r4, r5, r6, lr}
 8020b4e:	fba1 5402 	umull	r5, r4, r1, r2
 8020b52:	b934      	cbnz	r4, 8020b62 <_calloc_r+0x16>
 8020b54:	4629      	mov	r1, r5
 8020b56:	f7fd fbeb 	bl	801e330 <_malloc_r>
 8020b5a:	4606      	mov	r6, r0
 8020b5c:	b928      	cbnz	r0, 8020b6a <_calloc_r+0x1e>
 8020b5e:	4630      	mov	r0, r6
 8020b60:	bd70      	pop	{r4, r5, r6, pc}
 8020b62:	220c      	movs	r2, #12
 8020b64:	6002      	str	r2, [r0, #0]
 8020b66:	2600      	movs	r6, #0
 8020b68:	e7f9      	b.n	8020b5e <_calloc_r+0x12>
 8020b6a:	462a      	mov	r2, r5
 8020b6c:	4621      	mov	r1, r4
 8020b6e:	f7fe facf 	bl	801f110 <memset>
 8020b72:	e7f4      	b.n	8020b5e <_calloc_r+0x12>

08020b74 <__ascii_mbtowc>:
 8020b74:	b082      	sub	sp, #8
 8020b76:	b901      	cbnz	r1, 8020b7a <__ascii_mbtowc+0x6>
 8020b78:	a901      	add	r1, sp, #4
 8020b7a:	b142      	cbz	r2, 8020b8e <__ascii_mbtowc+0x1a>
 8020b7c:	b14b      	cbz	r3, 8020b92 <__ascii_mbtowc+0x1e>
 8020b7e:	7813      	ldrb	r3, [r2, #0]
 8020b80:	600b      	str	r3, [r1, #0]
 8020b82:	7812      	ldrb	r2, [r2, #0]
 8020b84:	1e10      	subs	r0, r2, #0
 8020b86:	bf18      	it	ne
 8020b88:	2001      	movne	r0, #1
 8020b8a:	b002      	add	sp, #8
 8020b8c:	4770      	bx	lr
 8020b8e:	4610      	mov	r0, r2
 8020b90:	e7fb      	b.n	8020b8a <__ascii_mbtowc+0x16>
 8020b92:	f06f 0001 	mvn.w	r0, #1
 8020b96:	e7f8      	b.n	8020b8a <__ascii_mbtowc+0x16>

08020b98 <_realloc_r>:
 8020b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b9c:	4607      	mov	r7, r0
 8020b9e:	4614      	mov	r4, r2
 8020ba0:	460d      	mov	r5, r1
 8020ba2:	b921      	cbnz	r1, 8020bae <_realloc_r+0x16>
 8020ba4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020ba8:	4611      	mov	r1, r2
 8020baa:	f7fd bbc1 	b.w	801e330 <_malloc_r>
 8020bae:	b92a      	cbnz	r2, 8020bbc <_realloc_r+0x24>
 8020bb0:	f7ff f948 	bl	801fe44 <_free_r>
 8020bb4:	4625      	mov	r5, r4
 8020bb6:	4628      	mov	r0, r5
 8020bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020bbc:	f000 f841 	bl	8020c42 <_malloc_usable_size_r>
 8020bc0:	4284      	cmp	r4, r0
 8020bc2:	4606      	mov	r6, r0
 8020bc4:	d802      	bhi.n	8020bcc <_realloc_r+0x34>
 8020bc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020bca:	d8f4      	bhi.n	8020bb6 <_realloc_r+0x1e>
 8020bcc:	4621      	mov	r1, r4
 8020bce:	4638      	mov	r0, r7
 8020bd0:	f7fd fbae 	bl	801e330 <_malloc_r>
 8020bd4:	4680      	mov	r8, r0
 8020bd6:	b908      	cbnz	r0, 8020bdc <_realloc_r+0x44>
 8020bd8:	4645      	mov	r5, r8
 8020bda:	e7ec      	b.n	8020bb6 <_realloc_r+0x1e>
 8020bdc:	42b4      	cmp	r4, r6
 8020bde:	4622      	mov	r2, r4
 8020be0:	4629      	mov	r1, r5
 8020be2:	bf28      	it	cs
 8020be4:	4632      	movcs	r2, r6
 8020be6:	f7fe fb36 	bl	801f256 <memcpy>
 8020bea:	4629      	mov	r1, r5
 8020bec:	4638      	mov	r0, r7
 8020bee:	f7ff f929 	bl	801fe44 <_free_r>
 8020bf2:	e7f1      	b.n	8020bd8 <_realloc_r+0x40>

08020bf4 <__ascii_wctomb>:
 8020bf4:	4603      	mov	r3, r0
 8020bf6:	4608      	mov	r0, r1
 8020bf8:	b141      	cbz	r1, 8020c0c <__ascii_wctomb+0x18>
 8020bfa:	2aff      	cmp	r2, #255	@ 0xff
 8020bfc:	d904      	bls.n	8020c08 <__ascii_wctomb+0x14>
 8020bfe:	228a      	movs	r2, #138	@ 0x8a
 8020c00:	601a      	str	r2, [r3, #0]
 8020c02:	f04f 30ff 	mov.w	r0, #4294967295
 8020c06:	4770      	bx	lr
 8020c08:	700a      	strb	r2, [r1, #0]
 8020c0a:	2001      	movs	r0, #1
 8020c0c:	4770      	bx	lr
	...

08020c10 <fiprintf>:
 8020c10:	b40e      	push	{r1, r2, r3}
 8020c12:	b503      	push	{r0, r1, lr}
 8020c14:	4601      	mov	r1, r0
 8020c16:	ab03      	add	r3, sp, #12
 8020c18:	4805      	ldr	r0, [pc, #20]	@ (8020c30 <fiprintf+0x20>)
 8020c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8020c1e:	6800      	ldr	r0, [r0, #0]
 8020c20:	9301      	str	r3, [sp, #4]
 8020c22:	f000 f83f 	bl	8020ca4 <_vfiprintf_r>
 8020c26:	b002      	add	sp, #8
 8020c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8020c2c:	b003      	add	sp, #12
 8020c2e:	4770      	bx	lr
 8020c30:	24000048 	.word	0x24000048

08020c34 <abort>:
 8020c34:	b508      	push	{r3, lr}
 8020c36:	2006      	movs	r0, #6
 8020c38:	f000 f974 	bl	8020f24 <raise>
 8020c3c:	2001      	movs	r0, #1
 8020c3e:	f7fc fb49 	bl	801d2d4 <_exit>

08020c42 <_malloc_usable_size_r>:
 8020c42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020c46:	1f18      	subs	r0, r3, #4
 8020c48:	2b00      	cmp	r3, #0
 8020c4a:	bfbc      	itt	lt
 8020c4c:	580b      	ldrlt	r3, [r1, r0]
 8020c4e:	18c0      	addlt	r0, r0, r3
 8020c50:	4770      	bx	lr

08020c52 <__sfputc_r>:
 8020c52:	6893      	ldr	r3, [r2, #8]
 8020c54:	3b01      	subs	r3, #1
 8020c56:	2b00      	cmp	r3, #0
 8020c58:	b410      	push	{r4}
 8020c5a:	6093      	str	r3, [r2, #8]
 8020c5c:	da08      	bge.n	8020c70 <__sfputc_r+0x1e>
 8020c5e:	6994      	ldr	r4, [r2, #24]
 8020c60:	42a3      	cmp	r3, r4
 8020c62:	db01      	blt.n	8020c68 <__sfputc_r+0x16>
 8020c64:	290a      	cmp	r1, #10
 8020c66:	d103      	bne.n	8020c70 <__sfputc_r+0x1e>
 8020c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020c6c:	f7fe b9bb 	b.w	801efe6 <__swbuf_r>
 8020c70:	6813      	ldr	r3, [r2, #0]
 8020c72:	1c58      	adds	r0, r3, #1
 8020c74:	6010      	str	r0, [r2, #0]
 8020c76:	7019      	strb	r1, [r3, #0]
 8020c78:	4608      	mov	r0, r1
 8020c7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020c7e:	4770      	bx	lr

08020c80 <__sfputs_r>:
 8020c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c82:	4606      	mov	r6, r0
 8020c84:	460f      	mov	r7, r1
 8020c86:	4614      	mov	r4, r2
 8020c88:	18d5      	adds	r5, r2, r3
 8020c8a:	42ac      	cmp	r4, r5
 8020c8c:	d101      	bne.n	8020c92 <__sfputs_r+0x12>
 8020c8e:	2000      	movs	r0, #0
 8020c90:	e007      	b.n	8020ca2 <__sfputs_r+0x22>
 8020c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020c96:	463a      	mov	r2, r7
 8020c98:	4630      	mov	r0, r6
 8020c9a:	f7ff ffda 	bl	8020c52 <__sfputc_r>
 8020c9e:	1c43      	adds	r3, r0, #1
 8020ca0:	d1f3      	bne.n	8020c8a <__sfputs_r+0xa>
 8020ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08020ca4 <_vfiprintf_r>:
 8020ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ca8:	460d      	mov	r5, r1
 8020caa:	b09d      	sub	sp, #116	@ 0x74
 8020cac:	4614      	mov	r4, r2
 8020cae:	4698      	mov	r8, r3
 8020cb0:	4606      	mov	r6, r0
 8020cb2:	b118      	cbz	r0, 8020cbc <_vfiprintf_r+0x18>
 8020cb4:	6a03      	ldr	r3, [r0, #32]
 8020cb6:	b90b      	cbnz	r3, 8020cbc <_vfiprintf_r+0x18>
 8020cb8:	f7fe f888 	bl	801edcc <__sinit>
 8020cbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020cbe:	07d9      	lsls	r1, r3, #31
 8020cc0:	d405      	bmi.n	8020cce <_vfiprintf_r+0x2a>
 8020cc2:	89ab      	ldrh	r3, [r5, #12]
 8020cc4:	059a      	lsls	r2, r3, #22
 8020cc6:	d402      	bmi.n	8020cce <_vfiprintf_r+0x2a>
 8020cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020cca:	f7fe fac2 	bl	801f252 <__retarget_lock_acquire_recursive>
 8020cce:	89ab      	ldrh	r3, [r5, #12]
 8020cd0:	071b      	lsls	r3, r3, #28
 8020cd2:	d501      	bpl.n	8020cd8 <_vfiprintf_r+0x34>
 8020cd4:	692b      	ldr	r3, [r5, #16]
 8020cd6:	b99b      	cbnz	r3, 8020d00 <_vfiprintf_r+0x5c>
 8020cd8:	4629      	mov	r1, r5
 8020cda:	4630      	mov	r0, r6
 8020cdc:	f7fe f9c2 	bl	801f064 <__swsetup_r>
 8020ce0:	b170      	cbz	r0, 8020d00 <_vfiprintf_r+0x5c>
 8020ce2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020ce4:	07dc      	lsls	r4, r3, #31
 8020ce6:	d504      	bpl.n	8020cf2 <_vfiprintf_r+0x4e>
 8020ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8020cec:	b01d      	add	sp, #116	@ 0x74
 8020cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020cf2:	89ab      	ldrh	r3, [r5, #12]
 8020cf4:	0598      	lsls	r0, r3, #22
 8020cf6:	d4f7      	bmi.n	8020ce8 <_vfiprintf_r+0x44>
 8020cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020cfa:	f7fe faab 	bl	801f254 <__retarget_lock_release_recursive>
 8020cfe:	e7f3      	b.n	8020ce8 <_vfiprintf_r+0x44>
 8020d00:	2300      	movs	r3, #0
 8020d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8020d04:	2320      	movs	r3, #32
 8020d06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020d0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8020d0e:	2330      	movs	r3, #48	@ 0x30
 8020d10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8020ec0 <_vfiprintf_r+0x21c>
 8020d14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020d18:	f04f 0901 	mov.w	r9, #1
 8020d1c:	4623      	mov	r3, r4
 8020d1e:	469a      	mov	sl, r3
 8020d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020d24:	b10a      	cbz	r2, 8020d2a <_vfiprintf_r+0x86>
 8020d26:	2a25      	cmp	r2, #37	@ 0x25
 8020d28:	d1f9      	bne.n	8020d1e <_vfiprintf_r+0x7a>
 8020d2a:	ebba 0b04 	subs.w	fp, sl, r4
 8020d2e:	d00b      	beq.n	8020d48 <_vfiprintf_r+0xa4>
 8020d30:	465b      	mov	r3, fp
 8020d32:	4622      	mov	r2, r4
 8020d34:	4629      	mov	r1, r5
 8020d36:	4630      	mov	r0, r6
 8020d38:	f7ff ffa2 	bl	8020c80 <__sfputs_r>
 8020d3c:	3001      	adds	r0, #1
 8020d3e:	f000 80a7 	beq.w	8020e90 <_vfiprintf_r+0x1ec>
 8020d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020d44:	445a      	add	r2, fp
 8020d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8020d48:	f89a 3000 	ldrb.w	r3, [sl]
 8020d4c:	2b00      	cmp	r3, #0
 8020d4e:	f000 809f 	beq.w	8020e90 <_vfiprintf_r+0x1ec>
 8020d52:	2300      	movs	r3, #0
 8020d54:	f04f 32ff 	mov.w	r2, #4294967295
 8020d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020d5c:	f10a 0a01 	add.w	sl, sl, #1
 8020d60:	9304      	str	r3, [sp, #16]
 8020d62:	9307      	str	r3, [sp, #28]
 8020d64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020d68:	931a      	str	r3, [sp, #104]	@ 0x68
 8020d6a:	4654      	mov	r4, sl
 8020d6c:	2205      	movs	r2, #5
 8020d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020d72:	4853      	ldr	r0, [pc, #332]	@ (8020ec0 <_vfiprintf_r+0x21c>)
 8020d74:	f7df fab4 	bl	80002e0 <memchr>
 8020d78:	9a04      	ldr	r2, [sp, #16]
 8020d7a:	b9d8      	cbnz	r0, 8020db4 <_vfiprintf_r+0x110>
 8020d7c:	06d1      	lsls	r1, r2, #27
 8020d7e:	bf44      	itt	mi
 8020d80:	2320      	movmi	r3, #32
 8020d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020d86:	0713      	lsls	r3, r2, #28
 8020d88:	bf44      	itt	mi
 8020d8a:	232b      	movmi	r3, #43	@ 0x2b
 8020d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020d90:	f89a 3000 	ldrb.w	r3, [sl]
 8020d94:	2b2a      	cmp	r3, #42	@ 0x2a
 8020d96:	d015      	beq.n	8020dc4 <_vfiprintf_r+0x120>
 8020d98:	9a07      	ldr	r2, [sp, #28]
 8020d9a:	4654      	mov	r4, sl
 8020d9c:	2000      	movs	r0, #0
 8020d9e:	f04f 0c0a 	mov.w	ip, #10
 8020da2:	4621      	mov	r1, r4
 8020da4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020da8:	3b30      	subs	r3, #48	@ 0x30
 8020daa:	2b09      	cmp	r3, #9
 8020dac:	d94b      	bls.n	8020e46 <_vfiprintf_r+0x1a2>
 8020dae:	b1b0      	cbz	r0, 8020dde <_vfiprintf_r+0x13a>
 8020db0:	9207      	str	r2, [sp, #28]
 8020db2:	e014      	b.n	8020dde <_vfiprintf_r+0x13a>
 8020db4:	eba0 0308 	sub.w	r3, r0, r8
 8020db8:	fa09 f303 	lsl.w	r3, r9, r3
 8020dbc:	4313      	orrs	r3, r2
 8020dbe:	9304      	str	r3, [sp, #16]
 8020dc0:	46a2      	mov	sl, r4
 8020dc2:	e7d2      	b.n	8020d6a <_vfiprintf_r+0xc6>
 8020dc4:	9b03      	ldr	r3, [sp, #12]
 8020dc6:	1d19      	adds	r1, r3, #4
 8020dc8:	681b      	ldr	r3, [r3, #0]
 8020dca:	9103      	str	r1, [sp, #12]
 8020dcc:	2b00      	cmp	r3, #0
 8020dce:	bfbb      	ittet	lt
 8020dd0:	425b      	neglt	r3, r3
 8020dd2:	f042 0202 	orrlt.w	r2, r2, #2
 8020dd6:	9307      	strge	r3, [sp, #28]
 8020dd8:	9307      	strlt	r3, [sp, #28]
 8020dda:	bfb8      	it	lt
 8020ddc:	9204      	strlt	r2, [sp, #16]
 8020dde:	7823      	ldrb	r3, [r4, #0]
 8020de0:	2b2e      	cmp	r3, #46	@ 0x2e
 8020de2:	d10a      	bne.n	8020dfa <_vfiprintf_r+0x156>
 8020de4:	7863      	ldrb	r3, [r4, #1]
 8020de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8020de8:	d132      	bne.n	8020e50 <_vfiprintf_r+0x1ac>
 8020dea:	9b03      	ldr	r3, [sp, #12]
 8020dec:	1d1a      	adds	r2, r3, #4
 8020dee:	681b      	ldr	r3, [r3, #0]
 8020df0:	9203      	str	r2, [sp, #12]
 8020df2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020df6:	3402      	adds	r4, #2
 8020df8:	9305      	str	r3, [sp, #20]
 8020dfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8020ed0 <_vfiprintf_r+0x22c>
 8020dfe:	7821      	ldrb	r1, [r4, #0]
 8020e00:	2203      	movs	r2, #3
 8020e02:	4650      	mov	r0, sl
 8020e04:	f7df fa6c 	bl	80002e0 <memchr>
 8020e08:	b138      	cbz	r0, 8020e1a <_vfiprintf_r+0x176>
 8020e0a:	9b04      	ldr	r3, [sp, #16]
 8020e0c:	eba0 000a 	sub.w	r0, r0, sl
 8020e10:	2240      	movs	r2, #64	@ 0x40
 8020e12:	4082      	lsls	r2, r0
 8020e14:	4313      	orrs	r3, r2
 8020e16:	3401      	adds	r4, #1
 8020e18:	9304      	str	r3, [sp, #16]
 8020e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020e1e:	4829      	ldr	r0, [pc, #164]	@ (8020ec4 <_vfiprintf_r+0x220>)
 8020e20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020e24:	2206      	movs	r2, #6
 8020e26:	f7df fa5b 	bl	80002e0 <memchr>
 8020e2a:	2800      	cmp	r0, #0
 8020e2c:	d03f      	beq.n	8020eae <_vfiprintf_r+0x20a>
 8020e2e:	4b26      	ldr	r3, [pc, #152]	@ (8020ec8 <_vfiprintf_r+0x224>)
 8020e30:	bb1b      	cbnz	r3, 8020e7a <_vfiprintf_r+0x1d6>
 8020e32:	9b03      	ldr	r3, [sp, #12]
 8020e34:	3307      	adds	r3, #7
 8020e36:	f023 0307 	bic.w	r3, r3, #7
 8020e3a:	3308      	adds	r3, #8
 8020e3c:	9303      	str	r3, [sp, #12]
 8020e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e40:	443b      	add	r3, r7
 8020e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8020e44:	e76a      	b.n	8020d1c <_vfiprintf_r+0x78>
 8020e46:	fb0c 3202 	mla	r2, ip, r2, r3
 8020e4a:	460c      	mov	r4, r1
 8020e4c:	2001      	movs	r0, #1
 8020e4e:	e7a8      	b.n	8020da2 <_vfiprintf_r+0xfe>
 8020e50:	2300      	movs	r3, #0
 8020e52:	3401      	adds	r4, #1
 8020e54:	9305      	str	r3, [sp, #20]
 8020e56:	4619      	mov	r1, r3
 8020e58:	f04f 0c0a 	mov.w	ip, #10
 8020e5c:	4620      	mov	r0, r4
 8020e5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020e62:	3a30      	subs	r2, #48	@ 0x30
 8020e64:	2a09      	cmp	r2, #9
 8020e66:	d903      	bls.n	8020e70 <_vfiprintf_r+0x1cc>
 8020e68:	2b00      	cmp	r3, #0
 8020e6a:	d0c6      	beq.n	8020dfa <_vfiprintf_r+0x156>
 8020e6c:	9105      	str	r1, [sp, #20]
 8020e6e:	e7c4      	b.n	8020dfa <_vfiprintf_r+0x156>
 8020e70:	fb0c 2101 	mla	r1, ip, r1, r2
 8020e74:	4604      	mov	r4, r0
 8020e76:	2301      	movs	r3, #1
 8020e78:	e7f0      	b.n	8020e5c <_vfiprintf_r+0x1b8>
 8020e7a:	ab03      	add	r3, sp, #12
 8020e7c:	9300      	str	r3, [sp, #0]
 8020e7e:	462a      	mov	r2, r5
 8020e80:	4b12      	ldr	r3, [pc, #72]	@ (8020ecc <_vfiprintf_r+0x228>)
 8020e82:	a904      	add	r1, sp, #16
 8020e84:	4630      	mov	r0, r6
 8020e86:	f7fd fb6f 	bl	801e568 <_printf_float>
 8020e8a:	4607      	mov	r7, r0
 8020e8c:	1c78      	adds	r0, r7, #1
 8020e8e:	d1d6      	bne.n	8020e3e <_vfiprintf_r+0x19a>
 8020e90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020e92:	07d9      	lsls	r1, r3, #31
 8020e94:	d405      	bmi.n	8020ea2 <_vfiprintf_r+0x1fe>
 8020e96:	89ab      	ldrh	r3, [r5, #12]
 8020e98:	059a      	lsls	r2, r3, #22
 8020e9a:	d402      	bmi.n	8020ea2 <_vfiprintf_r+0x1fe>
 8020e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020e9e:	f7fe f9d9 	bl	801f254 <__retarget_lock_release_recursive>
 8020ea2:	89ab      	ldrh	r3, [r5, #12]
 8020ea4:	065b      	lsls	r3, r3, #25
 8020ea6:	f53f af1f 	bmi.w	8020ce8 <_vfiprintf_r+0x44>
 8020eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020eac:	e71e      	b.n	8020cec <_vfiprintf_r+0x48>
 8020eae:	ab03      	add	r3, sp, #12
 8020eb0:	9300      	str	r3, [sp, #0]
 8020eb2:	462a      	mov	r2, r5
 8020eb4:	4b05      	ldr	r3, [pc, #20]	@ (8020ecc <_vfiprintf_r+0x228>)
 8020eb6:	a904      	add	r1, sp, #16
 8020eb8:	4630      	mov	r0, r6
 8020eba:	f7fd fddd 	bl	801ea78 <_printf_i>
 8020ebe:	e7e4      	b.n	8020e8a <_vfiprintf_r+0x1e6>
 8020ec0:	08021782 	.word	0x08021782
 8020ec4:	0802178c 	.word	0x0802178c
 8020ec8:	0801e569 	.word	0x0801e569
 8020ecc:	08020c81 	.word	0x08020c81
 8020ed0:	08021788 	.word	0x08021788

08020ed4 <_raise_r>:
 8020ed4:	291f      	cmp	r1, #31
 8020ed6:	b538      	push	{r3, r4, r5, lr}
 8020ed8:	4605      	mov	r5, r0
 8020eda:	460c      	mov	r4, r1
 8020edc:	d904      	bls.n	8020ee8 <_raise_r+0x14>
 8020ede:	2316      	movs	r3, #22
 8020ee0:	6003      	str	r3, [r0, #0]
 8020ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8020ee6:	bd38      	pop	{r3, r4, r5, pc}
 8020ee8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020eea:	b112      	cbz	r2, 8020ef2 <_raise_r+0x1e>
 8020eec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020ef0:	b94b      	cbnz	r3, 8020f06 <_raise_r+0x32>
 8020ef2:	4628      	mov	r0, r5
 8020ef4:	f000 f830 	bl	8020f58 <_getpid_r>
 8020ef8:	4622      	mov	r2, r4
 8020efa:	4601      	mov	r1, r0
 8020efc:	4628      	mov	r0, r5
 8020efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020f02:	f000 b817 	b.w	8020f34 <_kill_r>
 8020f06:	2b01      	cmp	r3, #1
 8020f08:	d00a      	beq.n	8020f20 <_raise_r+0x4c>
 8020f0a:	1c59      	adds	r1, r3, #1
 8020f0c:	d103      	bne.n	8020f16 <_raise_r+0x42>
 8020f0e:	2316      	movs	r3, #22
 8020f10:	6003      	str	r3, [r0, #0]
 8020f12:	2001      	movs	r0, #1
 8020f14:	e7e7      	b.n	8020ee6 <_raise_r+0x12>
 8020f16:	2100      	movs	r1, #0
 8020f18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020f1c:	4620      	mov	r0, r4
 8020f1e:	4798      	blx	r3
 8020f20:	2000      	movs	r0, #0
 8020f22:	e7e0      	b.n	8020ee6 <_raise_r+0x12>

08020f24 <raise>:
 8020f24:	4b02      	ldr	r3, [pc, #8]	@ (8020f30 <raise+0xc>)
 8020f26:	4601      	mov	r1, r0
 8020f28:	6818      	ldr	r0, [r3, #0]
 8020f2a:	f7ff bfd3 	b.w	8020ed4 <_raise_r>
 8020f2e:	bf00      	nop
 8020f30:	24000048 	.word	0x24000048

08020f34 <_kill_r>:
 8020f34:	b538      	push	{r3, r4, r5, lr}
 8020f36:	4d07      	ldr	r5, [pc, #28]	@ (8020f54 <_kill_r+0x20>)
 8020f38:	2300      	movs	r3, #0
 8020f3a:	4604      	mov	r4, r0
 8020f3c:	4608      	mov	r0, r1
 8020f3e:	4611      	mov	r1, r2
 8020f40:	602b      	str	r3, [r5, #0]
 8020f42:	f7fc f9b7 	bl	801d2b4 <_kill>
 8020f46:	1c43      	adds	r3, r0, #1
 8020f48:	d102      	bne.n	8020f50 <_kill_r+0x1c>
 8020f4a:	682b      	ldr	r3, [r5, #0]
 8020f4c:	b103      	cbz	r3, 8020f50 <_kill_r+0x1c>
 8020f4e:	6023      	str	r3, [r4, #0]
 8020f50:	bd38      	pop	{r3, r4, r5, pc}
 8020f52:	bf00      	nop
 8020f54:	24003604 	.word	0x24003604

08020f58 <_getpid_r>:
 8020f58:	f7fc b9a4 	b.w	801d2a4 <_getpid>

08020f5c <_init>:
 8020f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f5e:	bf00      	nop
 8020f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f62:	bc08      	pop	{r3}
 8020f64:	469e      	mov	lr, r3
 8020f66:	4770      	bx	lr

08020f68 <_fini>:
 8020f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f6a:	bf00      	nop
 8020f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f6e:	bc08      	pop	{r3}
 8020f70:	469e      	mov	lr, r3
 8020f72:	4770      	bx	lr
