/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire _64_;
  wire _65_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  XNOR2_X1 _66_ (
    .A(_31_),
    .B(_27_),
    .ZN(_65_)
  );
  AND3_X1 _67_ (
    .A1(_28_),
    .A2(_25_),
    .A3(_32_),
    .ZN(_34_)
  );
  AOI21_X1 _68_ (
    .A(_32_),
    .B1(_28_),
    .B2(_25_),
    .ZN(_35_)
  );
  NOR2_X1 _69_ (
    .A1(_34_),
    .A2(_35_),
    .ZN(_59_)
  );
  INV_X1 _70_ (
    .A(_29_),
    .ZN(_36_)
  );
  INV_X1 _71_ (
    .A(_25_),
    .ZN(_37_)
  );
  NOR2_X1 _72_ (
    .A1(_36_),
    .A2(_37_),
    .ZN(_38_)
  );
  NAND2_X1 _73_ (
    .A1(_26_),
    .A2(_28_),
    .ZN(_39_)
  );
  XNOR2_X1 _74_ (
    .A(_39_),
    .B(_33_),
    .ZN(_40_)
  );
  XOR2_X1 _75_ (
    .A(_40_),
    .B(_34_),
    .Z(_41_)
  );
  XOR2_X1 _76_ (
    .A(_41_),
    .B(_38_),
    .Z(_60_)
  );
  INV_X1 _77_ (
    .A(_30_),
    .ZN(_42_)
  );
  NOR2_X1 _78_ (
    .A1(_42_),
    .A2(_37_),
    .ZN(_43_)
  );
  NAND2_X1 _79_ (
    .A1(_40_),
    .A2(_34_),
    .ZN(_44_)
  );
  NAND2_X1 _80_ (
    .A1(_41_),
    .A2(_38_),
    .ZN(_45_)
  );
  NAND2_X1 _81_ (
    .A1(_45_),
    .A2(_44_),
    .ZN(_46_)
  );
  NAND4_X1 _82_ (
    .A1(_26_),
    .A2(_29_),
    .A3(_28_),
    .A4(_33_),
    .ZN(_47_)
  );
  INV_X1 _83_ (
    .A(_26_),
    .ZN(_48_)
  );
  INV_X1 _84_ (
    .A(_33_),
    .ZN(_49_)
  );
  OAI22_X1 _85_ (
    .A1(_39_),
    .A2(_49_),
    .B1(_48_),
    .B2(_36_),
    .ZN(_50_)
  );
  NAND2_X1 _86_ (
    .A1(_50_),
    .A2(_47_),
    .ZN(_51_)
  );
  XNOR2_X1 _87_ (
    .A(_46_),
    .B(_51_),
    .ZN(_52_)
  );
  XOR2_X1 _88_ (
    .A(_52_),
    .B(_43_),
    .Z(_61_)
  );
  NAND3_X1 _89_ (
    .A1(_46_),
    .A2(_47_),
    .A3(_50_),
    .ZN(_53_)
  );
  NAND2_X1 _90_ (
    .A1(_52_),
    .A2(_43_),
    .ZN(_54_)
  );
  NAND2_X1 _91_ (
    .A1(_54_),
    .A2(_53_),
    .ZN(_55_)
  );
  NOR2_X1 _92_ (
    .A1(_42_),
    .A2(_48_),
    .ZN(_56_)
  );
  XNOR2_X1 _93_ (
    .A(_56_),
    .B(_47_),
    .ZN(_57_)
  );
  XOR2_X1 _94_ (
    .A(_55_),
    .B(_57_),
    .Z(_62_)
  );
  NAND2_X1 _95_ (
    .A1(_55_),
    .A2(_57_),
    .ZN(_58_)
  );
  OAI211_X1 _96_ (
    .A(_58_),
    .B(_26_),
    .C1(_42_),
    .C2(_47_),
    .ZN(_63_)
  );
  assign \r[6]  = 1'h0;
  assign _64_ = 1'h0;
  assign _30_ = \b[2] ;
  assign _26_ = \a[1] ;
  assign _29_ = \b[1] ;
  assign _28_ = \b[0] ;
  assign _33_ = \c[1] ;
  assign _25_ = \a[0] ;
  assign _32_ = \c[0] ;
  assign \r[5]  = _64_;
  assign _31_ = \b[3] ;
  assign _27_ = \a[3] ;
  assign \r[7]  = _65_;
  assign \r[0]  = _59_;
  assign \r[1]  = _60_;
  assign \r[2]  = _61_;
  assign \r[3]  = _62_;
  assign \r[4]  = _63_;
endmodule
