Step 1: Analyze instruction set 
Step 2: Select set of datapath components


Register-register timing:
    one complete cycle (add/sub)


Logical Operation (or) with immediate



Control signals: 0 or 1
    RegDst
    RegWr
    ExtOp
    ALUctr
    ALUSrc
    MemtoReg
    MemWr
