INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:58:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.840ns period=7.680ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.840ns period=7.680ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.680ns  (clk rise@7.680ns - clk rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 2.541ns (31.186%)  route 5.607ns (68.814%))
  Logic Levels:           23  (CARRY4=12 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.163 - 7.680 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2485, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, unplaced)        0.499     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.352 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.352    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.598 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.959 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=5, unplaced)         0.484     2.443    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.563 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=34, unplaced)        0.317     2.880    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_7
                         LUT6 (Prop_lut6_I5_O)        0.043     2.923 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2/O
                         net (fo=1, unplaced)         0.506     3.429    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.472 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_1/O
                         net (fo=5, unplaced)         0.272     3.744    load2/data_tehb/control/D[26]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.787 f  load2/data_tehb/control/ltOp_carry__2_i_20/O
                         net (fo=4, unplaced)         0.729     4.516    load2/data_tehb/control/load2_dataOut[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.559 r  load2/data_tehb/control/ltOp_carry_i_10/O
                         net (fo=17, unplaced)        0.300     4.859    load2/data_tehb/control/ltOp_carry_i_10_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     4.902 r  load2/data_tehb/control/level4_c1[23]_i_4/O
                         net (fo=44, unplaced)        0.323     5.225    load2/data_tehb/control/level4_c1[23]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.268 r  load2/data_tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, unplaced)         0.459     5.727    addf0/operator/ltOp_carry__1_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.972 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.972    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.022 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.022    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.072 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.072    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.207 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, unplaced)        0.265     6.472    load2/data_tehb/control/CO[0]
                         LUT4 (Prop_lut4_I3_O)        0.131     6.603 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.603    addf0/operator/ps_c1_reg[3][0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     6.887 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.894    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     7.053 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=8, unplaced)         0.553     7.606    load2/data_tehb/control/ps_c1_reg[3]_0[1]
                         LUT5 (Prop_lut5_I1_O)        0.121     7.727 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, unplaced)        0.290     8.017    load2/data_tehb/control/level4_c1[9]_i_4_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     8.060 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, unplaced)        0.596     8.656    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.680     7.680 r  
                                                      0.000     7.680 r  clk (IN)
                         net (fo=2485, unset)         0.483     8.163    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     8.163    
                         clock uncertainty           -0.035     8.127    
                         FDRE (Setup_fdre_C_R)       -0.294     7.833    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 -0.823    




