<profile>

<section name = "Vivado HLS Report for 'rx_exh_payload_512_s'" level="0">
<item name = "Date">Mon Mar  1 13:04:14 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 1.838, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 153, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 593, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="rocev2_top_mux_325_1_1_1_U160">rocev2_top_mux_325_1_1_1, 0, 0, 0, 153, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_164">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op15_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op8_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op15">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op48">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op50">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op53">and, 0, 0, 2, 1, 1</column>
<column name="tmp_29_nbreadreq_fu_82_p3">and, 0, 0, 2, 1, 0</column>
<column name="empty_221_fu_277_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="empty_222_fu_283_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="empty_224_fu_295_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="empty_223_fu_289_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_225_fu_301_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="rx_exh2aethShiftFifo_3_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2aethShiftFifo_5_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2aethShiftFifo_6_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2rethShiftFifo_4_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2rethShiftFifo_6_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2rethShiftFifo_7_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2rethShiftFifo_8_blk_n">9, 2, 1, 2</column>
<column name="rx_exhNoShiftFifo_V_1_blk_n">9, 2, 1, 2</column>
<column name="rx_exhNoShiftFifo_V_3_blk_n">9, 2, 1, 2</column>
<column name="rx_exhNoShiftFifo_V_4_blk_n">9, 2, 1, 2</column>
<column name="rx_exhNoShiftFifo_V_s_blk_n">9, 2, 1, 2</column>
<column name="rx_ibhDrop2exhFifo_V_1_blk_n">9, 2, 1, 2</column>
<column name="rx_ibhDrop2exhFifo_V_2_blk_n">9, 2, 1, 2</column>
<column name="rx_ibhDrop2exhFifo_V_blk_n">9, 2, 1, 2</column>
<column name="rx_pkgSplitTypeFifo_s_7_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_225_reg_366">1, 0, 1, 0</column>
<column name="meta_op_code_5">5, 0, 5, 0</column>
<column name="meta_route">1, 0, 1, 0</column>
<column name="rep_state">1, 0, 1, 0</column>
<column name="rep_state_load_reg_324">1, 0, 1, 0</column>
<column name="tmp_29_reg_328">1, 0, 1, 0</column>
<column name="tmp_30_reg_332">1, 0, 1, 0</column>
<column name="tmp_data_V_reg_341">512, 0, 512, 0</column>
<column name="tmp_i_i_reg_362">1, 0, 1, 0</column>
<column name="tmp_keep_V_reg_348">64, 0, 64, 0</column>
<column name="tmp_last_V_reg_355">1, 0, 1, 0</column>
<column name="tmp_reg_337">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_exh_payload&lt;512&gt;, return value</column>
<column name="rx_pkgSplitTypeFifo_s_7_dout">in, 6, ap_fifo, rx_pkgSplitTypeFifo_s_7, pointer</column>
<column name="rx_pkgSplitTypeFifo_s_7_empty_n">in, 1, ap_fifo, rx_pkgSplitTypeFifo_s_7, pointer</column>
<column name="rx_pkgSplitTypeFifo_s_7_read">out, 1, ap_fifo, rx_pkgSplitTypeFifo_s_7, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_1_dout">in, 512, ap_fifo, rx_ibhDrop2exhFifo_V_1, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_1_empty_n">in, 1, ap_fifo, rx_ibhDrop2exhFifo_V_1, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_1_read">out, 1, ap_fifo, rx_ibhDrop2exhFifo_V_1, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_2_dout">in, 64, ap_fifo, rx_ibhDrop2exhFifo_V_2, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_2_empty_n">in, 1, ap_fifo, rx_ibhDrop2exhFifo_V_2, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_2_read">out, 1, ap_fifo, rx_ibhDrop2exhFifo_V_2, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_dout">in, 1, ap_fifo, rx_ibhDrop2exhFifo_V, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_empty_n">in, 1, ap_fifo, rx_ibhDrop2exhFifo_V, pointer</column>
<column name="rx_ibhDrop2exhFifo_V_read">out, 1, ap_fifo, rx_ibhDrop2exhFifo_V, pointer</column>
<column name="rx_exhNoShiftFifo_V_1_din">out, 512, ap_fifo, rx_exhNoShiftFifo_V_1, pointer</column>
<column name="rx_exhNoShiftFifo_V_1_full_n">in, 1, ap_fifo, rx_exhNoShiftFifo_V_1, pointer</column>
<column name="rx_exhNoShiftFifo_V_1_write">out, 1, ap_fifo, rx_exhNoShiftFifo_V_1, pointer</column>
<column name="rx_exhNoShiftFifo_V_4_din">out, 64, ap_fifo, rx_exhNoShiftFifo_V_4, pointer</column>
<column name="rx_exhNoShiftFifo_V_4_full_n">in, 1, ap_fifo, rx_exhNoShiftFifo_V_4, pointer</column>
<column name="rx_exhNoShiftFifo_V_4_write">out, 1, ap_fifo, rx_exhNoShiftFifo_V_4, pointer</column>
<column name="rx_exhNoShiftFifo_V_s_din">out, 1, ap_fifo, rx_exhNoShiftFifo_V_s, pointer</column>
<column name="rx_exhNoShiftFifo_V_s_full_n">in, 1, ap_fifo, rx_exhNoShiftFifo_V_s, pointer</column>
<column name="rx_exhNoShiftFifo_V_s_write">out, 1, ap_fifo, rx_exhNoShiftFifo_V_s, pointer</column>
<column name="rx_exhNoShiftFifo_V_3_din">out, 1, ap_fifo, rx_exhNoShiftFifo_V_3, pointer</column>
<column name="rx_exhNoShiftFifo_V_3_full_n">in, 1, ap_fifo, rx_exhNoShiftFifo_V_3, pointer</column>
<column name="rx_exhNoShiftFifo_V_3_write">out, 1, ap_fifo, rx_exhNoShiftFifo_V_3, pointer</column>
<column name="rx_exh2aethShiftFifo_3_din">out, 512, ap_fifo, rx_exh2aethShiftFifo_3, pointer</column>
<column name="rx_exh2aethShiftFifo_3_full_n">in, 1, ap_fifo, rx_exh2aethShiftFifo_3, pointer</column>
<column name="rx_exh2aethShiftFifo_3_write">out, 1, ap_fifo, rx_exh2aethShiftFifo_3, pointer</column>
<column name="rx_exh2aethShiftFifo_5_din">out, 64, ap_fifo, rx_exh2aethShiftFifo_5, pointer</column>
<column name="rx_exh2aethShiftFifo_5_full_n">in, 1, ap_fifo, rx_exh2aethShiftFifo_5, pointer</column>
<column name="rx_exh2aethShiftFifo_5_write">out, 1, ap_fifo, rx_exh2aethShiftFifo_5, pointer</column>
<column name="rx_exh2aethShiftFifo_6_din">out, 1, ap_fifo, rx_exh2aethShiftFifo_6, pointer</column>
<column name="rx_exh2aethShiftFifo_6_full_n">in, 1, ap_fifo, rx_exh2aethShiftFifo_6, pointer</column>
<column name="rx_exh2aethShiftFifo_6_write">out, 1, ap_fifo, rx_exh2aethShiftFifo_6, pointer</column>
<column name="rx_exh2rethShiftFifo_8_din">out, 512, ap_fifo, rx_exh2rethShiftFifo_8, pointer</column>
<column name="rx_exh2rethShiftFifo_8_full_n">in, 1, ap_fifo, rx_exh2rethShiftFifo_8, pointer</column>
<column name="rx_exh2rethShiftFifo_8_write">out, 1, ap_fifo, rx_exh2rethShiftFifo_8, pointer</column>
<column name="rx_exh2rethShiftFifo_6_din">out, 64, ap_fifo, rx_exh2rethShiftFifo_6, pointer</column>
<column name="rx_exh2rethShiftFifo_6_full_n">in, 1, ap_fifo, rx_exh2rethShiftFifo_6, pointer</column>
<column name="rx_exh2rethShiftFifo_6_write">out, 1, ap_fifo, rx_exh2rethShiftFifo_6, pointer</column>
<column name="rx_exh2rethShiftFifo_7_din">out, 1, ap_fifo, rx_exh2rethShiftFifo_7, pointer</column>
<column name="rx_exh2rethShiftFifo_7_full_n">in, 1, ap_fifo, rx_exh2rethShiftFifo_7, pointer</column>
<column name="rx_exh2rethShiftFifo_7_write">out, 1, ap_fifo, rx_exh2rethShiftFifo_7, pointer</column>
<column name="rx_exh2rethShiftFifo_4_din">out, 1, ap_fifo, rx_exh2rethShiftFifo_4, pointer</column>
<column name="rx_exh2rethShiftFifo_4_full_n">in, 1, ap_fifo, rx_exh2rethShiftFifo_4, pointer</column>
<column name="rx_exh2rethShiftFifo_4_write">out, 1, ap_fifo, rx_exh2rethShiftFifo_4, pointer</column>
</table>
</item>
</section>
</profile>
