EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# D_ALT
#
DEF D_ALT D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "D_ALT" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 TO-???*
 *SingleDiode
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
P 2 0 1 8 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 8 50 50 50 -50 -50 0 50 50 F
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F072C(8-B)Tx
#
DEF STM32F072C(8-B)Tx U 0 50 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "STM32F072C(8-B)Tx" 0 -100 50 H V C CNN
F2 "LQFP48" 0 -200 50 H V C CIN
F3 "" 0 0 50 H V C CNN
DRAW
S -4800 2200 4800 -2100 1 1 10 N
X VBAT 1 -5100 -1500 300 R 50 50 1 1 W
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2 2 -5100 400 300 R 50 50 1 1 B
X PC14-OSC32_IN/RCC_OSC32_IN 3 -5100 300 300 R 50 50 1 1 B
X PC15-OSC32_OUT/RCC_OSC32_OUT 4 -5100 200 300 R 50 50 1 1 B
X PF0-OSC_IN/CRS_SYNC/RCC_OSC_IN 5 5100 400 300 L 50 50 1 1 B
X PF1-OSC_OUT/RCC_OSC_OUT 6 5100 300 300 L 50 50 1 1 B
X NRST 7 -5100 -1400 300 R 50 50 1 1 I
X VSSA 8 5100 -2000 300 L 50 50 1 1 W
X VDDA 9 -5100 -1900 300 R 50 50 1 1 W
X PA0/ADC_IN0/COMP1_INM/COMP1_OUT/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TSC_G1_IO1/USART2_CTS/USART4_TX 10 -5100 2100 300 R 50 50 1 1 B
X PB2/TSC_G3_IO4 20 5100 1900 300 L 50 50 1 1 B
X PA9/DAC_EXTI9/TIM15_BKIN/TIM1_CH2/TSC_G4_IO1/USART1_TX 30 -5100 1200 300 R 50 50 1 1 B
X PB4/I2S1_MCK/SPI1_MISO/TIM17_BKIN/TIM3_CH1/TSC_G5_IO2 40 5100 1700 300 L 50 50 1 1 B
X PA1/ADC_IN1/COMP1_INP/TIM15_CH1N/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/USART4_RX 11 -5100 2000 300 R 50 50 1 1 B
X PB10/CEC/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/TSC_SYNC/USART3_TX 21 5100 1100 300 L 50 50 1 1 B
X PA10/TIM17_BKIN/TIM1_CH3/TSC_G4_IO2/USART1_RX 31 -5100 1100 300 R 50 50 1 1 B
X PB5/I2C1_SMBA/I2S1_SD/SPI1_MOSI/SYS_WKUP6/TIM16_BKIN/TIM3_CH2 41 5100 1600 300 L 50 50 1 1 B
X PA2/ADC_IN2/COMP2_INM/COMP2_OUT/SYS_WKUP4/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX 12 -5100 1900 300 R 50 50 1 1 B
X PB11/I2C2_SDA/TIM2_CH4/TSC_G6_IO1/USART3_RX 22 5100 1000 300 L 50 50 1 1 B
X PA11/CAN_RX/COMP1_OUT/TIM1_CH4/TSC_G4_IO3/USART1_CTS/USB_DM 32 -5100 1000 300 R 50 50 1 1 B
X PB6/I2C1_SCL/TIM16_CH1N/TSC_G5_IO3/USART1_TX 42 5100 1500 300 L 50 50 1 1 B
X PA3/ADC_IN3/COMP2_INP/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX 13 -5100 1800 300 R 50 50 1 1 B
X VSS 23 5100 -1700 300 L 50 50 1 1 W
X PA12/CAN_TX/COMP2_OUT/TIM1_ETR/TSC_G4_IO4/USART1_DE/USART1_RTS/USB_DP 33 -5100 900 300 R 50 50 1 1 B
X PB7/I2C1_SDA/TIM17_CH1N/TSC_G5_IO4/USART1_RX/USART4_CTS 43 5100 1400 300 L 50 50 1 1 B
X PA4/ADC_IN4/COMP1_INM/COMP2_INM/DAC_OUT1/I2S1_WS/SPI1_NSS/TIM14_CH1/TSC_G2_IO1/USART2_CK 14 -5100 1700 300 R 50 50 1 1 B
X VDD 24 -5100 -1700 300 R 50 50 1 1 W
X PA13/IR_OUT/SYS_SWDIO/USB_NOE 34 -5100 800 300 R 50 50 1 1 B
X BOOT0 44 -5100 -1300 300 R 50 50 1 1 I
X PA5/ADC_IN5/CEC/COMP1_INM/COMP2_INM/DAC_OUT2/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2 15 -5100 1600 300 R 50 50 1 1 B
X PB12/I2S2_WS/SPI2_NSS/TIM15_BKIN/TIM1_BKIN/TSC_G6_IO2/USART3_CK 25 5100 900 300 L 50 50 1 1 B
X VSS 35 5100 -1800 300 L 50 50 1 1 W
X PB8/CAN_RX/CEC/I2C1_SCL/TIM16_CH1/TSC_SYNC 45 5100 1300 300 L 50 50 1 1 B
X PA6/ADC_IN6/COMP1_OUT/I2S1_MCK/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TSC_G2_IO3/USART3_CTS 16 -5100 1500 300 R 50 50 1 1 B
X PB13/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/USART3_CTS 26 5100 800 300 L 50 50 1 1 B
X VDDIO2 36 -5100 -2000 300 R 50 50 1 1 W
X PB9/CAN_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/IR_OUT/SPI2_NSS/TIM17_CH1 46 5100 1200 300 L 50 50 1 1 B
X PA7/ADC_IN7/COMP2_OUT/I2S1_SD/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TSC_G2_IO4 17 -5100 1400 300 R 50 50 1 1 B
X PB14/I2C2_SDA/I2S2_MCK/SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/USART3_DE/USART3_RTS 27 5100 700 300 L 50 50 1 1 B
X PA14/SYS_SWCLK/USART2_TX 37 -5100 700 300 R 50 50 1 1 B
X VSS 47 5100 -1900 300 L 50 50 1 1 W
X PB0/ADC_IN8/TIM1_CH2N/TIM3_CH3/TSC_G3_IO2/USART3_CK 18 5100 2100 300 L 50 50 1 1 B
X PB15/I2S2_SD/RTC_REFIN/SPI2_MOSI/SYS_WKUP7/TIM15_CH1N/TIM15_CH2/TIM1_CH3N 28 5100 600 300 L 50 50 1 1 B
X PA15/I2S1_WS/SPI1_NSS/TIM2_CH1/TIM2_ETR/USART2_RX/USART4_DE/USART4_RTS 38 -5100 600 300 R 50 50 1 1 B
X VDD 48 -5100 -1800 300 R 50 50 1 1 W
X PB1/ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4/TSC_G3_IO3/USART3_DE/USART3_RTS 19 5100 2000 300 L 50 50 1 1 B
X PA8/CRS_SYNC/RCC_MCO/TIM1_CH1/USART1_CK 29 -5100 1300 300 R 50 50 1 1 B
X PB3/I2S1_CK/SPI1_SCK/TIM2_CH2/TSC_G5_IO1 39 5100 1800 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# SW_Push
#
DEF SW_Push SW 0 40 N N 1 F N
F0 "SW" 50 100 50 H V L CNN
F1 "SW_Push" 0 -60 50 H V C CNN
F2 "" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
C -80 0 20 0 1 0 N
C 80 0 20 0 1 0 N
P 2 0 1 0 0 50 0 120 N
P 2 0 1 0 100 50 -100 50 N
X 1 1 -200 0 100 R 50 50 0 1 P
X 2 2 200 0 100 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
#End Library
