--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml sequenceTestSchema.twx sequenceTestSchema.ncd -o
sequenceTestSchema.twr sequenceTestSchema.pcf

Design file:              sequenceTestSchema.ncd
Physical constraint file: sequenceTestSchema.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
OW_DQ       |    0.351(R)|    0.838(R)|Clk_50MHz_BUFGP   |   0.000|
start       |    2.532(R)|    0.447(R)|Clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_50MHz to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
OW_DQ          |   10.482(R)|Clk_50MHz_BUFGP   |   0.000|
busy           |    7.896(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<0> |    7.223(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<1> |    6.970(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<2> |    7.228(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<3> |    6.942(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<4> |    7.170(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<5> |    6.939(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<6> |    7.170(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<7> |    6.939(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<8> |    6.947(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<9> |    6.717(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<10>|    6.952(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<11>|    6.722(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<12>|    6.932(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<13>|    6.469(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<14>|    6.945(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<15>|    6.955(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<16>|    6.773(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<17>|    6.952(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<18>|    6.773(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<19>|    7.023(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<20>|    6.956(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<21>|    6.963(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<22>|    7.230(R)|Clk_50MHz_BUFGP   |   0.000|
output_data<23>|    6.945(R)|Clk_50MHz_BUFGP   |   0.000|
test_out<0>    |    6.732(R)|Clk_50MHz_BUFGP   |   0.000|
test_out<1>    |    6.773(R)|Clk_50MHz_BUFGP   |   0.000|
test_out<2>    |    6.804(R)|Clk_50MHz_BUFGP   |   0.000|
test_out<3>    |    6.788(R)|Clk_50MHz_BUFGP   |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    6.869|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 02 11:34:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



