/*
 * Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved.
 *
 * this program is free software; you can redistribute it and/or modify
 * it under the terms of the gnu general public license as published by
 * the free software foundation; either version 2 of the license, or
 * (at your option) any later version.
 *
 * this program is distributed in the hope that it will be useful, but without
 * any warranty; without even the implied warranty of merchantability or
 * fitness for a particular purpose.  see the gnu general public license for
 * more details.
 *
 * you should have received a copy of the gnu general public license along
 * with this program; if not, write to the free software foundation, inc.,
 * 51 franklin street, fifth floor, boston, ma  02110-1301, usa.
 */

#ifndef __TEGRA18x_FUSE_OFFSETS_H
#define __TEGRA18x_FUSE_OFFSETS_H

#include <linux/version.h>
#if KERNEL_VERSION(4, 15, 0) > LINUX_VERSION_CODE
#include <soc/tegra/chip-id.h>
#else
#include <soc/tegra/fuse.h>
#endif
#include <soc/tegra/pmc.h>


/* private_key4 */
#define DEVKEY_START_OFFSET		0x2A
#define DEVKEY_START_BIT		12

/* arm_debug_dis */
#define JTAG_START_OFFSET		0x0
#define JTAG_START_BIT			3

/* security_mode */
#define ODM_PROD_START_OFFSET		0x0
#define ODM_PROD_START_BIT		11

/* boot_device_info */
#define SB_DEVCFG_START_OFFSET		0x4f
#define SB_DEVCFG_START_BIT		23
#define SB_BOOT_DEV_CFG_SIZE_BITS	24

/* reserved_sw[2:0] */
#define SB_DEVSEL_START_OFFSET		0x2C
#define SB_DEVSEL_START_BIT		28

/* private_key0 -> private_key3 (SBK) */
#define SBK_START_OFFSET		0x4b
#define SBK_START_BIT			23

/* reserved_sw[7:4] */
#define SW_RESERVED_START_OFFSET	0x50
#define SW_RESERVED_START_BIT		15
#define SW_RESERVED_SIZE_BITS		12

/* reserved_sw[3] */
#define IGNORE_DEVSEL_START_OFFSET	0x2E
#define IGNORE_DEVSEL_START_BIT		7

/* public key */
#define PUBLIC_KEY_START_OFFSET		0x43
#define PUBLIC_KEY_START_BIT		23

/* pkc_disable */
#define PKC_DISABLE_START_OFFSET	0x52
#define PKC_DISABLE_START_BIT		7

/* video vp8 enable */
#define VP8_ENABLE_START_OFFSET		0x2E
#define VP8_ENABLE_START_BIT		4

/* odm lock */
#define ODM_LOCK_START_OFFSET		0x0
#define ODM_LOCK_START_BIT		6

/* reserved_odm0 -> reserved_odm7 */
#define ODM_RESERVED_DEVSEL_START_OFFSET	0x2
#define ODM_RESERVED_START_BIT			2

#define BOOT_SECURITY_INFO_START_OFFSET		0x0
#define BOOT_SECURITY_INFO_START_BIT		16

#define FUSE_VENDOR_CODE		0x200
#define FUSE_VENDOR_CODE_MASK		0xf
#define FUSE_FAB_CODE			0x204
#define FUSE_FAB_CODE_MASK		0x3f
#define FUSE_LOT_CODE_0		0x208
#define FUSE_LOT_CODE_1		0x20c
#define FUSE_WAFER_ID			0x210
#define FUSE_WAFER_ID_MASK		0x3f
#define FUSE_X_COORDINATE		0x214
#define FUSE_X_COORDINATE_MASK		0x1ff
#define FUSE_Y_COORDINATE		0x218
#define FUSE_Y_COORDINATE_MASK		0x1ff
#define FUSE_GPU_INFO			0x390
#define FUSE_GPU_INFO_MASK		(1<<2)
#define FUSE_SPARE_BIT			0x380

/* fuse registers used in public fuse data read API */
#define FUSE_FT_REV			0x128
#define FUSE_CP_REV			0x190
/* fuse spare bits are used to get Tj-ADT values */
#define NUM_TSENSOR_SPARE_BITS		28
/* tsensor calibration register */
#define FUSE_TSENSOR_CALIB_0		0x198
/* sparse realignment register */
#define FUSE_SPARE_REALIGNMENT_REG_0	0x37c
/* tsensor8_calib */
#define FUSE_TSENSOR_CALIB_8		0x280

#define FUSE_BASE_CP_SHIFT		0
#define FUSE_BASE_CP_MASK		0x3ff
#define FUSE_BASE_FT_SHIFT		10
#define FUSE_BASE_FT_MASK		0x7ff
#define FUSE_SHIFT_CP_SHIFT		0
#define FUSE_SHIFT_CP_MASK		0x3f
#define FUSE_SHIFT_CP_BITS		6
#define FUSE_SHIFT_FT_SHIFT		21
#define FUSE_SHIFT_FT_MASK		0x1f
#define FUSE_SHIFT_FT_BITS		5

#define TEGRA_FUSE_SUPPLY		"dummy"
#define PGM_TIME_US		12

#define FUSE_SIZE_IN_BITS			(6 *  1024)
#define FUSE_PATCH_START_ADDRESS	((FUSE_SIZE_IN_BITS - 32)/32)
#define FUSE_MAX_PATCH_PAYLOAD		(2560 >> 5)
#define FUSE_FIRST_BOOTROM_PATCH_SIZE_REG	0x19c

#define FUSE_PATCH_C_MASK		0x000F0000
#define FUSE_PATCH_C_SHIFT		16
#define FUSE_NEXT_PATCH_SHIFT	25

#define FUSE_CAM_ADDR_MASK		0xFFFF0000
#define FUSE_CAM_ADDR_SHIFT		16
#define FUSE_CAM_DATA_MASK		0x0000FFFF

#define FUSE_CHIP_REG_START_OFFSET		0x100
#define FUSE_CHIP_REG_END_OFFSET		0x3FC
#define FUSE_OVERRIDE_REG_START_ADDR	0xFFFF
#define FUSE_OVERRIDE_REG_END_ADDR		0xFE80

#define FUSE_OVERRIDE_MSB16_MASK	0xFFFF0000
#define FUSE_OVERRIDE_LSB16_MASK	0x0000FFFF
#define FUSE_OVERRIDE_MSB16_SHIFT	16
#define FUSE_TOT_WORDS				192

#define FUSE_OPT_SUBREVISION		0x248
#define FUSE_OPT_SUBREVISION_MASK	0xF

extern void tegra_pmc_fuse_disable_mirroring(void);
extern void tegra_pmc_fuse_enable_mirroring(void);

static const u32 UINT_BITS = 32;
static const u32 LOG2_UINT_BITS = 5;
static const u32 INSIDE_UINT_OFFSET_MASK = 0x1F;

static const u32 H16_BITS = 16;
static const u32 H16_START_OFFSET = 1 << (16 - 2);
static const u32 H16_ECC_MASK      = 0xFFF0FFFFU;
static const u32 H16_PARITY_MASK   = 0x00008000U;
static const u32 H16_H_MASK        = 0x00007FFFU;

static const u32 H5_CODEWORD_SIZE = 12;
static const u32 H5_BIT_OFFSET = 20;
/* the H5 code word is mapped on MSB of a word */
static const u32 H5_CODEWORD_MASK = 0xFFF00000U;
static const u32 H5_PARITY_MASK   = 0x01000000U;

static const u32 H_NO_ERROR;
static const u32 H_CORRECTED_ERROR = 1;
static const u32 H_UNCORRECTED_ERROR_ODD = 2;
static const u32 H_UNCORRECTED_ERROR_EVEN = 3;

enum override_indicator {
	FUSE_OVERRIDE_NONE = 0,
	FUSE_OVERRIDE_LSB16,
	FUSE_OVERRIDE_MSB16,
	FUSE_OVERRIDE_WORD,
};

struct fuse_chip_option_override_regs {
	enum override_indicator override_flag;
	u32 override_data;
};

static const u32 h5syndrome_table[] = {
	0x1, 0x2, 0x4, 0x8,
	0x0, 0x3, 0x5, 0x6,
	0x7, 0x9, 0xA, 0xB };

static DEVICE_ATTR(public_key, 0440, tegra_fuse_show, tegra_fuse_store);
static DEVICE_ATTR(pkc_disable, 0440, tegra_fuse_show, tegra_fuse_store);
static DEVICE_ATTR(odm_lock, 0440, tegra_fuse_show, tegra_fuse_store);
static DEVICE_ATTR(boot_sec_info, 0440, tegra_fuse_show, tegra_fuse_store);

static int tegra_fuse_add_sysfs_variables(struct platform_device *pdev,
					bool odm_security_mode)
{
	dev_attr_odm_lock.attr.mode = 0640;
	if (odm_security_mode) {
		dev_attr_public_key.attr.mode =  0440;
		dev_attr_pkc_disable.attr.mode = 0440;
		dev_attr_boot_sec_info.attr.mode = 0440;
	} else {
		dev_attr_public_key.attr.mode =  0640;
		dev_attr_pkc_disable.attr.mode = 0640;
		dev_attr_boot_sec_info.attr.mode = 0640;
	}
	CHK_ERR(&pdev->dev, sysfs_create_file(&pdev->dev.kobj,
				&dev_attr_public_key.attr));
	CHK_ERR(&pdev->dev, sysfs_create_file(&pdev->dev.kobj,
				&dev_attr_pkc_disable.attr));
	CHK_ERR(&pdev->dev, sysfs_create_file(&pdev->dev.kobj,
				&dev_attr_odm_lock.attr));
	CHK_ERR(&pdev->dev, sysfs_create_file(&pdev->dev.kobj,
				&dev_attr_boot_sec_info.attr));
	return 0;
}

static int tegra_fuse_rm_sysfs_variables(struct platform_device *pdev)
{
	sysfs_remove_file(&pdev->dev.kobj, &dev_attr_public_key.attr);
	sysfs_remove_file(&pdev->dev.kobj, &dev_attr_pkc_disable.attr);
	sysfs_remove_file(&pdev->dev.kobj, &dev_attr_odm_lock.attr);
	sysfs_remove_file(&pdev->dev.kobj, &dev_attr_boot_sec_info.attr);

	return 0;
}

static int tegra_fuse_ch_sysfs_perm(struct device *dev, struct kobject *kobj)
{
	CHK_ERR(dev, sysfs_chmod_file(kobj,
				&dev_attr_public_key.attr, 0440));
	CHK_ERR(dev, sysfs_chmod_file(kobj,
				&dev_attr_pkc_disable.attr, 0440));

	return 0;
}
#endif /* __TEGRA18x_FUSE_OFFSETS_H */
