Barzilai, Z. and Rosen, B. 1983. Comparison of AC self-testing procedures. In Proceedings of the International Test Conference. 89--94.
Benware, B., Schuermyer, C., Tamarapalli, N., Tsai, K .-H., Ranganathan, S., Madge, R., Rajski, J., and Krishnamurthy, P. 2003. Impact of multiple-detect test patterns on product quality. In Proceedings of the International Test Conference. 1031--1040.
Chakravarty, S. and Ravi, S. S. 1990. Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits. IEEE Trans. Comput.-Aid. Des. 329--331.
Chandramouli, R. 1983. On testing stuck-open faults. In Proceedings of the Fault-Tolerant Computing Symposium. 258--265.
Dasgupta, S., Walther, R. G., Williams, T. W., and Eichelberger, E. B. 1981. An enhancement to LSSD and some applications of LSSD in reliability, availability and serviceability. In Proceedings of the Fault-Tolerant Computing Symposium. 880--885.
Geuzebroek, J., Marinissen, E. J., Majhi, A., Glowatz, A., and Hapke, F. 2007. Embedded multi-detect ATPG and its effect on the detection of unmodeled defects. In Proceedings of the International Test Conference.
Kundu, S., Reddy, S. M., and Jha, N. K. 1991. Design of robustly testable combinational logic circuits. IEEE Trans. Comput.-Aid. Des. 1036--1048.
Hyung Ki Lee , Dong Sam Ha, SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.660-666, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123432]
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On test generation for transition faults with minimized peak power dissipation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996706]
Liu, X., Hsiao, M. S., Chakravarty, S., and Thadikaran, P. J. 2002. Novel ATPG algorithms for transition faults. In Proceedings of the European Test Workshop. 47--52.
Irith Pomeranz , Sudhakar M. Reddy, Static Test Compaction for Scan-Based Designs to Reduce Test Application Time, Proceedings of the 7th Asian Test Symposium, p.198, December 02-04, 1998
I. Pomeranz , S. M. Reddy, Forward-looking fault simulation for improved static compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1262-1265, November 2006[doi>10.1109/43.952743]
Savir, J. and Patil,, S. 1993. Scan-based transition test. IEEE Trans. Comput.-Aid. Des. 1232--1241.
Savir, J. and Patil, S. 1994. Broad-side delay test. IEEE Trans. Comput.-Aid. Des. 1057--1064.
Srikanth Venkataraman , Srihari Sivaraj , Enamul Amyeen , Sangbong Lee , Ajay Ojha , Ruifeng Guo, An Experimental Study of N-Detect Scan ATPG Patterns on a Processor, Proceedings of the 22nd IEEE VLSI Test Symposium, p.23, April 25-29, 2004
John Waicukauski , Eric Lindbloom , Barry Rosen , Vijay Iyengar, Transition Fault Simulation, IEEE Design & Test, v.4 n.2, p.32-38, March 1987[doi>10.1109/MDT.1987.295104]
