// Seed: 3818766320
module module_0 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output uwire id_4,
    input  tri1  id_5,
    output wire  id_6
);
  wire id_8;
  wire id_9;
  wire [-1 : 1] id_10, id_11;
  wire  id_12;
  logic id_13 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri id_13,
    input tri1 id_14
    , id_23,
    output supply1 id_15,
    input supply1 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input supply1 id_20,
    input supply0 id_21
);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_19,
      id_6,
      id_5,
      id_0,
      id_7
  );
endmodule
